

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16'
================================================================
* Date:           Tue Jan  7 17:04:44 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.310|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  1580|  12556|  1580|  12556|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+-------+----------+-----------+-----------+------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|  min |  max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+------+-------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |  1578|  12554|        15|          4|          1| 392 ~ 3136 |    yes   |
        +----------+------+-------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    708|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    200|    -|
|Register         |        0|      -|     911|    288|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     911|   1196|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_6ns_8ns_4ns_12_1_1_U25  |network_mac_muladd_6ns_8ns_4ns_12_1_1  | i0 + i1 * i2 |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln22_1_fu_450_p2      |     *    |      0|  0|  51|           7|           9|
    |mul_ln22_fu_436_p2        |     *    |      0|  0|  51|           7|           9|
    |mul_ln28_1_fu_368_p2      |     *    |      0|  0|  33|           5|           7|
    |mul_ln28_fu_317_p2        |     *    |      0|  0|  33|           5|           7|
    |mul_ln36_1_fu_612_p2      |     *    |      0|  0|  26|           5|           6|
    |mul_ln36_fu_594_p2        |     *    |      0|  0|  26|           5|           6|
    |mul_ln9_1_fu_301_p2       |     *    |      0|  0|  41|           5|           8|
    |mul_ln9_fu_287_p2         |     *    |      0|  0|  13|           4|           4|
    |add_ln19_fu_519_p2        |     +    |      0|  0|  17|          13|           1|
    |add_ln21_1_fu_557_p2      |     +    |      0|  0|  15|           8|           1|
    |add_ln22_fu_441_p2        |     +    |      0|  0|  15|           9|           1|
    |add_ln28_1_fu_499_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln28_2_fu_509_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln28_3_fu_514_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln28_fu_479_p2        |     +    |      0|  0|  19|          14|          14|
    |out_d_fu_345_p2           |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_401_p2           |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_552_p2           |     +    |      0|  0|  13|           4|           1|
    |tmp6_fu_603_p2            |     +    |      0|  0|  15|           8|           8|
    |tmp6_mid1_fu_634_p2       |     +    |      0|  0|  15|           8|           8|
    |tmp_0_0_fu_334_p2         |     +    |      0|  0|  15|           9|           9|
    |tmp_0_0_mid1_fu_419_p2    |     +    |      0|  0|  15|           9|           9|
    |icmp_ln19_fu_340_p2       |   icmp   |      0|  0|  13|          13|          13|
    |icmp_ln21_fu_351_p2       |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln23_1_fu_389_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln23_fu_307_p2       |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln31_1_fu_574_p2     |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln31_2_fu_657_p2     |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln31_fu_536_p2       |   icmp   |      0|  0|  13|          16|          16|
    |or_ln22_fu_455_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_489_p2         |    or    |      0|  0|   5|           5|           1|
    |select_ln19_fu_525_p3     |  select  |      0|  0|   5|           1|           5|
    |select_ln21_1_fu_563_p3   |  select  |      0|  0|   8|           1|           1|
    |select_ln21_fu_531_p3     |  select  |      0|  0|   4|           1|           4|
    |select_ln22_1_fu_425_p3   |  select  |      0|  0|   9|           1|           9|
    |select_ln22_2_fu_640_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln22_fu_459_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln31_1_fu_580_p3   |  select  |      0|  0|  14|           1|          14|
    |select_ln31_2_fu_663_p3   |  select  |      0|  0|  14|           1|          14|
    |select_ln31_fu_542_p3     |  select  |      0|  0|  14|           1|          14|
    |select_ln36_13_fu_373_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln36_14_fu_617_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln36_15_fu_381_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln36_16_fu_624_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln36_17_fu_394_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln36_fu_356_p3     |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 708|         275|         336|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                    |  15|          3|    1|          3|
    |ap_phi_mux_indvar_flatten39_phi_fu_179_p4  |   9|          2|   13|         26|
    |ap_phi_mux_indvar_flatten_phi_fu_203_p4    |   9|          2|    8|         16|
    |ap_phi_mux_out_d_0_phi_fu_191_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_h_0_phi_fu_215_p4           |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_227_p4           |   9|          2|    4|          8|
    |indvar_flatten39_reg_175                   |   9|          2|   13|         26|
    |indvar_flatten_reg_199                     |   9|          2|    8|         16|
    |input_r_address0                           |  27|          5|   14|         70|
    |input_r_address1                           |  21|          4|   14|         56|
    |out_d_0_reg_187                            |   9|          2|    5|         10|
    |out_h_0_reg_211                            |   9|          2|    4|          8|
    |out_w_0_reg_223                            |   9|          2|    4|          8|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 200|         41|   99|        274|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln19_reg_820                     |  13|   0|   13|          0|
    |add_ln28_1_reg_798                   |  14|   0|   14|          0|
    |add_ln28_2_reg_808                   |  14|   0|   14|          0|
    |add_ln28_3_reg_814                   |  14|   0|   14|          0|
    |add_ln28_reg_788                     |  14|   0|   14|          0|
    |add_ln36_reg_882                     |  12|   0|   12|          0|
    |ap_CS_fsm                            |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |empty_reg_707                        |   4|   0|    4|          0|
    |icmp_ln19_reg_727                    |   1|   0|    1|          0|
    |icmp_ln21_reg_737                    |   1|   0|    1|          0|
    |icmp_ln23_reg_722                    |   1|   0|    1|          0|
    |indvar_flatten39_reg_175             |  13|   0|   13|          0|
    |indvar_flatten_reg_199               |   8|   0|    8|          0|
    |mul_ln22_1_reg_776                   |  14|   0|   14|          0|
    |mul_ln22_reg_770                     |  14|   0|   14|          0|
    |mul_ln9_1_reg_717                    |  13|   0|   13|          0|
    |mul_ln9_reg_712                      |   8|   0|    8|          0|
    |out_d_0_reg_187                      |   5|   0|    5|          0|
    |out_d_reg_731                        |   5|   0|    5|          0|
    |out_h_0_reg_211                      |   4|   0|    4|          0|
    |out_h_reg_758                        |   4|   0|    4|          0|
    |out_w_0_reg_223                      |   4|   0|    4|          0|
    |out_w_reg_846                        |   4|   0|    4|          0|
    |reg_235                              |  16|   0|   16|          0|
    |select_ln19_reg_825                  |   5|   0|    5|          0|
    |select_ln21_1_reg_851                |   8|   0|    8|          0|
    |select_ln21_reg_830                  |   4|   0|    4|          0|
    |select_ln22_1_reg_764                |   9|   0|    9|          0|
    |select_ln22_2_reg_872                |   8|   0|    8|          0|
    |select_ln22_reg_782                  |   4|   0|    4|          0|
    |select_ln31_1_reg_861                |  14|   0|   14|          0|
    |select_ln31_1_reg_861_pp0_iter2_reg  |  14|   0|   14|          0|
    |select_ln31_2_reg_887                |  14|   0|   14|          0|
    |select_ln31_reg_835                  |  14|   0|   14|          0|
    |select_ln36_17_reg_751               |   1|   0|    1|          0|
    |select_ln36_reg_746                  |   4|   0|    4|          0|
    |zext_ln28_1_cast4_reg_690            |   7|   0|   14|          7|
    |zext_ln28_reg_684                    |   7|   0|    9|          2|
    |zext_ln36_1_cast_reg_702             |   6|   0|   12|          6|
    |zext_ln36_reg_696                    |   6|   0|    8|          2|
    |add_ln28_3_reg_814                   |  64|  32|   14|          0|
    |icmp_ln19_reg_727                    |  64|  32|    1|          0|
    |icmp_ln21_reg_737                    |  64|  32|    1|          0|
    |out_d_0_reg_187                      |  64|  32|    5|          0|
    |out_d_reg_731                        |  64|  32|    5|          0|
    |out_h_0_reg_211                      |  64|  32|    4|          0|
    |out_h_reg_758                        |  64|  32|    4|          0|
    |select_ln22_reg_782                  |  64|  32|    4|          0|
    |select_ln36_17_reg_751               |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 911| 288|  391|         17|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|input_height       |  in |    7|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    6|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|input_r_address1   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce1        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q1         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    5|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    5|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

