

================================================================
== Vitis HLS Report for 'max_pooling'
================================================================
* Date:           Tue Jan 28 19:05:56 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.636 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      787|      787|  7.870 us|  7.870 us|  787|  787|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pool_for_rows_pool_for_cols  |      785|      785|         6|          4|          1|   196|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    261|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     97|    -|
|Register         |        -|   -|    142|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    142|    358|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_75_p2                 |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln13_fu_69_p2                |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln27_1_fu_105_p2             |      icmp|   0|  0|  31|          24|          24|
    |icmp_ln27_2_fu_117_p2             |      icmp|   0|  0|  31|          24|          24|
    |icmp_ln27_3_fu_131_p2             |      icmp|   0|  0|  31|          24|          24|
    |icmp_ln27_fu_89_p2                |      icmp|   0|  0|  31|          24|           1|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |pool_to_flat_streams_0_din        |    select|   0|  0|  24|           1|          24|
    |select_ln27_1_fu_110_p3           |    select|   0|  0|  24|           1|          24|
    |select_ln27_2_fu_123_p3           |    select|   0|  0|  24|           1|          24|
    |select_ln27_fu_95_p3              |    select|   0|  0|  23|           1|          23|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 261|         122|         183|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  25|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    8|         16|
    |conv_to_pool_streams_0_blk_n          |   9|          2|    1|          2|
    |indvar_flatten_fu_40                  |   9|          2|    8|         16|
    |pool_to_flat_streams_0_blk_n          |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  97|         21|   23|         49|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln13_reg_155             |   8|   0|    8|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln13_reg_151            |   1|   0|    1|          0|
    |indvar_flatten_fu_40         |   8|   0|    8|          0|
    |reg_57                       |  24|   0|   24|          0|
    |select_ln27_2_reg_176        |  24|   0|   24|          0|
    |select_ln27_reg_171          |  23|   0|   23|          0|
    |trunc_ln23_reg_160           |  23|   0|   23|          0|
    |value_1_reg_165              |  24|   0|   24|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 142|   0|  142|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|             max_pooling|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|             max_pooling|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|             max_pooling|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|             max_pooling|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|             max_pooling|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|             max_pooling|  return value|
|conv_to_pool_streams_0_dout            |   in|   24|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|conv_to_pool_streams_0_num_data_valid  |   in|   11|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|conv_to_pool_streams_0_fifo_cap        |   in|   11|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|conv_to_pool_streams_0_empty_n         |   in|    1|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|conv_to_pool_streams_0_read            |  out|    1|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|pool_to_flat_streams_0_din             |  out|   24|     ap_fifo|  pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_num_data_valid  |   in|    9|     ap_fifo|  pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_fifo_cap        |   in|    9|     ap_fifo|  pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_full_n          |   in|    1|     ap_fifo|  pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_write           |  out|    1|     ap_fifo|  pool_to_flat_streams_0|       pointer|
+---------------------------------------+-----+-----+------------+------------------------+--------------+

