ARM GAS  /tmp/ccRYgthr.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"el9800hw.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.AddressingEsc,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	AddressingEsc:
  26              	.LVL0:
  27              	.LFB125:
  28              		.file 1 "Lib/ssc_app/src/el9800hw.c"
   1:Lib/ssc_app/src/el9800hw.c **** // ############################################################
   2:Lib/ssc_app/src/el9800hw.c **** // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ö»ï¿½ï¿½Ñ§Ï°Ê¹ï¿½Ã£ï¿½Î´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½É£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï
   3:Lib/ssc_app/src/el9800hw.c **** // ï¿½ï¿½È¨ï¿½ï¿½ï¿½Ð£ï¿½ï¿½ï¿½ï¿½ï¿½Ø¾ï¿½
   4:Lib/ssc_app/src/el9800hw.c **** // EtherCATï¿½ï¿½Õ¾Ñ§Ï°ï¿½ï¿½
   5:Lib/ssc_app/src/el9800hw.c **** // Authorï¿½ï¿½Í¢ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
   6:Lib/ssc_app/src/el9800hw.c **** // ï¿½Ô±ï¿½ï¿½ï¿½ï¿½ï¿½: https://shop461235811.taobao.com/
   7:Lib/ssc_app/src/el9800hw.c **** // ï¿½ÒµÄ²ï¿½ï¿½Í£ï¿½https://blog.csdn.net/zhandouhu/article/category/9455918
   8:Lib/ssc_app/src/el9800hw.c **** // ############################################################
   9:Lib/ssc_app/src/el9800hw.c **** /**
  10:Lib/ssc_app/src/el9800hw.c **** \file    el9800hw.c
  11:Lib/ssc_app/src/el9800hw.c **** \author EthercatSSC@beckhoff.com
  12:Lib/ssc_app/src/el9800hw.c **** \brief Implementation
  13:Lib/ssc_app/src/el9800hw.c **** Hardware access implementation for EL9800 onboard PIC18/PIC24 connected via SPI to ESC
  14:Lib/ssc_app/src/el9800hw.c **** 
  15:Lib/ssc_app/src/el9800hw.c **** \version 5.11
  16:Lib/ssc_app/src/el9800hw.c **** 
  17:Lib/ssc_app/src/el9800hw.c **** <br>Changes to version V5.10:<br>
  18:Lib/ssc_app/src/el9800hw.c **** V5.11 ECAT10: change PROTO handling to prevent compiler errors<br>
  19:Lib/ssc_app/src/el9800hw.c **** V5.11 EL9800 2: change PDI access test to 32Bit ESC access and reset AL Event mask after test even 
  20:Lib/ssc_app/src/el9800hw.c **** <br>Changes to version V5.01:<br>
  21:Lib/ssc_app/src/el9800hw.c **** V5.10 ESC5: Add missing swapping<br>
  22:Lib/ssc_app/src/el9800hw.c **** V5.10 HW3: Sync1 Isr added<br>
  23:Lib/ssc_app/src/el9800hw.c **** V5.10 HW4: Add volatile directive for direct ESC DWORD/WORD/BYTE access<br>
  24:Lib/ssc_app/src/el9800hw.c ****            Add missing swapping in mcihw.c<br>
  25:Lib/ssc_app/src/el9800hw.c ****            Add "volatile" directive vor dummy variables in enable and disable SyncManger functions<
  26:Lib/ssc_app/src/el9800hw.c ****            Add missing swapping in EL9800hw files<br>
  27:Lib/ssc_app/src/el9800hw.c **** <br>Changes to version V5.0:<br>
  28:Lib/ssc_app/src/el9800hw.c **** V5.01 HW1: Invalid ESC access function was used<br>
  29:Lib/ssc_app/src/el9800hw.c **** <br>Changes to version V4.40:<br>
  30:Lib/ssc_app/src/el9800hw.c **** V5.0 ESC4: Save SM disable/Enable. Operation may be pending due to frame handling.<br>
ARM GAS  /tmp/ccRYgthr.s 			page 2


  31:Lib/ssc_app/src/el9800hw.c **** <br>Changes to version V4.30:<br>
  32:Lib/ssc_app/src/el9800hw.c **** V4.40 : File renamed from spihw.c to el9800hw.c<br>
  33:Lib/ssc_app/src/el9800hw.c **** <br>Changes to version V4.20:<br>
  34:Lib/ssc_app/src/el9800hw.c **** V4.30 ESM: if mailbox Syncmanger is disabled and bMbxRunning is true the SyncManger settings need t
  35:Lib/ssc_app/src/el9800hw.c **** V4.30 EL9800: EL9800_x hardware initialization is moved to el9800.c<br>
  36:Lib/ssc_app/src/el9800hw.c **** V4.30 SYNC: change synchronisation control function. Add usage of 0x1C32:12 [SM missed counter].<br
  37:Lib/ssc_app/src/el9800hw.c **** Calculate bus cycle time (0x1C32:02 ; 0x1C33:02) CalcSMCycleTime()<br>
  38:Lib/ssc_app/src/el9800hw.c **** V4.30 PDO: rename PDO specific functions (COE_xxMapping -> PDO_xxMapping and COE_Application -> ECA
  39:Lib/ssc_app/src/el9800hw.c **** V4.30 ESC: change requested address in GetInterruptRegister() to prevent acknowledge events.<br>
  40:Lib/ssc_app/src/el9800hw.c **** (e.g. reading an SM config register acknowledge SM change event)<br>
  41:Lib/ssc_app/src/el9800hw.c **** GENERIC: renamed several variables to identify used SPI if multiple interfaces are available<br>
  42:Lib/ssc_app/src/el9800hw.c **** V4.20 MBX 1: Add Mailbox queue support<br>
  43:Lib/ssc_app/src/el9800hw.c **** V4.20 SPI 1: include SPI RxBuffer dummy read<br>
  44:Lib/ssc_app/src/el9800hw.c **** V4.20 DC 1: Add Sync0 Handling<br>
  45:Lib/ssc_app/src/el9800hw.c **** V4.20 PIC24: Add EL9800_4 (PIC24) required source code<br>
  46:Lib/ssc_app/src/el9800hw.c **** V4.08 ECAT 3: The AlStatusCode is changed as parameter of the function AL_ControlInd<br>
  47:Lib/ssc_app/src/el9800hw.c **** <br>Changes to version V4.02:<br>
  48:Lib/ssc_app/src/el9800hw.c **** V4.03 SPI 1: In ISR_GetInterruptRegister the NOP-command should be used.<br>
  49:Lib/ssc_app/src/el9800hw.c **** <br>Changes to version V4.01:<br>
  50:Lib/ssc_app/src/el9800hw.c **** V4.02 SPI 1: In HW_OutputMapping the variable u16OldTimer shall not be set,<br>
  51:Lib/ssc_app/src/el9800hw.c ****              otherwise the watchdog might exceed too early.<br>
  52:Lib/ssc_app/src/el9800hw.c **** <br>Changes to version V4.00:<br>
  53:Lib/ssc_app/src/el9800hw.c **** V4.01 SPI 1: DI and DO were changed (DI is now an input for the uC, DO is now an output for the uC)
  54:Lib/ssc_app/src/el9800hw.c **** V4.01 SPI 2: The SPI has to operate with Late-Sample = FALSE on the Eva-Board<br>
  55:Lib/ssc_app/src/el9800hw.c **** <br>Changes to version V3.20:<br>
  56:Lib/ssc_app/src/el9800hw.c **** V4.00 ECAT 1: The handling of the Sync Manager Parameter was included according to<br>
  57:Lib/ssc_app/src/el9800hw.c ****               the EtherCAT Guidelines and Protocol Enhancements Specification<br>
  58:Lib/ssc_app/src/el9800hw.c **** V4.00 APPL 1: The watchdog checking should be done by a microcontroller<br>
  59:Lib/ssc_app/src/el9800hw.c ****                  timer because the watchdog trigger of the ESC will be reset too<br>
  60:Lib/ssc_app/src/el9800hw.c ****                  if only a part of the sync manager data is written<br>
  61:Lib/ssc_app/src/el9800hw.c **** V4.00 APPL 4: The EEPROM access through the ESC is added
  62:Lib/ssc_app/src/el9800hw.c **** 
  63:Lib/ssc_app/src/el9800hw.c **** */
  64:Lib/ssc_app/src/el9800hw.c **** 
  65:Lib/ssc_app/src/el9800hw.c **** /*--------------------------------------------------------------------------------------
  66:Lib/ssc_app/src/el9800hw.c **** ------
  67:Lib/ssc_app/src/el9800hw.c **** ------    Includes
  68:Lib/ssc_app/src/el9800hw.c **** ------
  69:Lib/ssc_app/src/el9800hw.c **** --------------------------------------------------------------------------------------*/
  70:Lib/ssc_app/src/el9800hw.c **** #include "ecat_def.h"
  71:Lib/ssc_app/src/el9800hw.c **** #if EL9800_HW
  72:Lib/ssc_app/src/el9800hw.c **** #include "SPI1.h"
  73:Lib/ssc_app/src/el9800hw.c **** #include "ecatslv.h"
  74:Lib/ssc_app/src/el9800hw.c **** 
  75:Lib/ssc_app/src/el9800hw.c **** #define _EL9800HW_ 1
  76:Lib/ssc_app/src/el9800hw.c **** #include "el9800hw.h"
  77:Lib/ssc_app/src/el9800hw.c **** #undef _EL9800HW_
  78:Lib/ssc_app/src/el9800hw.c **** /* ECATCHANGE_START(V5.11) ECAT10*/
  79:Lib/ssc_app/src/el9800hw.c **** /*remove definition of _EL9800HW_ (#ifdef is used in el9800hw.h)*/
  80:Lib/ssc_app/src/el9800hw.c **** /* ECATCHANGE_END(V5.11) ECAT10*/
  81:Lib/ssc_app/src/el9800hw.c **** 
  82:Lib/ssc_app/src/el9800hw.c **** #include "ecatappl.h"
  83:Lib/ssc_app/src/el9800hw.c **** #include "system.h"
  84:Lib/ssc_app/src/el9800hw.c **** 
  85:Lib/ssc_app/src/el9800hw.c **** /*--------------------------------------------------------------------------------------
  86:Lib/ssc_app/src/el9800hw.c **** ------
  87:Lib/ssc_app/src/el9800hw.c **** ------    internal Types and Defines
ARM GAS  /tmp/ccRYgthr.s 			page 3


  88:Lib/ssc_app/src/el9800hw.c **** ------
  89:Lib/ssc_app/src/el9800hw.c **** --------------------------------------------------------------------------------------*/
  90:Lib/ssc_app/src/el9800hw.c **** 
  91:Lib/ssc_app/src/el9800hw.c **** typedef union
  92:Lib/ssc_app/src/el9800hw.c **** {
  93:Lib/ssc_app/src/el9800hw.c ****     unsigned short Word;
  94:Lib/ssc_app/src/el9800hw.c ****     unsigned char Byte[2];
  95:Lib/ssc_app/src/el9800hw.c **** } UBYTETOWORD;
  96:Lib/ssc_app/src/el9800hw.c **** 
  97:Lib/ssc_app/src/el9800hw.c **** typedef union
  98:Lib/ssc_app/src/el9800hw.c **** {
  99:Lib/ssc_app/src/el9800hw.c ****     UINT8 Byte[2];
 100:Lib/ssc_app/src/el9800hw.c ****     UINT16 Word;
 101:Lib/ssc_app/src/el9800hw.c **** } UALEVENT;
 102:Lib/ssc_app/src/el9800hw.c **** 
 103:Lib/ssc_app/src/el9800hw.c **** /*-----------------------------------------------------------------------------------------
 104:Lib/ssc_app/src/el9800hw.c **** ------
 105:Lib/ssc_app/src/el9800hw.c **** ------    SPI defines/macros
 106:Lib/ssc_app/src/el9800hw.c **** ------
 107:Lib/ssc_app/src/el9800hw.c **** -----------------------------------------------------------------------------------------*/
 108:Lib/ssc_app/src/el9800hw.c **** #define SPI_DEACTIVE 1
 109:Lib/ssc_app/src/el9800hw.c **** #define SPI_ACTIVE 0
 110:Lib/ssc_app/src/el9800hw.c **** 
 111:Lib/ssc_app/src/el9800hw.c **** #if INTERRUPTS_SUPPORTED
 112:Lib/ssc_app/src/el9800hw.c **** /*-----------------------------------------------------------------------------------------
 113:Lib/ssc_app/src/el9800hw.c **** ------
 114:Lib/ssc_app/src/el9800hw.c **** ------    Global Interrupt setting
 115:Lib/ssc_app/src/el9800hw.c **** ------
 116:Lib/ssc_app/src/el9800hw.c **** -----------------------------------------------------------------------------------------*/
 117:Lib/ssc_app/src/el9800hw.c **** 
 118:Lib/ssc_app/src/el9800hw.c **** #define DISABLE_GLOBAL_INT __disable_irq()
 119:Lib/ssc_app/src/el9800hw.c **** #define ENABLE_GLOBAL_INT __enable_irq()
 120:Lib/ssc_app/src/el9800hw.c **** #define DISABLE_AL_EVENT_INT DISABLE_GLOBAL_INT
 121:Lib/ssc_app/src/el9800hw.c **** #define ENABLE_AL_EVENT_INT ENABLE_GLOBAL_INT
 122:Lib/ssc_app/src/el9800hw.c **** 
 123:Lib/ssc_app/src/el9800hw.c **** /*-----------------------------------------------------------------------------------------
 124:Lib/ssc_app/src/el9800hw.c **** ------
 125:Lib/ssc_app/src/el9800hw.c **** ------    ESC Interrupt
 126:Lib/ssc_app/src/el9800hw.c **** ------
 127:Lib/ssc_app/src/el9800hw.c **** -----------------------------------------------------------------------------------------*/
 128:Lib/ssc_app/src/el9800hw.c **** #if AL_EVENT_ENABLED
 129:Lib/ssc_app/src/el9800hw.c **** #define INIT_ESC_INT EXTI8_Configuration();
 130:Lib/ssc_app/src/el9800hw.c **** #define EcatIsr EXTI9_5_IRQHandler
 131:Lib/ssc_app/src/el9800hw.c **** #define ACK_ESC_INT EXTI_ClearITPendingBit(EXTI_Line8);
 132:Lib/ssc_app/src/el9800hw.c **** 
 133:Lib/ssc_app/src/el9800hw.c **** #endif // #if AL_EVENT_ENABLED
 134:Lib/ssc_app/src/el9800hw.c **** 
 135:Lib/ssc_app/src/el9800hw.c **** /*-----------------------------------------------------------------------------------------
 136:Lib/ssc_app/src/el9800hw.c **** ------
 137:Lib/ssc_app/src/el9800hw.c **** ------    SYNC0 Interrupt
 138:Lib/ssc_app/src/el9800hw.c **** ------
 139:Lib/ssc_app/src/el9800hw.c **** -----------------------------------------------------------------------------------------*/
 140:Lib/ssc_app/src/el9800hw.c **** #if DC_SUPPORTED && _STM32_IO8
 141:Lib/ssc_app/src/el9800hw.c **** #define INIT_SYNC0_INT EXTI0_Configuration();             // EXTI1_Configuration--EXTI0_Configurati
 142:Lib/ssc_app/src/el9800hw.c **** #define Sync0Isr EXTI0_IRQHandler                         // primary interrupt vector name
 143:Lib/ssc_app/src/el9800hw.c **** #define DISABLE_SYNC0_INT NVIC_DisableIRQ(EXTI0_IRQn);    // {(_INT3IE)=0;}//disable interrupt sour
 144:Lib/ssc_app/src/el9800hw.c **** #define ENABLE_SYNC0_INT NVIC_EnableIRQ(EXTI0_IRQn);      // {(_INT3IE) = 1;} //enable interrupt so
ARM GAS  /tmp/ccRYgthr.s 			page 4


 145:Lib/ssc_app/src/el9800hw.c **** #define ACK_SYNC0_INT EXTI_ClearITPendingBit(EXTI_Line0); //  {(SYNC0_INT_REQ) = 0;}
 146:Lib/ssc_app/src/el9800hw.c **** 
 147:Lib/ssc_app/src/el9800hw.c **** /*ECATCHANGE_START(V5.10) HW3*/
 148:Lib/ssc_app/src/el9800hw.c **** 
 149:Lib/ssc_app/src/el9800hw.c **** #define INIT_SYNC1_INT EXTI1_Configuration();
 150:Lib/ssc_app/src/el9800hw.c **** #define Sync1Isr EXTI1_IRQHandler
 151:Lib/ssc_app/src/el9800hw.c **** #define DISABLE_SYNC1_INT NVIC_DisableIRQ(EXTI1_IRQn);    // {(_INT4IE)=0;}//disable interrupt sour
 152:Lib/ssc_app/src/el9800hw.c **** #define ENABLE_SYNC1_INT NVIC_EnableIRQ(EXTI1_IRQn);      //{(_INT4IE) = 1;} //enable interrupt sou
 153:Lib/ssc_app/src/el9800hw.c **** #define ACK_SYNC1_INT EXTI_ClearITPendingBit(EXTI_Line1); // {(SYNC1_INT_REQ) = 0;}
 154:Lib/ssc_app/src/el9800hw.c **** 
 155:Lib/ssc_app/src/el9800hw.c **** /*ECATCHANGE_END(V5.10) HW3*/
 156:Lib/ssc_app/src/el9800hw.c **** 
 157:Lib/ssc_app/src/el9800hw.c **** #endif // #if DC_SUPPORTED && _STM32_IO8
 158:Lib/ssc_app/src/el9800hw.c **** 
 159:Lib/ssc_app/src/el9800hw.c **** #endif // #if INTERRUPTS_SUPPORTED
 160:Lib/ssc_app/src/el9800hw.c **** /*-----------------------------------------------------------------------------------------
 161:Lib/ssc_app/src/el9800hw.c **** ------
 162:Lib/ssc_app/src/el9800hw.c **** ------    Hardware timer
 163:Lib/ssc_app/src/el9800hw.c **** ------
 164:Lib/ssc_app/src/el9800hw.c **** -----------------------------------------------------------------------------------------*/
 165:Lib/ssc_app/src/el9800hw.c **** #if _STM32_IO8
 166:Lib/ssc_app/src/el9800hw.c **** #if ECAT_TIMER_INT
 167:Lib/ssc_app/src/el9800hw.c **** #define ECAT_TIMER_INT_STATE
 168:Lib/ssc_app/src/el9800hw.c **** #define ECAT_TIMER_ACK_INT TIM_ClearITPendingBit(TIM2, TIM_FLAG_Update);
 169:Lib/ssc_app/src/el9800hw.c **** #define TimerIsr TIM2_IRQHandler                           //	SysTick_Handler//
 170:Lib/ssc_app/src/el9800hw.c **** #define ENABLE_ECAT_TIMER_INT NVIC_EnableIRQ(TIM2_IRQn);   // SysTick->CTRL |= SysTick_CTRL_TICKINT
 171:Lib/ssc_app/src/el9800hw.c **** #define DISABLE_ECAT_TIMER_INT NVIC_DisableIRQ(TIM2_IRQn); // SysTick->CTRL &= ~SysTick_CTRL_TICKIN
 172:Lib/ssc_app/src/el9800hw.c **** 
 173:Lib/ssc_app/src/el9800hw.c **** #define INIT_ECAT_TIMER TIM_Configuration(10); // SysTick_Config(SystemCoreClock/1000);
 174:Lib/ssc_app/src/el9800hw.c **** 
 175:Lib/ssc_app/src/el9800hw.c **** #define STOP_ECAT_TIMER DISABLE_ECAT_TIMER_INT; /*disable timer interrupt*/
 176:Lib/ssc_app/src/el9800hw.c **** 
 177:Lib/ssc_app/src/el9800hw.c **** #define START_ECAT_TIMER ENABLE_ECAT_TIMER_INT
 178:Lib/ssc_app/src/el9800hw.c **** 
 179:Lib/ssc_app/src/el9800hw.c **** #else // #if ECAT_TIMER_INT
 180:Lib/ssc_app/src/el9800hw.c **** 
 181:Lib/ssc_app/src/el9800hw.c **** #define INIT_ECAT_TIMER TIM_Configuration(10)   //SysTick_Config(SystemCoreClock/1000);//          
 182:Lib/ssc_app/src/el9800hw.c **** 
 183:Lib/ssc_app/src/el9800hw.c **** #define STOP_ECAT_TIMER TIM_Cmd(TIM2, DISABLE); // SysTick->CTRL  &=  ~SysTick_CTRL_ENABLE_Msk;    
 184:Lib/ssc_app/src/el9800hw.c **** 
 185:Lib/ssc_app/src/el9800hw.c **** #define START_ECAT_TIMER TIM_Cmd(TIM2, ENABLE); // SysTick->CTRL  |=  SysTick_CTRL_ENABLE_Msk;
 186:Lib/ssc_app/src/el9800hw.c **** 
 187:Lib/ssc_app/src/el9800hw.c **** #endif // #else #if ECAT_TIMER_INT
 188:Lib/ssc_app/src/el9800hw.c **** 
 189:Lib/ssc_app/src/el9800hw.c **** #elif _STM32_IO4
 190:Lib/ssc_app/src/el9800hw.c **** 
 191:Lib/ssc_app/src/el9800hw.c **** #if !ECAT_TIMER_INT
 192:Lib/ssc_app/src/el9800hw.c **** #define ENABLE_ECAT_TIMER_INT NVIC_EnableIRQ(TIM2_IRQn);   // SysTick->CTRL |= SysTick_CTRL_TICKINT
 193:Lib/ssc_app/src/el9800hw.c **** #define DISABLE_ECAT_TIMER_INT NVIC_DisableIRQ(TIM2_IRQn); // SysTick->CTRL &= ~SysTick_CTRL_TICKIN
 194:Lib/ssc_app/src/el9800hw.c **** #define INIT_ECAT_TIMER TIM_Configuration(10);             //	SysTick_Config(SystemCoreClock/1000);
 195:Lib/ssc_app/src/el9800hw.c **** #define STOP_ECAT_TIMER TIM_Cmd(TIM2, DISABLE);            //	SysTick->CTRL  &=  ~SysTick_CTRL_ENAB
 196:Lib/ssc_app/src/el9800hw.c **** #define START_ECAT_TIMER TIM_Cmd(TIM2, ENABLE);            //	SysTick->CTRL  |=  SysTick_CTRL_ENABL
 197:Lib/ssc_app/src/el9800hw.c **** 
 198:Lib/ssc_app/src/el9800hw.c **** #else // #if !ECAT_TIMER_INT
 199:Lib/ssc_app/src/el9800hw.c **** 
 200:Lib/ssc_app/src/el9800hw.c **** #warning "define Timer Interrupt Macros"
 201:Lib/ssc_app/src/el9800hw.c **** 
ARM GAS  /tmp/ccRYgthr.s 			page 5


 202:Lib/ssc_app/src/el9800hw.c **** #endif // #else #if !ECAT_TIMER_INT
 203:Lib/ssc_app/src/el9800hw.c **** #endif // #elif _STM32_IO4
 204:Lib/ssc_app/src/el9800hw.c **** 
 205:Lib/ssc_app/src/el9800hw.c **** /*-----------------------------------------------------------------------------------------
 206:Lib/ssc_app/src/el9800hw.c **** ------
 207:Lib/ssc_app/src/el9800hw.c **** ------    Configuration Bits
 208:Lib/ssc_app/src/el9800hw.c **** ------
 209:Lib/ssc_app/src/el9800hw.c **** -----------------------------------------------------------------------------------------*/
 210:Lib/ssc_app/src/el9800hw.c **** 
 211:Lib/ssc_app/src/el9800hw.c **** /*-----------------------------------------------------------------------------------------
 212:Lib/ssc_app/src/el9800hw.c **** ------
 213:Lib/ssc_app/src/el9800hw.c **** ------    LED defines
 214:Lib/ssc_app/src/el9800hw.c **** ------
 215:Lib/ssc_app/src/el9800hw.c **** -----------------------------------------------------------------------------------------*/
 216:Lib/ssc_app/src/el9800hw.c **** #if _STM32_IO8
 217:Lib/ssc_app/src/el9800hw.c **** // EtherCAT Status LEDs -> StateMachine
 218:Lib/ssc_app/src/el9800hw.c **** #define LED_ECATGREEN
 219:Lib/ssc_app/src/el9800hw.c **** #define LED_ECATRED
 220:Lib/ssc_app/src/el9800hw.c **** #endif //_STM32_IO8
 221:Lib/ssc_app/src/el9800hw.c **** 
 222:Lib/ssc_app/src/el9800hw.c **** /*--------------------------------------------------------------------------------------
 223:Lib/ssc_app/src/el9800hw.c **** ------
 224:Lib/ssc_app/src/el9800hw.c **** ------    internal Variables
 225:Lib/ssc_app/src/el9800hw.c **** ------
 226:Lib/ssc_app/src/el9800hw.c **** --------------------------------------------------------------------------------------*/
 227:Lib/ssc_app/src/el9800hw.c **** UALEVENT EscALEvent; // contains the content of the ALEvent register (0x220), this variable is upda
 228:Lib/ssc_app/src/el9800hw.c **** 
 229:Lib/ssc_app/src/el9800hw.c **** /*--------------------------------------------------------------------------------------
 230:Lib/ssc_app/src/el9800hw.c **** ------
 231:Lib/ssc_app/src/el9800hw.c **** ------    internal functions
 232:Lib/ssc_app/src/el9800hw.c **** ------
 233:Lib/ssc_app/src/el9800hw.c **** --------------------------------------------------------------------------------------*/
 234:Lib/ssc_app/src/el9800hw.c **** 
 235:Lib/ssc_app/src/el9800hw.c **** /////////////////////////////////////////////////////////////////////////////////////////
 236:Lib/ssc_app/src/el9800hw.c **** /**
 237:Lib/ssc_app/src/el9800hw.c ****  \brief  The function operates a SPI access without addressing.
 238:Lib/ssc_app/src/el9800hw.c **** 
 239:Lib/ssc_app/src/el9800hw.c ****         The first two bytes of an access to the EtherCAT ASIC always deliver the AL_Event register 
 240:Lib/ssc_app/src/el9800hw.c ****         It will be saved in the global "EscALEvent"
 241:Lib/ssc_app/src/el9800hw.c **** */
 242:Lib/ssc_app/src/el9800hw.c **** ///////////////////////////////////////////////////////////////////////////////////////
 243:Lib/ssc_app/src/el9800hw.c **** static void GetInterruptRegister(void)
 244:Lib/ssc_app/src/el9800hw.c **** {
 245:Lib/ssc_app/src/el9800hw.c **** 
 246:Lib/ssc_app/src/el9800hw.c **** #if AL_EVENT_ENABLED
 247:Lib/ssc_app/src/el9800hw.c ****     DISABLE_AL_EVENT_INT;
 248:Lib/ssc_app/src/el9800hw.c **** #endif
 249:Lib/ssc_app/src/el9800hw.c **** 
 250:Lib/ssc_app/src/el9800hw.c ****     /* select the SPI */
 251:Lib/ssc_app/src/el9800hw.c ****     SELECT_SPI;
 252:Lib/ssc_app/src/el9800hw.c **** 
 253:Lib/ssc_app/src/el9800hw.c ****     HW_EscReadIsr((MEM_ADDR *)&EscALEvent.Word, 0x220, 2);
 254:Lib/ssc_app/src/el9800hw.c ****     /* if the SPI transmission rate is higher than 15 MBaud, the Busy detection shall be
 255:Lib/ssc_app/src/el9800hw.c ****        done here */
 256:Lib/ssc_app/src/el9800hw.c **** 
 257:Lib/ssc_app/src/el9800hw.c ****     DESELECT_SPI;
 258:Lib/ssc_app/src/el9800hw.c **** #if AL_EVENT_ENABLED
ARM GAS  /tmp/ccRYgthr.s 			page 6


 259:Lib/ssc_app/src/el9800hw.c ****     ENABLE_AL_EVENT_INT;
 260:Lib/ssc_app/src/el9800hw.c **** #endif
 261:Lib/ssc_app/src/el9800hw.c **** }
 262:Lib/ssc_app/src/el9800hw.c **** 
 263:Lib/ssc_app/src/el9800hw.c **** /////////////////////////////////////////////////////////////////////////////////////////
 264:Lib/ssc_app/src/el9800hw.c **** /**
 265:Lib/ssc_app/src/el9800hw.c ****  \brief  The function operates a SPI access without addressing.
 266:Lib/ssc_app/src/el9800hw.c ****         Shall be implemented if interrupts are supported else this function is equal to "GetInterru
 267:Lib/ssc_app/src/el9800hw.c **** 
 268:Lib/ssc_app/src/el9800hw.c ****         The first two bytes of an access to the EtherCAT ASIC always deliver the AL_Event register 
 269:Lib/ssc_app/src/el9800hw.c ****         It will be saved in the global "EscALEvent"
 270:Lib/ssc_app/src/el9800hw.c **** */
 271:Lib/ssc_app/src/el9800hw.c **** ///////////////////////////////////////////////////////////////////////////////////////
 272:Lib/ssc_app/src/el9800hw.c **** #if !INTERRUPTS_SUPPORTED
 273:Lib/ssc_app/src/el9800hw.c **** #define ISR_GetInterruptRegister GetInterruptRegister
 274:Lib/ssc_app/src/el9800hw.c **** #else
 275:Lib/ssc_app/src/el9800hw.c **** static void ISR_GetInterruptRegister(void)
 276:Lib/ssc_app/src/el9800hw.c **** {
 277:Lib/ssc_app/src/el9800hw.c ****     /* SPI should be deactivated to interrupt a possible transmission */
 278:Lib/ssc_app/src/el9800hw.c ****     DESELECT_SPI;
 279:Lib/ssc_app/src/el9800hw.c **** 
 280:Lib/ssc_app/src/el9800hw.c ****     /* select the SPI */
 281:Lib/ssc_app/src/el9800hw.c ****     SELECT_SPI;
 282:Lib/ssc_app/src/el9800hw.c **** 
 283:Lib/ssc_app/src/el9800hw.c ****     HW_EscReadIsr((MEM_ADDR *)&EscALEvent.Word, 0x220, 2);
 284:Lib/ssc_app/src/el9800hw.c **** 
 285:Lib/ssc_app/src/el9800hw.c ****     /* if the SPI transmission rate is higher than 15 MBaud, the Busy detection shall be
 286:Lib/ssc_app/src/el9800hw.c ****          done here */
 287:Lib/ssc_app/src/el9800hw.c **** 
 288:Lib/ssc_app/src/el9800hw.c ****     DESELECT_SPI;
 289:Lib/ssc_app/src/el9800hw.c **** }
 290:Lib/ssc_app/src/el9800hw.c **** #endif // #else #if !INTERRUPTS_SUPPORTED
 291:Lib/ssc_app/src/el9800hw.c **** 
 292:Lib/ssc_app/src/el9800hw.c **** /////////////////////////////////////////////////////////////////////////////////////////
 293:Lib/ssc_app/src/el9800hw.c **** /**
 294:Lib/ssc_app/src/el9800hw.c ****  \brief The function addresses the EtherCAT ASIC via SPI for a following SPI access.
 295:Lib/ssc_app/src/el9800hw.c **** */
 296:Lib/ssc_app/src/el9800hw.c **** ///////////////////////////////////////////////////////////////////////////////////////
 297:Lib/ssc_app/src/el9800hw.c **** static void AddressingEsc(UINT16 Address, UINT8 Command)
 298:Lib/ssc_app/src/el9800hw.c **** {
  29              		.loc 1 298 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 298 1 is_stmt 0 view .LVU1
  34 0000 30B5     		push	{r4, r5, lr}
  35              		.cfi_def_cfa_offset 12
  36              		.cfi_offset 4, -12
  37              		.cfi_offset 5, -8
  38              		.cfi_offset 14, -4
  39 0002 83B0     		sub	sp, sp, #12
  40              		.cfi_def_cfa_offset 24
 299:Lib/ssc_app/src/el9800hw.c ****     UBYTETOWORD tmp;
  41              		.loc 1 299 5 is_stmt 1 view .LVU2
 300:Lib/ssc_app/src/el9800hw.c ****     VARVOLATILE UINT8 dummy;
  42              		.loc 1 300 5 view .LVU3
 301:Lib/ssc_app/src/el9800hw.c ****     tmp.Word = (Address << 3) | Command;
ARM GAS  /tmp/ccRYgthr.s 			page 7


  43              		.loc 1 301 5 view .LVU4
  44              		.loc 1 301 31 is_stmt 0 view .LVU5
  45 0004 41EAC000 		orr	r0, r1, r0, lsl #3
  46              	.LVL1:
  47              		.loc 1 301 31 view .LVU6
  48 0008 05B2     		sxth	r5, r0
  49 000a 84B2     		uxth	r4, r0
 302:Lib/ssc_app/src/el9800hw.c ****     /* select the SPI */
 303:Lib/ssc_app/src/el9800hw.c ****     SELECT_SPI;
  50              		.loc 1 303 5 is_stmt 1 view .LVU7
  51 000c 4FF48051 		mov	r1, #4096
  52              	.LVL2:
  53              		.loc 1 303 5 is_stmt 0 view .LVU8
  54 0010 0748     		ldr	r0, .L3
  55 0012 FFF7FEFF 		bl	GPIO_ResetBits
  56              	.LVL3:
 304:Lib/ssc_app/src/el9800hw.c **** 
 305:Lib/ssc_app/src/el9800hw.c ****     /* there have to be at least 15 ns after the SPI1_SEL signal was active (0) before
 306:Lib/ssc_app/src/el9800hw.c ****         the transmission shall be started */
 307:Lib/ssc_app/src/el9800hw.c ****     /* send the first address/command byte to the ESC */
 308:Lib/ssc_app/src/el9800hw.c **** 
 309:Lib/ssc_app/src/el9800hw.c ****     dummy = WR_CMD(tmp.Byte[1]);
  57              		.loc 1 309 5 is_stmt 1 view .LVU9
  58              		.loc 1 309 13 is_stmt 0 view .LVU10
  59 0016 200A     		lsrs	r0, r4, #8
  60 0018 FFF7FEFF 		bl	WR_CMD
  61              	.LVL4:
  62              		.loc 1 309 11 view .LVU11
  63 001c 8DF80700 		strb	r0, [sp, #7]
 310:Lib/ssc_app/src/el9800hw.c **** 
 311:Lib/ssc_app/src/el9800hw.c ****     /* send the second address/command byte to the ESC */
 312:Lib/ssc_app/src/el9800hw.c **** 
 313:Lib/ssc_app/src/el9800hw.c ****     dummy = WR_CMD(tmp.Byte[0]);
  64              		.loc 1 313 5 is_stmt 1 view .LVU12
  65              		.loc 1 313 13 is_stmt 0 view .LVU13
  66 0020 E8B2     		uxtb	r0, r5
  67 0022 FFF7FEFF 		bl	WR_CMD
  68              	.LVL5:
  69              		.loc 1 313 11 view .LVU14
  70 0026 8DF80700 		strb	r0, [sp, #7]
 314:Lib/ssc_app/src/el9800hw.c **** 
 315:Lib/ssc_app/src/el9800hw.c ****     /* if the SPI transmission rate is higher than 15 MBaud, the Busy detection shall be
 316:Lib/ssc_app/src/el9800hw.c ****        done here */
 317:Lib/ssc_app/src/el9800hw.c **** }
  71              		.loc 1 317 1 view .LVU15
  72 002a 03B0     		add	sp, sp, #12
  73              		.cfi_def_cfa_offset 12
  74              		@ sp needed
  75 002c 30BD     		pop	{r4, r5, pc}
  76              	.L4:
  77 002e 00BF     		.align	2
  78              	.L3:
  79 0030 00040240 		.word	1073873920
  80              		.cfi_endproc
  81              	.LFE125:
  83              		.section	.text.ISR_AddressingEsc,"ax",%progbits
  84              		.align	1
ARM GAS  /tmp/ccRYgthr.s 			page 8


  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  89              	ISR_AddressingEsc:
  90              	.LVL6:
  91              	.LFB126:
 318:Lib/ssc_app/src/el9800hw.c **** 
 319:Lib/ssc_app/src/el9800hw.c **** /////////////////////////////////////////////////////////////////////////////////////////
 320:Lib/ssc_app/src/el9800hw.c **** /**
 321:Lib/ssc_app/src/el9800hw.c ****  \param Address     EtherCAT ASIC address ( upper limit is 0x1FFF )    for access.
 322:Lib/ssc_app/src/el9800hw.c ****  \param Command    ESC_WR performs a write access; ESC_RD performs a read access.
 323:Lib/ssc_app/src/el9800hw.c **** 
 324:Lib/ssc_app/src/el9800hw.c ****  \brief The function addresses the EtherCAT ASIC via SPI for a following SPI access.
 325:Lib/ssc_app/src/el9800hw.c ****         Shall be implemented if interrupts are supported else this function is equal to "Addressing
 326:Lib/ssc_app/src/el9800hw.c **** */
 327:Lib/ssc_app/src/el9800hw.c **** ///////////////////////////////////////////////////////////////////////////////////////
 328:Lib/ssc_app/src/el9800hw.c **** 
 329:Lib/ssc_app/src/el9800hw.c **** #if !INTERRUPTS_SUPPORTED
 330:Lib/ssc_app/src/el9800hw.c **** #define ISR_AddressingEsc AddressingEsc
 331:Lib/ssc_app/src/el9800hw.c **** #else
 332:Lib/ssc_app/src/el9800hw.c **** static void ISR_AddressingEsc(UINT16 Address, UINT8 Command)
 333:Lib/ssc_app/src/el9800hw.c **** {
  92              		.loc 1 333 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 8
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		.loc 1 333 1 is_stmt 0 view .LVU17
  97 0000 30B5     		push	{r4, r5, lr}
  98              		.cfi_def_cfa_offset 12
  99              		.cfi_offset 4, -12
 100              		.cfi_offset 5, -8
 101              		.cfi_offset 14, -4
 102 0002 83B0     		sub	sp, sp, #12
 103              		.cfi_def_cfa_offset 24
 334:Lib/ssc_app/src/el9800hw.c ****     VARVOLATILE UINT8 dummy;
 104              		.loc 1 334 5 is_stmt 1 view .LVU18
 335:Lib/ssc_app/src/el9800hw.c ****     UBYTETOWORD tmp;
 105              		.loc 1 335 5 view .LVU19
 336:Lib/ssc_app/src/el9800hw.c ****     tmp.Word = (Address << 3) | Command;
 106              		.loc 1 336 5 view .LVU20
 107              		.loc 1 336 31 is_stmt 0 view .LVU21
 108 0004 41EAC000 		orr	r0, r1, r0, lsl #3
 109              	.LVL7:
 110              		.loc 1 336 31 view .LVU22
 111 0008 05B2     		sxth	r5, r0
 112 000a 84B2     		uxth	r4, r0
 337:Lib/ssc_app/src/el9800hw.c **** 
 338:Lib/ssc_app/src/el9800hw.c ****     /* select the SPI */
 339:Lib/ssc_app/src/el9800hw.c ****     SELECT_SPI;
 113              		.loc 1 339 5 is_stmt 1 view .LVU23
 114 000c 4FF48051 		mov	r1, #4096
 115              	.LVL8:
 116              		.loc 1 339 5 is_stmt 0 view .LVU24
 117 0010 0748     		ldr	r0, .L7
 118 0012 FFF7FEFF 		bl	GPIO_ResetBits
 119              	.LVL9:
 340:Lib/ssc_app/src/el9800hw.c **** 
ARM GAS  /tmp/ccRYgthr.s 			page 9


 341:Lib/ssc_app/src/el9800hw.c ****     /* there have to be at least 15 ns after the SPI1_SEL signal was active (0) before
 342:Lib/ssc_app/src/el9800hw.c ****       the transmission shall be started */
 343:Lib/ssc_app/src/el9800hw.c **** 
 344:Lib/ssc_app/src/el9800hw.c ****     /* send the first address/command byte to the ESC */
 345:Lib/ssc_app/src/el9800hw.c ****     dummy = WR_CMD(tmp.Byte[1]);
 120              		.loc 1 345 5 is_stmt 1 view .LVU25
 121              		.loc 1 345 13 is_stmt 0 view .LVU26
 122 0016 200A     		lsrs	r0, r4, #8
 123 0018 FFF7FEFF 		bl	WR_CMD
 124              	.LVL10:
 125              		.loc 1 345 11 view .LVU27
 126 001c 8DF80700 		strb	r0, [sp, #7]
 346:Lib/ssc_app/src/el9800hw.c **** 
 347:Lib/ssc_app/src/el9800hw.c ****     /* send the second address/command byte to the ESC */
 348:Lib/ssc_app/src/el9800hw.c **** 
 349:Lib/ssc_app/src/el9800hw.c ****     dummy = WR_CMD(tmp.Byte[0]);
 127              		.loc 1 349 5 is_stmt 1 view .LVU28
 128              		.loc 1 349 13 is_stmt 0 view .LVU29
 129 0020 E8B2     		uxtb	r0, r5
 130 0022 FFF7FEFF 		bl	WR_CMD
 131              	.LVL11:
 132              		.loc 1 349 11 view .LVU30
 133 0026 8DF80700 		strb	r0, [sp, #7]
 350:Lib/ssc_app/src/el9800hw.c ****     /* if the SPI transmission rate is higher than 15 MBaud, the Busy detection shall be
 351:Lib/ssc_app/src/el9800hw.c ****        done here */
 352:Lib/ssc_app/src/el9800hw.c **** }
 134              		.loc 1 352 1 view .LVU31
 135 002a 03B0     		add	sp, sp, #12
 136              		.cfi_def_cfa_offset 12
 137              		@ sp needed
 138 002c 30BD     		pop	{r4, r5, pc}
 139              	.L8:
 140 002e 00BF     		.align	2
 141              	.L7:
 142 0030 00040240 		.word	1073873920
 143              		.cfi_endproc
 144              	.LFE126:
 146              		.section	.text.GPIO_Config,"ax",%progbits
 147              		.align	1
 148              		.global	GPIO_Config
 149              		.syntax unified
 150              		.thumb
 151              		.thumb_func
 153              	GPIO_Config:
 154              	.LFB127:
 353:Lib/ssc_app/src/el9800hw.c **** #endif // #else #if !INTERRUPTS_SUPPORTED
 354:Lib/ssc_app/src/el9800hw.c **** /*--------------------------------------------------------------------------------------
 355:Lib/ssc_app/src/el9800hw.c **** ------
 356:Lib/ssc_app/src/el9800hw.c **** ------    exported hardware access functions
 357:Lib/ssc_app/src/el9800hw.c **** ------
 358:Lib/ssc_app/src/el9800hw.c **** --------------------------------------------------------------------------------------*/
 359:Lib/ssc_app/src/el9800hw.c **** /*******************************************************************************
 360:Lib/ssc_app/src/el9800hw.c ****  * Function Name  : GPIO_Config
 361:Lib/ssc_app/src/el9800hw.c ****  * Description    : init the led and swtich port
 362:Lib/ssc_app/src/el9800hw.c ****  * Input          : None
 363:Lib/ssc_app/src/el9800hw.c ****  * Output         : None
 364:Lib/ssc_app/src/el9800hw.c ****  * Return         : None
ARM GAS  /tmp/ccRYgthr.s 			page 10


 365:Lib/ssc_app/src/el9800hw.c ****  * Attention		 : None
 366:Lib/ssc_app/src/el9800hw.c ****  *******************************************************************************/
 367:Lib/ssc_app/src/el9800hw.c **** void GPIO_Config(void)
 368:Lib/ssc_app/src/el9800hw.c **** {
 155              		.loc 1 368 1 is_stmt 1 view -0
 156              		.cfi_startproc
 157              		@ args = 0, pretend = 0, frame = 8
 158              		@ frame_needed = 0, uses_anonymous_args = 0
 159 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 160              		.cfi_def_cfa_offset 20
 161              		.cfi_offset 4, -20
 162              		.cfi_offset 5, -16
 163              		.cfi_offset 6, -12
 164              		.cfi_offset 7, -8
 165              		.cfi_offset 14, -4
 166 0002 83B0     		sub	sp, sp, #12
 167              		.cfi_def_cfa_offset 32
 369:Lib/ssc_app/src/el9800hw.c ****     GPIO_InitTypeDef GPIO_InitStructure;
 168              		.loc 1 369 5 view .LVU33
 370:Lib/ssc_app/src/el9800hw.c **** 
 371:Lib/ssc_app/src/el9800hw.c ****     RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB | RCC_AHB1Periph_GPIOC, ENABLE);
 169              		.loc 1 371 5 view .LVU34
 170 0004 0121     		movs	r1, #1
 171 0006 0620     		movs	r0, #6
 172 0008 FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
 173              	.LVL12:
 372:Lib/ssc_app/src/el9800hw.c ****     /* configration the LED pin */
 373:Lib/ssc_app/src/el9800hw.c **** 
 374:Lib/ssc_app/src/el9800hw.c ****     /* Configure PG6 and PG8 in output pushpull mode */
 375:Lib/ssc_app/src/el9800hw.c ****     GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_11 | GPIO_Pin_12 | GPIO_Pin_13
 174              		.loc 1 375 5 view .LVU35
 175              		.loc 1 375 33 is_stmt 0 view .LVU36
 176 000c 47F60303 		movw	r3, #30723
 177 0010 0093     		str	r3, [sp]
 376:Lib/ssc_app/src/el9800hw.c ****     GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 178              		.loc 1 376 5 is_stmt 1 view .LVU37
 179              		.loc 1 376 34 is_stmt 0 view .LVU38
 180 0012 0127     		movs	r7, #1
 181 0014 8DF80470 		strb	r7, [sp, #4]
 377:Lib/ssc_app/src/el9800hw.c ****     GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 182              		.loc 1 377 5 is_stmt 1 view .LVU39
 183              		.loc 1 377 35 is_stmt 0 view .LVU40
 184 0018 0024     		movs	r4, #0
 185 001a 8DF80640 		strb	r4, [sp, #6]
 378:Lib/ssc_app/src/el9800hw.c ****     GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 186              		.loc 1 378 5 is_stmt 1 view .LVU41
 187              		.loc 1 378 35 is_stmt 0 view .LVU42
 188 001e 0225     		movs	r5, #2
 189 0020 8DF80550 		strb	r5, [sp, #5]
 379:Lib/ssc_app/src/el9800hw.c ****     GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 190              		.loc 1 379 5 is_stmt 1 view .LVU43
 191              		.loc 1 379 34 is_stmt 0 view .LVU44
 192 0024 8DF80740 		strb	r4, [sp, #7]
 380:Lib/ssc_app/src/el9800hw.c ****     GPIO_Init(GPIOB, &GPIO_InitStructure);
 193              		.loc 1 380 5 is_stmt 1 view .LVU45
 194 0028 104E     		ldr	r6, .L11
 195 002a 6946     		mov	r1, sp
ARM GAS  /tmp/ccRYgthr.s 			page 11


 196 002c 3046     		mov	r0, r6
 197 002e FFF7FEFF 		bl	GPIO_Init
 198              	.LVL13:
 381:Lib/ssc_app/src/el9800hw.c **** 
 382:Lib/ssc_app/src/el9800hw.c ****     GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4 | GPIO_Pin_5; // LED7-LED6
 199              		.loc 1 382 5 view .LVU46
 200              		.loc 1 382 33 is_stmt 0 view .LVU47
 201 0032 3023     		movs	r3, #48
 202 0034 0093     		str	r3, [sp]
 383:Lib/ssc_app/src/el9800hw.c ****     GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 203              		.loc 1 383 5 is_stmt 1 view .LVU48
 204              		.loc 1 383 34 is_stmt 0 view .LVU49
 205 0036 8DF80470 		strb	r7, [sp, #4]
 384:Lib/ssc_app/src/el9800hw.c ****     GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 206              		.loc 1 384 5 is_stmt 1 view .LVU50
 207              		.loc 1 384 35 is_stmt 0 view .LVU51
 208 003a 8DF80640 		strb	r4, [sp, #6]
 385:Lib/ssc_app/src/el9800hw.c ****     GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 209              		.loc 1 385 5 is_stmt 1 view .LVU52
 210              		.loc 1 385 35 is_stmt 0 view .LVU53
 211 003e 8DF80550 		strb	r5, [sp, #5]
 386:Lib/ssc_app/src/el9800hw.c ****     GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 212              		.loc 1 386 5 is_stmt 1 view .LVU54
 213              		.loc 1 386 34 is_stmt 0 view .LVU55
 214 0042 8DF80740 		strb	r4, [sp, #7]
 387:Lib/ssc_app/src/el9800hw.c ****     GPIO_Init(GPIOC, &GPIO_InitStructure);
 215              		.loc 1 387 5 is_stmt 1 view .LVU56
 216 0046 6946     		mov	r1, sp
 217 0048 0948     		ldr	r0, .L11+4
 218 004a FFF7FEFF 		bl	GPIO_Init
 219              	.LVL14:
 388:Lib/ssc_app/src/el9800hw.c **** 
 389:Lib/ssc_app/src/el9800hw.c ****     /* Configure PG6 and PG8 in output pushpull mode */
 390:Lib/ssc_app/src/el9800hw.c ****     GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15; // INPUT7
 220              		.loc 1 390 5 view .LVU57
 221              		.loc 1 390 33 is_stmt 0 view .LVU58
 222 004e 4FF40043 		mov	r3, #32768
 223 0052 0093     		str	r3, [sp]
 391:Lib/ssc_app/src/el9800hw.c ****     GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 224              		.loc 1 391 5 is_stmt 1 view .LVU59
 225              		.loc 1 391 34 is_stmt 0 view .LVU60
 226 0054 8DF80440 		strb	r4, [sp, #4]
 392:Lib/ssc_app/src/el9800hw.c ****     GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 227              		.loc 1 392 5 is_stmt 1 view .LVU61
 228              		.loc 1 392 35 is_stmt 0 view .LVU62
 229 0058 8DF80550 		strb	r5, [sp, #5]
 393:Lib/ssc_app/src/el9800hw.c ****     GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 230              		.loc 1 393 5 is_stmt 1 view .LVU63
 231              		.loc 1 393 34 is_stmt 0 view .LVU64
 232 005c 8DF80750 		strb	r5, [sp, #7]
 394:Lib/ssc_app/src/el9800hw.c ****     GPIO_Init(GPIOB, &GPIO_InitStructure);
 233              		.loc 1 394 5 is_stmt 1 view .LVU65
 234 0060 6946     		mov	r1, sp
 235 0062 3046     		mov	r0, r6
 236 0064 FFF7FEFF 		bl	GPIO_Init
 237              	.LVL15:
 395:Lib/ssc_app/src/el9800hw.c **** 
ARM GAS  /tmp/ccRYgthr.s 			page 12


 396:Lib/ssc_app/src/el9800hw.c ****     /* Configure PG6 and PG8 in output pushpull mode */
 397:Lib/ssc_app/src/el9800hw.c ****     // GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8|GPIO_Pin_9|GPIO_Pin_10|GPIO_Pin_11|GPIO_Pin_12;//IN
 398:Lib/ssc_app/src/el9800hw.c ****     // GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 399:Lib/ssc_app/src/el9800hw.c ****     // GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 400:Lib/ssc_app/src/el9800hw.c ****     // GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 401:Lib/ssc_app/src/el9800hw.c ****     // GPIO_Init(GPIOC, &GPIO_InitStructure);
 402:Lib/ssc_app/src/el9800hw.c **** 
 403:Lib/ssc_app/src/el9800hw.c ****     // GPIO_SetBits(GPIOB,GPIO_Pin_14);
 404:Lib/ssc_app/src/el9800hw.c **** }
 238              		.loc 1 404 1 is_stmt 0 view .LVU66
 239 0068 03B0     		add	sp, sp, #12
 240              		.cfi_def_cfa_offset 20
 241              		@ sp needed
 242 006a F0BD     		pop	{r4, r5, r6, r7, pc}
 243              	.L12:
 244              		.align	2
 245              	.L11:
 246 006c 00040240 		.word	1073873920
 247 0070 00080240 		.word	1073874944
 248              		.cfi_endproc
 249              	.LFE127:
 251              		.section	.text.HW_Release,"ax",%progbits
 252              		.align	1
 253              		.global	HW_Release
 254              		.syntax unified
 255              		.thumb
 256              		.thumb_func
 258              	HW_Release:
 259              	.LFB129:
 405:Lib/ssc_app/src/el9800hw.c **** 
 406:Lib/ssc_app/src/el9800hw.c **** /////////////////////////////////////////////////////////////////////////////////////////
 407:Lib/ssc_app/src/el9800hw.c **** /**
 408:Lib/ssc_app/src/el9800hw.c **** \return     0 if initialization was successful
 409:Lib/ssc_app/src/el9800hw.c **** 
 410:Lib/ssc_app/src/el9800hw.c ****  \brief    This function intialize the Process Data Interface (PDI) and the host controller.
 411:Lib/ssc_app/src/el9800hw.c **** */
 412:Lib/ssc_app/src/el9800hw.c **** ///////////////////////////////////////////////////////////////////////////////////////
 413:Lib/ssc_app/src/el9800hw.c **** UINT8 HW_Init(void)
 414:Lib/ssc_app/src/el9800hw.c **** {
 415:Lib/ssc_app/src/el9800hw.c ****     UINT16 intMask;
 416:Lib/ssc_app/src/el9800hw.c ****     /*initialize the led and switch port*/
 417:Lib/ssc_app/src/el9800hw.c ****     GPIO_Config();
 418:Lib/ssc_app/src/el9800hw.c ****     /* initialize the SSP registers for the ESC SPI */
 419:Lib/ssc_app/src/el9800hw.c ****     SPI1_GPIO_Init(); // ï¿½ï¿½ÎªSPI2
 420:Lib/ssc_app/src/el9800hw.c **** 
 421:Lib/ssc_app/src/el9800hw.c ****     do
 422:Lib/ssc_app/src/el9800hw.c ****     {
 423:Lib/ssc_app/src/el9800hw.c ****         intMask = 0x93;
 424:Lib/ssc_app/src/el9800hw.c ****         HW_EscWriteWord(intMask, ESC_AL_EVENTMASK_OFFSET);
 425:Lib/ssc_app/src/el9800hw.c ****         intMask = 0;
 426:Lib/ssc_app/src/el9800hw.c ****         HW_EscReadWord(intMask, ESC_AL_EVENTMASK_OFFSET);
 427:Lib/ssc_app/src/el9800hw.c ****     } while (intMask != 0x93);
 428:Lib/ssc_app/src/el9800hw.c **** 
 429:Lib/ssc_app/src/el9800hw.c ****     intMask = 0x00;
 430:Lib/ssc_app/src/el9800hw.c **** 
 431:Lib/ssc_app/src/el9800hw.c ****     HW_EscWriteDWord(intMask, ESC_AL_EVENTMASK_OFFSET);
 432:Lib/ssc_app/src/el9800hw.c **** 
ARM GAS  /tmp/ccRYgthr.s 			page 13


 433:Lib/ssc_app/src/el9800hw.c **** #if AL_EVENT_ENABLED
 434:Lib/ssc_app/src/el9800hw.c ****     INIT_ESC_INT;
 435:Lib/ssc_app/src/el9800hw.c ****     ENABLE_ESC_INT();
 436:Lib/ssc_app/src/el9800hw.c **** #endif
 437:Lib/ssc_app/src/el9800hw.c **** 
 438:Lib/ssc_app/src/el9800hw.c **** #if DC_SUPPORTED && _STM32_IO8
 439:Lib/ssc_app/src/el9800hw.c ****     INIT_SYNC0_INT
 440:Lib/ssc_app/src/el9800hw.c ****     INIT_SYNC1_INT
 441:Lib/ssc_app/src/el9800hw.c **** 
 442:Lib/ssc_app/src/el9800hw.c ****     ENABLE_SYNC0_INT;
 443:Lib/ssc_app/src/el9800hw.c ****     ENABLE_SYNC1_INT;
 444:Lib/ssc_app/src/el9800hw.c **** #endif
 445:Lib/ssc_app/src/el9800hw.c **** 
 446:Lib/ssc_app/src/el9800hw.c ****     INIT_ECAT_TIMER;
 447:Lib/ssc_app/src/el9800hw.c ****     START_ECAT_TIMER;
 448:Lib/ssc_app/src/el9800hw.c **** 
 449:Lib/ssc_app/src/el9800hw.c **** #if INTERRUPTS_SUPPORTED
 450:Lib/ssc_app/src/el9800hw.c ****     /* enable all interrupts */
 451:Lib/ssc_app/src/el9800hw.c ****     ENABLE_GLOBAL_INT;
 452:Lib/ssc_app/src/el9800hw.c **** #endif
 453:Lib/ssc_app/src/el9800hw.c **** 
 454:Lib/ssc_app/src/el9800hw.c ****     return 0;
 455:Lib/ssc_app/src/el9800hw.c **** }
 456:Lib/ssc_app/src/el9800hw.c **** 
 457:Lib/ssc_app/src/el9800hw.c **** /////////////////////////////////////////////////////////////////////////////////////////
 458:Lib/ssc_app/src/el9800hw.c **** /**
 459:Lib/ssc_app/src/el9800hw.c ****  \brief    This function shall be implemented if hardware resources need to be release
 460:Lib/ssc_app/src/el9800hw.c ****         when the sample application stops
 461:Lib/ssc_app/src/el9800hw.c **** */
 462:Lib/ssc_app/src/el9800hw.c **** ///////////////////////////////////////////////////////////////////////////////////////
 463:Lib/ssc_app/src/el9800hw.c **** void HW_Release(void)
 464:Lib/ssc_app/src/el9800hw.c **** {
 260              		.loc 1 464 1 is_stmt 1 view -0
 261              		.cfi_startproc
 262              		@ args = 0, pretend = 0, frame = 0
 263              		@ frame_needed = 0, uses_anonymous_args = 0
 264              		@ link register save eliminated.
 465:Lib/ssc_app/src/el9800hw.c **** }
 265              		.loc 1 465 1 view .LVU68
 266 0000 7047     		bx	lr
 267              		.cfi_endproc
 268              	.LFE129:
 270              		.section	.text.HW_EscRead,"ax",%progbits
 271              		.align	1
 272              		.global	HW_EscRead
 273              		.syntax unified
 274              		.thumb
 275              		.thumb_func
 277              	HW_EscRead:
 278              	.LVL16:
 279              	.LFB132:
 466:Lib/ssc_app/src/el9800hw.c **** 
 467:Lib/ssc_app/src/el9800hw.c **** /////////////////////////////////////////////////////////////////////////////////////////
 468:Lib/ssc_app/src/el9800hw.c **** /**
 469:Lib/ssc_app/src/el9800hw.c ****  \return    first two Bytes of ALEvent register (0x220)
 470:Lib/ssc_app/src/el9800hw.c **** 
 471:Lib/ssc_app/src/el9800hw.c ****  \brief  This function gets the current content of ALEvent register
ARM GAS  /tmp/ccRYgthr.s 			page 14


 472:Lib/ssc_app/src/el9800hw.c **** */
 473:Lib/ssc_app/src/el9800hw.c **** ///////////////////////////////////////////////////////////////////////////////////////
 474:Lib/ssc_app/src/el9800hw.c **** UINT16 HW_GetALEventRegister(void)
 475:Lib/ssc_app/src/el9800hw.c **** {
 476:Lib/ssc_app/src/el9800hw.c ****     GetInterruptRegister();
 477:Lib/ssc_app/src/el9800hw.c ****     return EscALEvent.Word;
 478:Lib/ssc_app/src/el9800hw.c **** }
 479:Lib/ssc_app/src/el9800hw.c **** #if INTERRUPTS_SUPPORTED
 480:Lib/ssc_app/src/el9800hw.c **** /////////////////////////////////////////////////////////////////////////////////////////
 481:Lib/ssc_app/src/el9800hw.c **** /**
 482:Lib/ssc_app/src/el9800hw.c ****  \return    first two Bytes of ALEvent register (0x220)
 483:Lib/ssc_app/src/el9800hw.c **** 
 484:Lib/ssc_app/src/el9800hw.c ****  \brief  The SPI PDI requires an extra ESC read access functions from interrupts service routines.
 485:Lib/ssc_app/src/el9800hw.c ****         The behaviour is equal to "HW_GetALEventRegister()"
 486:Lib/ssc_app/src/el9800hw.c **** */
 487:Lib/ssc_app/src/el9800hw.c **** ///////////////////////////////////////////////////////////////////////////////////////
 488:Lib/ssc_app/src/el9800hw.c **** #if _STM32_IO4 && AL_EVENT_ENABLED
 489:Lib/ssc_app/src/el9800hw.c **** /* the pragma interrupt_level is used to tell the compiler that these functions will not
 490:Lib/ssc_app/src/el9800hw.c ****    be called at the same time from the main function and the interrupt routine */
 491:Lib/ssc_app/src/el9800hw.c **** // #pragma interrupt_level 1
 492:Lib/ssc_app/src/el9800hw.c **** #endif
 493:Lib/ssc_app/src/el9800hw.c **** UINT16 HW_GetALEventRegister_Isr(void)
 494:Lib/ssc_app/src/el9800hw.c **** {
 495:Lib/ssc_app/src/el9800hw.c ****     ISR_GetInterruptRegister();
 496:Lib/ssc_app/src/el9800hw.c ****     return EscALEvent.Word;
 497:Lib/ssc_app/src/el9800hw.c **** }
 498:Lib/ssc_app/src/el9800hw.c **** #endif
 499:Lib/ssc_app/src/el9800hw.c **** 
 500:Lib/ssc_app/src/el9800hw.c **** #if UC_SET_ECAT_LED
 501:Lib/ssc_app/src/el9800hw.c **** /////////////////////////////////////////////////////////////////////////////////////////
 502:Lib/ssc_app/src/el9800hw.c **** /**
 503:Lib/ssc_app/src/el9800hw.c ****  \param RunLed            desired EtherCAT Run led state
 504:Lib/ssc_app/src/el9800hw.c ****  \param ErrLed            desired EtherCAT Error led state
 505:Lib/ssc_app/src/el9800hw.c **** 
 506:Lib/ssc_app/src/el9800hw.c ****   \brief    This function updates the EtherCAT run and error led
 507:Lib/ssc_app/src/el9800hw.c **** */
 508:Lib/ssc_app/src/el9800hw.c **** ///////////////////////////////////////////////////////////////////////////////////////
 509:Lib/ssc_app/src/el9800hw.c **** void HW_SetLed(UINT8 RunLed, UINT8 ErrLed)
 510:Lib/ssc_app/src/el9800hw.c **** {
 511:Lib/ssc_app/src/el9800hw.c **** #if _STM32_IO8
 512:Lib/ssc_app/src/el9800hw.c ****     //     LED_ECATGREEN = RunLed;
 513:Lib/ssc_app/src/el9800hw.c **** //      LED_ECATRED   = ErrLed;
 514:Lib/ssc_app/src/el9800hw.c **** #endif
 515:Lib/ssc_app/src/el9800hw.c **** }
 516:Lib/ssc_app/src/el9800hw.c **** #endif // #if UC_SET_ECAT_LED
 517:Lib/ssc_app/src/el9800hw.c **** /////////////////////////////////////////////////////////////////////////////////////////
 518:Lib/ssc_app/src/el9800hw.c **** /**
 519:Lib/ssc_app/src/el9800hw.c ****  \param pData        Pointer to a byte array which holds data to write or saves read data.
 520:Lib/ssc_app/src/el9800hw.c ****  \param Address     EtherCAT ASIC address ( upper limit is 0x1FFF )    for access.
 521:Lib/ssc_app/src/el9800hw.c ****  \param Len            Access size in Bytes.
 522:Lib/ssc_app/src/el9800hw.c **** 
 523:Lib/ssc_app/src/el9800hw.c ****  \brief  This function operates the SPI read access to the EtherCAT ASIC.
 524:Lib/ssc_app/src/el9800hw.c **** */
 525:Lib/ssc_app/src/el9800hw.c **** ///////////////////////////////////////////////////////////////////////////////////////
 526:Lib/ssc_app/src/el9800hw.c **** void HW_EscRead(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
 527:Lib/ssc_app/src/el9800hw.c **** {
 280              		.loc 1 527 1 view -0
ARM GAS  /tmp/ccRYgthr.s 			page 15


 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 0
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284              		.loc 1 527 1 is_stmt 0 view .LVU70
 285 0000 70B5     		push	{r4, r5, r6, lr}
 286              		.cfi_def_cfa_offset 16
 287              		.cfi_offset 4, -16
 288              		.cfi_offset 5, -12
 289              		.cfi_offset 6, -8
 290              		.cfi_offset 14, -4
 291 0002 0446     		mov	r4, r0
 292 0004 0D46     		mov	r5, r1
 528:Lib/ssc_app/src/el9800hw.c ****     /* HBu 24.01.06: if the SPI will be read by an interrupt routine too the
 529:Lib/ssc_app/src/el9800hw.c ****                      mailbox reading may be interrupted but an interrupted
 530:Lib/ssc_app/src/el9800hw.c ****                      reading will remain in a SPI transmission fault that will
 531:Lib/ssc_app/src/el9800hw.c ****                      reset the internal Sync Manager status. Therefore the reading
 532:Lib/ssc_app/src/el9800hw.c ****                      will be divided in 1-byte reads with disabled interrupt */
 533:Lib/ssc_app/src/el9800hw.c ****     UINT16 i = Len;
 293              		.loc 1 533 5 is_stmt 1 view .LVU71
 294              	.LVL17:
 534:Lib/ssc_app/src/el9800hw.c ****     UINT8 *pTmpData = (UINT8 *)pData;
 295              		.loc 1 534 5 view .LVU72
 535:Lib/ssc_app/src/el9800hw.c **** 
 536:Lib/ssc_app/src/el9800hw.c ****     /* loop for all bytes to be read */
 537:Lib/ssc_app/src/el9800hw.c ****     while (i-- > 0)
 296              		.loc 1 537 5 view .LVU73
 297              		.loc 1 537 11 is_stmt 0 view .LVU74
 298 0006 12E0     		b	.L15
 299              	.LVL18:
 300              	.L16:
 538:Lib/ssc_app/src/el9800hw.c ****     {
 539:Lib/ssc_app/src/el9800hw.c **** #if AL_EVENT_ENABLED
 540:Lib/ssc_app/src/el9800hw.c ****         /* the reading of data from the ESC can be interrupted by the
 541:Lib/ssc_app/src/el9800hw.c ****            AL Event ISR, in that case the address has to be reinitialized,
 542:Lib/ssc_app/src/el9800hw.c ****            in that case the status flag will indicate an error because
 543:Lib/ssc_app/src/el9800hw.c ****            the reading operation was interrupted without setting the last
 544:Lib/ssc_app/src/el9800hw.c ****            sent byte to 0xFF */
 545:Lib/ssc_app/src/el9800hw.c ****         DISABLE_AL_EVENT_INT;
 301              		.loc 1 545 9 is_stmt 1 view .LVU75
 302              	.LBB30:
 303              	.LBI30:
 304              		.file 2 "Drivers/CMSIS/Include/core_cmFunc.h"
   1:Drivers/CMSIS/Include/core_cmFunc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cmFunc.h ****  * @file     core_cmFunc.h
   3:Drivers/CMSIS/Include/core_cmFunc.h ****  * @brief    CMSIS Cortex-M Core Function Access Header File
   4:Drivers/CMSIS/Include/core_cmFunc.h ****  * @version  V4.10
   5:Drivers/CMSIS/Include/core_cmFunc.h ****  * @date     18. March 2015
   6:Drivers/CMSIS/Include/core_cmFunc.h ****  *
   7:Drivers/CMSIS/Include/core_cmFunc.h ****  * @note
   8:Drivers/CMSIS/Include/core_cmFunc.h ****  *
   9:Drivers/CMSIS/Include/core_cmFunc.h ****  ******************************************************************************/
  10:Drivers/CMSIS/Include/core_cmFunc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
  11:Drivers/CMSIS/Include/core_cmFunc.h **** 
  12:Drivers/CMSIS/Include/core_cmFunc.h ****    All rights reserved.
  13:Drivers/CMSIS/Include/core_cmFunc.h ****    Redistribution and use in source and binary forms, with or without
  14:Drivers/CMSIS/Include/core_cmFunc.h ****    modification, are permitted provided that the following conditions are met:
  15:Drivers/CMSIS/Include/core_cmFunc.h ****    - Redistributions of source code must retain the above copyright
ARM GAS  /tmp/ccRYgthr.s 			page 16


  16:Drivers/CMSIS/Include/core_cmFunc.h ****      notice, this list of conditions and the following disclaimer.
  17:Drivers/CMSIS/Include/core_cmFunc.h ****    - Redistributions in binary form must reproduce the above copyright
  18:Drivers/CMSIS/Include/core_cmFunc.h ****      notice, this list of conditions and the following disclaimer in the
  19:Drivers/CMSIS/Include/core_cmFunc.h ****      documentation and/or other materials provided with the distribution.
  20:Drivers/CMSIS/Include/core_cmFunc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:Drivers/CMSIS/Include/core_cmFunc.h ****      to endorse or promote products derived from this software without
  22:Drivers/CMSIS/Include/core_cmFunc.h ****      specific prior written permission.
  23:Drivers/CMSIS/Include/core_cmFunc.h ****    *
  24:Drivers/CMSIS/Include/core_cmFunc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:Drivers/CMSIS/Include/core_cmFunc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:Drivers/CMSIS/Include/core_cmFunc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:Drivers/CMSIS/Include/core_cmFunc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:Drivers/CMSIS/Include/core_cmFunc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:Drivers/CMSIS/Include/core_cmFunc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:Drivers/CMSIS/Include/core_cmFunc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:Drivers/CMSIS/Include/core_cmFunc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:Drivers/CMSIS/Include/core_cmFunc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:Drivers/CMSIS/Include/core_cmFunc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:Drivers/CMSIS/Include/core_cmFunc.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:Drivers/CMSIS/Include/core_cmFunc.h ****    ---------------------------------------------------------------------------*/
  36:Drivers/CMSIS/Include/core_cmFunc.h **** 
  37:Drivers/CMSIS/Include/core_cmFunc.h **** 
  38:Drivers/CMSIS/Include/core_cmFunc.h **** #ifndef __CORE_CMFUNC_H
  39:Drivers/CMSIS/Include/core_cmFunc.h **** #define __CORE_CMFUNC_H
  40:Drivers/CMSIS/Include/core_cmFunc.h **** 
  41:Drivers/CMSIS/Include/core_cmFunc.h **** 
  42:Drivers/CMSIS/Include/core_cmFunc.h **** /* ###########################  Core Function Access  ########################### */
  43:Drivers/CMSIS/Include/core_cmFunc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  44:Drivers/CMSIS/Include/core_cmFunc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  45:Drivers/CMSIS/Include/core_cmFunc.h ****   @{
  46:Drivers/CMSIS/Include/core_cmFunc.h ****  */
  47:Drivers/CMSIS/Include/core_cmFunc.h **** 
  48:Drivers/CMSIS/Include/core_cmFunc.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  49:Drivers/CMSIS/Include/core_cmFunc.h **** /* ARM armcc specific functions */
  50:Drivers/CMSIS/Include/core_cmFunc.h **** 
  51:Drivers/CMSIS/Include/core_cmFunc.h **** #if (__ARMCC_VERSION < 400677)
  52:Drivers/CMSIS/Include/core_cmFunc.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  53:Drivers/CMSIS/Include/core_cmFunc.h **** #endif
  54:Drivers/CMSIS/Include/core_cmFunc.h **** 
  55:Drivers/CMSIS/Include/core_cmFunc.h **** /* intrinsic void __enable_irq();     */
  56:Drivers/CMSIS/Include/core_cmFunc.h **** /* intrinsic void __disable_irq();    */
  57:Drivers/CMSIS/Include/core_cmFunc.h **** 
  58:Drivers/CMSIS/Include/core_cmFunc.h **** /** \brief  Get Control Register
  59:Drivers/CMSIS/Include/core_cmFunc.h **** 
  60:Drivers/CMSIS/Include/core_cmFunc.h ****     This function returns the content of the Control Register.
  61:Drivers/CMSIS/Include/core_cmFunc.h **** 
  62:Drivers/CMSIS/Include/core_cmFunc.h ****     \return               Control Register value
  63:Drivers/CMSIS/Include/core_cmFunc.h ****  */
  64:Drivers/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_CONTROL(void)
  65:Drivers/CMSIS/Include/core_cmFunc.h **** {
  66:Drivers/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regControl         __ASM("control");
  67:Drivers/CMSIS/Include/core_cmFunc.h ****   return(__regControl);
  68:Drivers/CMSIS/Include/core_cmFunc.h **** }
  69:Drivers/CMSIS/Include/core_cmFunc.h **** 
  70:Drivers/CMSIS/Include/core_cmFunc.h **** 
  71:Drivers/CMSIS/Include/core_cmFunc.h **** /** \brief  Set Control Register
  72:Drivers/CMSIS/Include/core_cmFunc.h **** 
ARM GAS  /tmp/ccRYgthr.s 			page 17


  73:Drivers/CMSIS/Include/core_cmFunc.h ****     This function writes the given value to the Control Register.
  74:Drivers/CMSIS/Include/core_cmFunc.h **** 
  75:Drivers/CMSIS/Include/core_cmFunc.h ****     \param [in]    control  Control Register value to set
  76:Drivers/CMSIS/Include/core_cmFunc.h ****  */
  77:Drivers/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE void __set_CONTROL(uint32_t control)
  78:Drivers/CMSIS/Include/core_cmFunc.h **** {
  79:Drivers/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regControl         __ASM("control");
  80:Drivers/CMSIS/Include/core_cmFunc.h ****   __regControl = control;
  81:Drivers/CMSIS/Include/core_cmFunc.h **** }
  82:Drivers/CMSIS/Include/core_cmFunc.h **** 
  83:Drivers/CMSIS/Include/core_cmFunc.h **** 
  84:Drivers/CMSIS/Include/core_cmFunc.h **** /** \brief  Get IPSR Register
  85:Drivers/CMSIS/Include/core_cmFunc.h **** 
  86:Drivers/CMSIS/Include/core_cmFunc.h ****     This function returns the content of the IPSR Register.
  87:Drivers/CMSIS/Include/core_cmFunc.h **** 
  88:Drivers/CMSIS/Include/core_cmFunc.h ****     \return               IPSR Register value
  89:Drivers/CMSIS/Include/core_cmFunc.h ****  */
  90:Drivers/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_IPSR(void)
  91:Drivers/CMSIS/Include/core_cmFunc.h **** {
  92:Drivers/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regIPSR          __ASM("ipsr");
  93:Drivers/CMSIS/Include/core_cmFunc.h ****   return(__regIPSR);
  94:Drivers/CMSIS/Include/core_cmFunc.h **** }
  95:Drivers/CMSIS/Include/core_cmFunc.h **** 
  96:Drivers/CMSIS/Include/core_cmFunc.h **** 
  97:Drivers/CMSIS/Include/core_cmFunc.h **** /** \brief  Get APSR Register
  98:Drivers/CMSIS/Include/core_cmFunc.h **** 
  99:Drivers/CMSIS/Include/core_cmFunc.h ****     This function returns the content of the APSR Register.
 100:Drivers/CMSIS/Include/core_cmFunc.h **** 
 101:Drivers/CMSIS/Include/core_cmFunc.h ****     \return               APSR Register value
 102:Drivers/CMSIS/Include/core_cmFunc.h ****  */
 103:Drivers/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_APSR(void)
 104:Drivers/CMSIS/Include/core_cmFunc.h **** {
 105:Drivers/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regAPSR          __ASM("apsr");
 106:Drivers/CMSIS/Include/core_cmFunc.h ****   return(__regAPSR);
 107:Drivers/CMSIS/Include/core_cmFunc.h **** }
 108:Drivers/CMSIS/Include/core_cmFunc.h **** 
 109:Drivers/CMSIS/Include/core_cmFunc.h **** 
 110:Drivers/CMSIS/Include/core_cmFunc.h **** /** \brief  Get xPSR Register
 111:Drivers/CMSIS/Include/core_cmFunc.h **** 
 112:Drivers/CMSIS/Include/core_cmFunc.h ****     This function returns the content of the xPSR Register.
 113:Drivers/CMSIS/Include/core_cmFunc.h **** 
 114:Drivers/CMSIS/Include/core_cmFunc.h ****     \return               xPSR Register value
 115:Drivers/CMSIS/Include/core_cmFunc.h ****  */
 116:Drivers/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_xPSR(void)
 117:Drivers/CMSIS/Include/core_cmFunc.h **** {
 118:Drivers/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regXPSR          __ASM("xpsr");
 119:Drivers/CMSIS/Include/core_cmFunc.h ****   return(__regXPSR);
 120:Drivers/CMSIS/Include/core_cmFunc.h **** }
 121:Drivers/CMSIS/Include/core_cmFunc.h **** 
 122:Drivers/CMSIS/Include/core_cmFunc.h **** 
 123:Drivers/CMSIS/Include/core_cmFunc.h **** /** \brief  Get Process Stack Pointer
 124:Drivers/CMSIS/Include/core_cmFunc.h **** 
 125:Drivers/CMSIS/Include/core_cmFunc.h ****     This function returns the current value of the Process Stack Pointer (PSP).
 126:Drivers/CMSIS/Include/core_cmFunc.h **** 
 127:Drivers/CMSIS/Include/core_cmFunc.h ****     \return               PSP Register value
 128:Drivers/CMSIS/Include/core_cmFunc.h ****  */
 129:Drivers/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_PSP(void)
ARM GAS  /tmp/ccRYgthr.s 			page 18


 130:Drivers/CMSIS/Include/core_cmFunc.h **** {
 131:Drivers/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regProcessStackPointer  __ASM("psp");
 132:Drivers/CMSIS/Include/core_cmFunc.h ****   return(__regProcessStackPointer);
 133:Drivers/CMSIS/Include/core_cmFunc.h **** }
 134:Drivers/CMSIS/Include/core_cmFunc.h **** 
 135:Drivers/CMSIS/Include/core_cmFunc.h **** 
 136:Drivers/CMSIS/Include/core_cmFunc.h **** /** \brief  Set Process Stack Pointer
 137:Drivers/CMSIS/Include/core_cmFunc.h **** 
 138:Drivers/CMSIS/Include/core_cmFunc.h ****     This function assigns the given value to the Process Stack Pointer (PSP).
 139:Drivers/CMSIS/Include/core_cmFunc.h **** 
 140:Drivers/CMSIS/Include/core_cmFunc.h ****     \param [in]    topOfProcStack  Process Stack Pointer value to set
 141:Drivers/CMSIS/Include/core_cmFunc.h ****  */
 142:Drivers/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 143:Drivers/CMSIS/Include/core_cmFunc.h **** {
 144:Drivers/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regProcessStackPointer  __ASM("psp");
 145:Drivers/CMSIS/Include/core_cmFunc.h ****   __regProcessStackPointer = topOfProcStack;
 146:Drivers/CMSIS/Include/core_cmFunc.h **** }
 147:Drivers/CMSIS/Include/core_cmFunc.h **** 
 148:Drivers/CMSIS/Include/core_cmFunc.h **** 
 149:Drivers/CMSIS/Include/core_cmFunc.h **** /** \brief  Get Main Stack Pointer
 150:Drivers/CMSIS/Include/core_cmFunc.h **** 
 151:Drivers/CMSIS/Include/core_cmFunc.h ****     This function returns the current value of the Main Stack Pointer (MSP).
 152:Drivers/CMSIS/Include/core_cmFunc.h **** 
 153:Drivers/CMSIS/Include/core_cmFunc.h ****     \return               MSP Register value
 154:Drivers/CMSIS/Include/core_cmFunc.h ****  */
 155:Drivers/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_MSP(void)
 156:Drivers/CMSIS/Include/core_cmFunc.h **** {
 157:Drivers/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regMainStackPointer     __ASM("msp");
 158:Drivers/CMSIS/Include/core_cmFunc.h ****   return(__regMainStackPointer);
 159:Drivers/CMSIS/Include/core_cmFunc.h **** }
 160:Drivers/CMSIS/Include/core_cmFunc.h **** 
 161:Drivers/CMSIS/Include/core_cmFunc.h **** 
 162:Drivers/CMSIS/Include/core_cmFunc.h **** /** \brief  Set Main Stack Pointer
 163:Drivers/CMSIS/Include/core_cmFunc.h **** 
 164:Drivers/CMSIS/Include/core_cmFunc.h ****     This function assigns the given value to the Main Stack Pointer (MSP).
 165:Drivers/CMSIS/Include/core_cmFunc.h **** 
 166:Drivers/CMSIS/Include/core_cmFunc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 167:Drivers/CMSIS/Include/core_cmFunc.h ****  */
 168:Drivers/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 169:Drivers/CMSIS/Include/core_cmFunc.h **** {
 170:Drivers/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regMainStackPointer     __ASM("msp");
 171:Drivers/CMSIS/Include/core_cmFunc.h ****   __regMainStackPointer = topOfMainStack;
 172:Drivers/CMSIS/Include/core_cmFunc.h **** }
 173:Drivers/CMSIS/Include/core_cmFunc.h **** 
 174:Drivers/CMSIS/Include/core_cmFunc.h **** 
 175:Drivers/CMSIS/Include/core_cmFunc.h **** /** \brief  Get Priority Mask
 176:Drivers/CMSIS/Include/core_cmFunc.h **** 
 177:Drivers/CMSIS/Include/core_cmFunc.h ****     This function returns the current state of the priority mask bit from the Priority Mask Registe
 178:Drivers/CMSIS/Include/core_cmFunc.h **** 
 179:Drivers/CMSIS/Include/core_cmFunc.h ****     \return               Priority Mask value
 180:Drivers/CMSIS/Include/core_cmFunc.h ****  */
 181:Drivers/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_PRIMASK(void)
 182:Drivers/CMSIS/Include/core_cmFunc.h **** {
 183:Drivers/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regPriMask         __ASM("primask");
 184:Drivers/CMSIS/Include/core_cmFunc.h ****   return(__regPriMask);
 185:Drivers/CMSIS/Include/core_cmFunc.h **** }
 186:Drivers/CMSIS/Include/core_cmFunc.h **** 
ARM GAS  /tmp/ccRYgthr.s 			page 19


 187:Drivers/CMSIS/Include/core_cmFunc.h **** 
 188:Drivers/CMSIS/Include/core_cmFunc.h **** /** \brief  Set Priority Mask
 189:Drivers/CMSIS/Include/core_cmFunc.h **** 
 190:Drivers/CMSIS/Include/core_cmFunc.h ****     This function assigns the given value to the Priority Mask Register.
 191:Drivers/CMSIS/Include/core_cmFunc.h **** 
 192:Drivers/CMSIS/Include/core_cmFunc.h ****     \param [in]    priMask  Priority Mask
 193:Drivers/CMSIS/Include/core_cmFunc.h ****  */
 194:Drivers/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 195:Drivers/CMSIS/Include/core_cmFunc.h **** {
 196:Drivers/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regPriMask         __ASM("primask");
 197:Drivers/CMSIS/Include/core_cmFunc.h ****   __regPriMask = (priMask);
 198:Drivers/CMSIS/Include/core_cmFunc.h **** }
 199:Drivers/CMSIS/Include/core_cmFunc.h **** 
 200:Drivers/CMSIS/Include/core_cmFunc.h **** 
 201:Drivers/CMSIS/Include/core_cmFunc.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 202:Drivers/CMSIS/Include/core_cmFunc.h **** 
 203:Drivers/CMSIS/Include/core_cmFunc.h **** /** \brief  Enable FIQ
 204:Drivers/CMSIS/Include/core_cmFunc.h **** 
 205:Drivers/CMSIS/Include/core_cmFunc.h ****     This function enables FIQ interrupts by clearing the F-bit in the CPSR.
 206:Drivers/CMSIS/Include/core_cmFunc.h ****     Can only be executed in Privileged modes.
 207:Drivers/CMSIS/Include/core_cmFunc.h ****  */
 208:Drivers/CMSIS/Include/core_cmFunc.h **** #define __enable_fault_irq                __enable_fiq
 209:Drivers/CMSIS/Include/core_cmFunc.h **** 
 210:Drivers/CMSIS/Include/core_cmFunc.h **** 
 211:Drivers/CMSIS/Include/core_cmFunc.h **** /** \brief  Disable FIQ
 212:Drivers/CMSIS/Include/core_cmFunc.h **** 
 213:Drivers/CMSIS/Include/core_cmFunc.h ****     This function disables FIQ interrupts by setting the F-bit in the CPSR.
 214:Drivers/CMSIS/Include/core_cmFunc.h ****     Can only be executed in Privileged modes.
 215:Drivers/CMSIS/Include/core_cmFunc.h ****  */
 216:Drivers/CMSIS/Include/core_cmFunc.h **** #define __disable_fault_irq               __disable_fiq
 217:Drivers/CMSIS/Include/core_cmFunc.h **** 
 218:Drivers/CMSIS/Include/core_cmFunc.h **** 
 219:Drivers/CMSIS/Include/core_cmFunc.h **** /** \brief  Get Base Priority
 220:Drivers/CMSIS/Include/core_cmFunc.h **** 
 221:Drivers/CMSIS/Include/core_cmFunc.h ****     This function returns the current value of the Base Priority register.
 222:Drivers/CMSIS/Include/core_cmFunc.h **** 
 223:Drivers/CMSIS/Include/core_cmFunc.h ****     \return               Base Priority register value
 224:Drivers/CMSIS/Include/core_cmFunc.h ****  */
 225:Drivers/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE uint32_t  __get_BASEPRI(void)
 226:Drivers/CMSIS/Include/core_cmFunc.h **** {
 227:Drivers/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regBasePri         __ASM("basepri");
 228:Drivers/CMSIS/Include/core_cmFunc.h ****   return(__regBasePri);
 229:Drivers/CMSIS/Include/core_cmFunc.h **** }
 230:Drivers/CMSIS/Include/core_cmFunc.h **** 
 231:Drivers/CMSIS/Include/core_cmFunc.h **** 
 232:Drivers/CMSIS/Include/core_cmFunc.h **** /** \brief  Set Base Priority
 233:Drivers/CMSIS/Include/core_cmFunc.h **** 
 234:Drivers/CMSIS/Include/core_cmFunc.h ****     This function assigns the given value to the Base Priority register.
 235:Drivers/CMSIS/Include/core_cmFunc.h **** 
 236:Drivers/CMSIS/Include/core_cmFunc.h ****     \param [in]    basePri  Base Priority value to set
 237:Drivers/CMSIS/Include/core_cmFunc.h ****  */
 238:Drivers/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 239:Drivers/CMSIS/Include/core_cmFunc.h **** {
 240:Drivers/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regBasePri         __ASM("basepri");
 241:Drivers/CMSIS/Include/core_cmFunc.h ****   __regBasePri = (basePri & 0xff);
 242:Drivers/CMSIS/Include/core_cmFunc.h **** }
 243:Drivers/CMSIS/Include/core_cmFunc.h **** 
ARM GAS  /tmp/ccRYgthr.s 			page 20


 244:Drivers/CMSIS/Include/core_cmFunc.h **** 
 245:Drivers/CMSIS/Include/core_cmFunc.h **** /** \brief  Set Base Priority with condition
 246:Drivers/CMSIS/Include/core_cmFunc.h **** 
 247:Drivers/CMSIS/Include/core_cmFunc.h ****     This function assigns the given value to the Base Priority register only if BASEPRI masking is 
 248:Drivers/CMSIS/Include/core_cmFunc.h ****     or the new value increases the BASEPRI priority level.
 249:Drivers/CMSIS/Include/core_cmFunc.h **** 
 250:Drivers/CMSIS/Include/core_cmFunc.h ****     \param [in]    basePri  Base Priority value to set
 251:Drivers/CMSIS/Include/core_cmFunc.h ****  */
 252:Drivers/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
 253:Drivers/CMSIS/Include/core_cmFunc.h **** {
 254:Drivers/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regBasePriMax      __ASM("basepri_max");
 255:Drivers/CMSIS/Include/core_cmFunc.h ****   __regBasePriMax = (basePri & 0xff);
 256:Drivers/CMSIS/Include/core_cmFunc.h **** }
 257:Drivers/CMSIS/Include/core_cmFunc.h **** 
 258:Drivers/CMSIS/Include/core_cmFunc.h **** 
 259:Drivers/CMSIS/Include/core_cmFunc.h **** /** \brief  Get Fault Mask
 260:Drivers/CMSIS/Include/core_cmFunc.h **** 
 261:Drivers/CMSIS/Include/core_cmFunc.h ****     This function returns the current value of the Fault Mask register.
 262:Drivers/CMSIS/Include/core_cmFunc.h **** 
 263:Drivers/CMSIS/Include/core_cmFunc.h ****     \return               Fault Mask register value
 264:Drivers/CMSIS/Include/core_cmFunc.h ****  */
 265:Drivers/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 266:Drivers/CMSIS/Include/core_cmFunc.h **** {
 267:Drivers/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
 268:Drivers/CMSIS/Include/core_cmFunc.h ****   return(__regFaultMask);
 269:Drivers/CMSIS/Include/core_cmFunc.h **** }
 270:Drivers/CMSIS/Include/core_cmFunc.h **** 
 271:Drivers/CMSIS/Include/core_cmFunc.h **** 
 272:Drivers/CMSIS/Include/core_cmFunc.h **** /** \brief  Set Fault Mask
 273:Drivers/CMSIS/Include/core_cmFunc.h **** 
 274:Drivers/CMSIS/Include/core_cmFunc.h ****     This function assigns the given value to the Fault Mask register.
 275:Drivers/CMSIS/Include/core_cmFunc.h **** 
 276:Drivers/CMSIS/Include/core_cmFunc.h ****     \param [in]    faultMask  Fault Mask value to set
 277:Drivers/CMSIS/Include/core_cmFunc.h ****  */
 278:Drivers/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 279:Drivers/CMSIS/Include/core_cmFunc.h **** {
 280:Drivers/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
 281:Drivers/CMSIS/Include/core_cmFunc.h ****   __regFaultMask = (faultMask & (uint32_t)1);
 282:Drivers/CMSIS/Include/core_cmFunc.h **** }
 283:Drivers/CMSIS/Include/core_cmFunc.h **** 
 284:Drivers/CMSIS/Include/core_cmFunc.h **** #endif /* (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) */
 285:Drivers/CMSIS/Include/core_cmFunc.h **** 
 286:Drivers/CMSIS/Include/core_cmFunc.h **** 
 287:Drivers/CMSIS/Include/core_cmFunc.h **** #if       (__CORTEX_M == 0x04) || (__CORTEX_M == 0x07)
 288:Drivers/CMSIS/Include/core_cmFunc.h **** 
 289:Drivers/CMSIS/Include/core_cmFunc.h **** /** \brief  Get FPSCR
 290:Drivers/CMSIS/Include/core_cmFunc.h **** 
 291:Drivers/CMSIS/Include/core_cmFunc.h ****     This function returns the current value of the Floating Point Status/Control register.
 292:Drivers/CMSIS/Include/core_cmFunc.h **** 
 293:Drivers/CMSIS/Include/core_cmFunc.h ****     \return               Floating Point Status/Control register value
 294:Drivers/CMSIS/Include/core_cmFunc.h ****  */
 295:Drivers/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_FPSCR(void)
 296:Drivers/CMSIS/Include/core_cmFunc.h **** {
 297:Drivers/CMSIS/Include/core_cmFunc.h **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 298:Drivers/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regfpscr         __ASM("fpscr");
 299:Drivers/CMSIS/Include/core_cmFunc.h ****   return(__regfpscr);
 300:Drivers/CMSIS/Include/core_cmFunc.h **** #else
ARM GAS  /tmp/ccRYgthr.s 			page 21


 301:Drivers/CMSIS/Include/core_cmFunc.h ****    return(0);
 302:Drivers/CMSIS/Include/core_cmFunc.h **** #endif
 303:Drivers/CMSIS/Include/core_cmFunc.h **** }
 304:Drivers/CMSIS/Include/core_cmFunc.h **** 
 305:Drivers/CMSIS/Include/core_cmFunc.h **** 
 306:Drivers/CMSIS/Include/core_cmFunc.h **** /** \brief  Set FPSCR
 307:Drivers/CMSIS/Include/core_cmFunc.h **** 
 308:Drivers/CMSIS/Include/core_cmFunc.h ****     This function assigns the given value to the Floating Point Status/Control register.
 309:Drivers/CMSIS/Include/core_cmFunc.h **** 
 310:Drivers/CMSIS/Include/core_cmFunc.h ****     \param [in]    fpscr  Floating Point Status/Control value to set
 311:Drivers/CMSIS/Include/core_cmFunc.h ****  */
 312:Drivers/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 313:Drivers/CMSIS/Include/core_cmFunc.h **** {
 314:Drivers/CMSIS/Include/core_cmFunc.h **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 315:Drivers/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regfpscr         __ASM("fpscr");
 316:Drivers/CMSIS/Include/core_cmFunc.h ****   __regfpscr = (fpscr);
 317:Drivers/CMSIS/Include/core_cmFunc.h **** #endif
 318:Drivers/CMSIS/Include/core_cmFunc.h **** }
 319:Drivers/CMSIS/Include/core_cmFunc.h **** 
 320:Drivers/CMSIS/Include/core_cmFunc.h **** #endif /* (__CORTEX_M == 0x04) || (__CORTEX_M == 0x07) */
 321:Drivers/CMSIS/Include/core_cmFunc.h **** 
 322:Drivers/CMSIS/Include/core_cmFunc.h **** 
 323:Drivers/CMSIS/Include/core_cmFunc.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 324:Drivers/CMSIS/Include/core_cmFunc.h **** /* GNU gcc specific functions */
 325:Drivers/CMSIS/Include/core_cmFunc.h **** 
 326:Drivers/CMSIS/Include/core_cmFunc.h **** /** \brief  Enable IRQ Interrupts
 327:Drivers/CMSIS/Include/core_cmFunc.h **** 
 328:Drivers/CMSIS/Include/core_cmFunc.h ****   This function enables IRQ interrupts by clearing the I-bit in the CPSR.
 329:Drivers/CMSIS/Include/core_cmFunc.h ****   Can only be executed in Privileged modes.
 330:Drivers/CMSIS/Include/core_cmFunc.h ****  */
 331:Drivers/CMSIS/Include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
 332:Drivers/CMSIS/Include/core_cmFunc.h **** {
 333:Drivers/CMSIS/Include/core_cmFunc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 334:Drivers/CMSIS/Include/core_cmFunc.h **** }
 335:Drivers/CMSIS/Include/core_cmFunc.h **** 
 336:Drivers/CMSIS/Include/core_cmFunc.h **** 
 337:Drivers/CMSIS/Include/core_cmFunc.h **** /** \brief  Disable IRQ Interrupts
 338:Drivers/CMSIS/Include/core_cmFunc.h **** 
 339:Drivers/CMSIS/Include/core_cmFunc.h ****   This function disables IRQ interrupts by setting the I-bit in the CPSR.
 340:Drivers/CMSIS/Include/core_cmFunc.h ****   Can only be executed in Privileged modes.
 341:Drivers/CMSIS/Include/core_cmFunc.h ****  */
 342:Drivers/CMSIS/Include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
 305              		.loc 2 342 57 view .LVU76
 306              	.LBB31:
 343:Drivers/CMSIS/Include/core_cmFunc.h **** {
 344:Drivers/CMSIS/Include/core_cmFunc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 307              		.loc 2 344 3 view .LVU77
 308              		.syntax unified
 309              	@ 344 "Drivers/CMSIS/Include/core_cmFunc.h" 1
 310 0008 72B6     		cpsid i
 311              	@ 0 "" 2
 312              		.thumb
 313              		.syntax unified
 314              	.LBE31:
 315              	.LBE30:
 546:Lib/ssc_app/src/el9800hw.c **** #endif
 547:Lib/ssc_app/src/el9800hw.c ****         AddressingEsc(Address, ESC_RD);
ARM GAS  /tmp/ccRYgthr.s 			page 22


 316              		.loc 1 547 9 view .LVU78
 317 000a 0221     		movs	r1, #2
 318 000c 2846     		mov	r0, r5
 319 000e FFF7FEFF 		bl	AddressingEsc
 320              	.LVL19:
 548:Lib/ssc_app/src/el9800hw.c **** 
 549:Lib/ssc_app/src/el9800hw.c ****         /* when reading the last byte the DI pin shall be 1 */
 550:Lib/ssc_app/src/el9800hw.c ****         *pTmpData++ = WR_CMD(0xFF);
 321              		.loc 1 550 9 view .LVU79
 322              		.loc 1 550 23 is_stmt 0 view .LVU80
 323 0012 FF20     		movs	r0, #255
 324 0014 FFF7FEFF 		bl	WR_CMD
 325              	.LVL20:
 326              		.loc 1 550 21 view .LVU81
 327 0018 04F8010B 		strb	r0, [r4], #1
 328              	.LVL21:
 551:Lib/ssc_app/src/el9800hw.c ****         /* enable the ESC interrupt to get the AL Event ISR the chance to interrupt,
 552:Lib/ssc_app/src/el9800hw.c ****            if the next byte is the last the transmission shall not be interrupted,
 553:Lib/ssc_app/src/el9800hw.c ****            otherwise a sync manager could unlock the buffer, because the last was
 554:Lib/ssc_app/src/el9800hw.c ****            read internally */
 555:Lib/ssc_app/src/el9800hw.c **** #if AL_EVENT_ENABLED
 556:Lib/ssc_app/src/el9800hw.c ****         ENABLE_AL_EVENT_INT;
 329              		.loc 1 556 9 is_stmt 1 view .LVU82
 330              	.LBB32:
 331              	.LBI32:
 331:Drivers/CMSIS/Include/core_cmFunc.h **** {
 332              		.loc 2 331 57 view .LVU83
 333              	.LBB33:
 333:Drivers/CMSIS/Include/core_cmFunc.h **** }
 334              		.loc 2 333 3 view .LVU84
 335              		.syntax unified
 336              	@ 333 "Drivers/CMSIS/Include/core_cmFunc.h" 1
 337 001c 62B6     		cpsie i
 338              	@ 0 "" 2
 339              		.thumb
 340              		.syntax unified
 341              	.LBE33:
 342              	.LBE32:
 557:Lib/ssc_app/src/el9800hw.c **** #endif
 558:Lib/ssc_app/src/el9800hw.c ****         /* there has to be at least 15 ns + CLK/2 after the transmission is finished
 559:Lib/ssc_app/src/el9800hw.c ****            before the SPI1_SEL signal shall be 1 */
 560:Lib/ssc_app/src/el9800hw.c ****         DESELECT_SPI;
 343              		.loc 1 560 9 view .LVU85
 344 001e 4FF48051 		mov	r1, #4096
 345 0022 0548     		ldr	r0, .L18
 346 0024 FFF7FEFF 		bl	GPIO_SetBits
 347              	.LVL22:
 561:Lib/ssc_app/src/el9800hw.c ****         /* next address */
 562:Lib/ssc_app/src/el9800hw.c ****         Address++;
 348              		.loc 1 562 9 view .LVU86
 349              		.loc 1 562 16 is_stmt 0 view .LVU87
 350 0028 0135     		adds	r5, r5, #1
 351              	.LVL23:
 352              		.loc 1 562 16 view .LVU88
 353 002a ADB2     		uxth	r5, r5
 354              	.LVL24:
 537:Lib/ssc_app/src/el9800hw.c ****     {
ARM GAS  /tmp/ccRYgthr.s 			page 23


 355              		.loc 1 537 13 view .LVU89
 356 002c 3246     		mov	r2, r6
 357              	.LVL25:
 358              	.L15:
 537:Lib/ssc_app/src/el9800hw.c ****     {
 359              		.loc 1 537 11 is_stmt 1 view .LVU90
 537:Lib/ssc_app/src/el9800hw.c ****     {
 360              		.loc 1 537 13 is_stmt 0 view .LVU91
 361 002e 531E     		subs	r3, r2, #1
 362 0030 9EB2     		uxth	r6, r3
 363              	.LVL26:
 537:Lib/ssc_app/src/el9800hw.c ****     {
 364              		.loc 1 537 11 view .LVU92
 365 0032 002A     		cmp	r2, #0
 366 0034 E8D1     		bne	.L16
 563:Lib/ssc_app/src/el9800hw.c ****         //        /* reset transmission flag */
 564:Lib/ssc_app/src/el9800hw.c ****         //        SPI1_IF = 0;
 565:Lib/ssc_app/src/el9800hw.c ****     }
 566:Lib/ssc_app/src/el9800hw.c **** }
 367              		.loc 1 566 1 view .LVU93
 368 0036 70BD     		pop	{r4, r5, r6, pc}
 369              	.LVL27:
 370              	.L19:
 371              		.loc 1 566 1 view .LVU94
 372              		.align	2
 373              	.L18:
 374 0038 00040240 		.word	1073873920
 375              		.cfi_endproc
 376              	.LFE132:
 378              		.section	.text.HW_EscReadIsr,"ax",%progbits
 379              		.align	1
 380              		.global	HW_EscReadIsr
 381              		.syntax unified
 382              		.thumb
 383              		.thumb_func
 385              	HW_EscReadIsr:
 386              	.LVL28:
 387              	.LFB133:
 567:Lib/ssc_app/src/el9800hw.c **** #if INTERRUPTS_SUPPORTED
 568:Lib/ssc_app/src/el9800hw.c **** /////////////////////////////////////////////////////////////////////////////////////////
 569:Lib/ssc_app/src/el9800hw.c **** /**
 570:Lib/ssc_app/src/el9800hw.c ****  \param pData        Pointer to a byte array which holds data to write or saves read data.
 571:Lib/ssc_app/src/el9800hw.c ****  \param Address     EtherCAT ASIC address ( upper limit is 0x1FFF )    for access.
 572:Lib/ssc_app/src/el9800hw.c ****  \param Len            Access size in Bytes.
 573:Lib/ssc_app/src/el9800hw.c **** 
 574:Lib/ssc_app/src/el9800hw.c **** \brief  The SPI PDI requires an extra ESC read access functions from interrupts service routines.
 575:Lib/ssc_app/src/el9800hw.c ****         The behaviour is equal to "HW_EscRead()"
 576:Lib/ssc_app/src/el9800hw.c **** */
 577:Lib/ssc_app/src/el9800hw.c **** ///////////////////////////////////////////////////////////////////////////////////////
 578:Lib/ssc_app/src/el9800hw.c **** #if _STM32_IO4 && AL_EVENT_ENABLED
 579:Lib/ssc_app/src/el9800hw.c **** /* the pragma interrupt_level is used to tell the compiler that these functions will not
 580:Lib/ssc_app/src/el9800hw.c ****    be called at the same time from the main function and the interrupt routine */
 581:Lib/ssc_app/src/el9800hw.c **** // #pragma interrupt_level 1
 582:Lib/ssc_app/src/el9800hw.c **** #endif
 583:Lib/ssc_app/src/el9800hw.c **** void HW_EscReadIsr(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
 584:Lib/ssc_app/src/el9800hw.c **** {
 388              		.loc 1 584 1 is_stmt 1 view -0
ARM GAS  /tmp/ccRYgthr.s 			page 24


 389              		.cfi_startproc
 390              		@ args = 0, pretend = 0, frame = 0
 391              		@ frame_needed = 0, uses_anonymous_args = 0
 392              		.loc 1 584 1 is_stmt 0 view .LVU96
 393 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 394              		.cfi_def_cfa_offset 24
 395              		.cfi_offset 3, -24
 396              		.cfi_offset 4, -20
 397              		.cfi_offset 5, -16
 398              		.cfi_offset 6, -12
 399              		.cfi_offset 7, -8
 400              		.cfi_offset 14, -4
 401 0002 0446     		mov	r4, r0
 402 0004 0846     		mov	r0, r1
 403              	.LVL29:
 404              		.loc 1 584 1 view .LVU97
 405 0006 1646     		mov	r6, r2
 585:Lib/ssc_app/src/el9800hw.c ****     UINT16 i = Len;
 406              		.loc 1 585 5 is_stmt 1 view .LVU98
 407              	.LVL30:
 586:Lib/ssc_app/src/el9800hw.c ****     UINT8 data = 0;
 408              		.loc 1 586 5 view .LVU99
 587:Lib/ssc_app/src/el9800hw.c **** 
 588:Lib/ssc_app/src/el9800hw.c ****     UINT8 *pTmpData = (UINT8 *)pData;
 409              		.loc 1 588 5 view .LVU100
 589:Lib/ssc_app/src/el9800hw.c **** 
 590:Lib/ssc_app/src/el9800hw.c ****     /* send the address and command to the ESC */
 591:Lib/ssc_app/src/el9800hw.c ****     ISR_AddressingEsc(Address, ESC_RD);
 410              		.loc 1 591 5 view .LVU101
 411 0008 0221     		movs	r1, #2
 412              	.LVL31:
 413              		.loc 1 591 5 is_stmt 0 view .LVU102
 414 000a FFF7FEFF 		bl	ISR_AddressingEsc
 415              	.LVL32:
 592:Lib/ssc_app/src/el9800hw.c ****     /* loop for all bytes to be read */
 593:Lib/ssc_app/src/el9800hw.c ****     while (i-- > 0)
 416              		.loc 1 593 5 is_stmt 1 view .LVU103
 586:Lib/ssc_app/src/el9800hw.c **** 
 417              		.loc 1 586 11 is_stmt 0 view .LVU104
 418 000e 0027     		movs	r7, #0
 419              		.loc 1 593 11 view .LVU105
 420 0010 05E0     		b	.L21
 421              	.LVL33:
 422              	.L22:
 594:Lib/ssc_app/src/el9800hw.c ****     {
 595:Lib/ssc_app/src/el9800hw.c ****         if (i == 0)
 596:Lib/ssc_app/src/el9800hw.c ****         {
 597:Lib/ssc_app/src/el9800hw.c ****             /* when reading the last byte the DI pin shall be 1 */
 598:Lib/ssc_app/src/el9800hw.c ****             data = 0xFF;
 599:Lib/ssc_app/src/el9800hw.c ****         }
 600:Lib/ssc_app/src/el9800hw.c **** 
 601:Lib/ssc_app/src/el9800hw.c ****         *pTmpData++ = WR_CMD(data);
 423              		.loc 1 601 9 is_stmt 1 view .LVU106
 424              		.loc 1 601 23 is_stmt 0 view .LVU107
 425 0012 3846     		mov	r0, r7
 426 0014 FFF7FEFF 		bl	WR_CMD
 427              	.LVL34:
ARM GAS  /tmp/ccRYgthr.s 			page 25


 428              		.loc 1 601 21 view .LVU108
 429 0018 04F8010B 		strb	r0, [r4], #1
 430              	.LVL35:
 593:Lib/ssc_app/src/el9800hw.c ****     {
 431              		.loc 1 593 13 view .LVU109
 432 001c 2E46     		mov	r6, r5
 433              	.LVL36:
 434              	.L21:
 593:Lib/ssc_app/src/el9800hw.c ****     {
 435              		.loc 1 593 11 is_stmt 1 view .LVU110
 593:Lib/ssc_app/src/el9800hw.c ****     {
 436              		.loc 1 593 13 is_stmt 0 view .LVU111
 437 001e 751E     		subs	r5, r6, #1
 438 0020 ADB2     		uxth	r5, r5
 439              	.LVL37:
 593:Lib/ssc_app/src/el9800hw.c ****     {
 440              		.loc 1 593 11 view .LVU112
 441 0022 1EB1     		cbz	r6, .L26
 595:Lib/ssc_app/src/el9800hw.c ****         {
 442              		.loc 1 595 9 is_stmt 1 view .LVU113
 595:Lib/ssc_app/src/el9800hw.c ****         {
 443              		.loc 1 595 12 is_stmt 0 view .LVU114
 444 0024 002D     		cmp	r5, #0
 445 0026 F4D1     		bne	.L22
 598:Lib/ssc_app/src/el9800hw.c ****         }
 446              		.loc 1 598 18 view .LVU115
 447 0028 FF27     		movs	r7, #255
 448              	.LVL38:
 598:Lib/ssc_app/src/el9800hw.c ****         }
 449              		.loc 1 598 18 view .LVU116
 450 002a F2E7     		b	.L22
 451              	.LVL39:
 452              	.L26:
 602:Lib/ssc_app/src/el9800hw.c ****     }
 603:Lib/ssc_app/src/el9800hw.c **** 
 604:Lib/ssc_app/src/el9800hw.c ****     /* there has to be at least 15 ns + CLK/2 after the transmission is finished
 605:Lib/ssc_app/src/el9800hw.c ****        before the SPI1_SEL signal shall be 1 */
 606:Lib/ssc_app/src/el9800hw.c ****     DESELECT_SPI;
 453              		.loc 1 606 5 is_stmt 1 view .LVU117
 454 002c 4FF48051 		mov	r1, #4096
 455 0030 0148     		ldr	r0, .L27
 456 0032 FFF7FEFF 		bl	GPIO_SetBits
 457              	.LVL40:
 607:Lib/ssc_app/src/el9800hw.c **** }
 458              		.loc 1 607 1 is_stmt 0 view .LVU118
 459 0036 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 460              	.LVL41:
 461              	.L28:
 462              		.loc 1 607 1 view .LVU119
 463              		.align	2
 464              	.L27:
 465 0038 00040240 		.word	1073873920
 466              		.cfi_endproc
 467              	.LFE133:
 469              		.section	.text.GetInterruptRegister,"ax",%progbits
 470              		.align	1
 471              		.syntax unified
ARM GAS  /tmp/ccRYgthr.s 			page 26


 472              		.thumb
 473              		.thumb_func
 475              	GetInterruptRegister:
 476              	.LFB123:
 244:Lib/ssc_app/src/el9800hw.c **** 
 477              		.loc 1 244 1 is_stmt 1 view -0
 478              		.cfi_startproc
 479              		@ args = 0, pretend = 0, frame = 0
 480              		@ frame_needed = 0, uses_anonymous_args = 0
 481 0000 10B5     		push	{r4, lr}
 482              		.cfi_def_cfa_offset 8
 483              		.cfi_offset 4, -8
 484              		.cfi_offset 14, -4
 247:Lib/ssc_app/src/el9800hw.c **** #endif
 485              		.loc 1 247 5 view .LVU121
 486              	.LBB34:
 487              	.LBI34:
 342:Drivers/CMSIS/Include/core_cmFunc.h **** {
 488              		.loc 2 342 57 view .LVU122
 489              	.LBB35:
 490              		.loc 2 344 3 view .LVU123
 491              		.syntax unified
 492              	@ 344 "Drivers/CMSIS/Include/core_cmFunc.h" 1
 493 0002 72B6     		cpsid i
 494              	@ 0 "" 2
 495              		.thumb
 496              		.syntax unified
 497              	.LBE35:
 498              	.LBE34:
 251:Lib/ssc_app/src/el9800hw.c **** 
 499              		.loc 1 251 5 view .LVU124
 500 0004 094C     		ldr	r4, .L31
 501 0006 4FF48051 		mov	r1, #4096
 502 000a 2046     		mov	r0, r4
 503 000c FFF7FEFF 		bl	GPIO_ResetBits
 504              	.LVL42:
 253:Lib/ssc_app/src/el9800hw.c ****     /* if the SPI transmission rate is higher than 15 MBaud, the Busy detection shall be
 505              		.loc 1 253 5 view .LVU125
 506 0010 0222     		movs	r2, #2
 507 0012 4FF40871 		mov	r1, #544
 508 0016 0648     		ldr	r0, .L31+4
 509 0018 FFF7FEFF 		bl	HW_EscReadIsr
 510              	.LVL43:
 257:Lib/ssc_app/src/el9800hw.c **** #if AL_EVENT_ENABLED
 511              		.loc 1 257 5 view .LVU126
 512 001c 4FF48051 		mov	r1, #4096
 513 0020 2046     		mov	r0, r4
 514 0022 FFF7FEFF 		bl	GPIO_SetBits
 515              	.LVL44:
 259:Lib/ssc_app/src/el9800hw.c **** #endif
 516              		.loc 1 259 5 view .LVU127
 517              	.LBB36:
 518              	.LBI36:
 331:Drivers/CMSIS/Include/core_cmFunc.h **** {
 519              		.loc 2 331 57 view .LVU128
 520              	.LBB37:
 333:Drivers/CMSIS/Include/core_cmFunc.h **** }
ARM GAS  /tmp/ccRYgthr.s 			page 27


 521              		.loc 2 333 3 view .LVU129
 522              		.syntax unified
 523              	@ 333 "Drivers/CMSIS/Include/core_cmFunc.h" 1
 524 0026 62B6     		cpsie i
 525              	@ 0 "" 2
 526              		.thumb
 527              		.syntax unified
 528              	.LBE37:
 529              	.LBE36:
 261:Lib/ssc_app/src/el9800hw.c **** 
 530              		.loc 1 261 1 is_stmt 0 view .LVU130
 531 0028 10BD     		pop	{r4, pc}
 532              	.L32:
 533 002a 00BF     		.align	2
 534              	.L31:
 535 002c 00040240 		.word	1073873920
 536 0030 00000000 		.word	.LANCHOR0
 537              		.cfi_endproc
 538              	.LFE123:
 540              		.section	.text.HW_GetALEventRegister,"ax",%progbits
 541              		.align	1
 542              		.global	HW_GetALEventRegister
 543              		.syntax unified
 544              		.thumb
 545              		.thumb_func
 547              	HW_GetALEventRegister:
 548              	.LFB130:
 475:Lib/ssc_app/src/el9800hw.c ****     GetInterruptRegister();
 549              		.loc 1 475 1 is_stmt 1 view -0
 550              		.cfi_startproc
 551              		@ args = 0, pretend = 0, frame = 0
 552              		@ frame_needed = 0, uses_anonymous_args = 0
 553 0000 08B5     		push	{r3, lr}
 554              		.cfi_def_cfa_offset 8
 555              		.cfi_offset 3, -8
 556              		.cfi_offset 14, -4
 476:Lib/ssc_app/src/el9800hw.c ****     return EscALEvent.Word;
 557              		.loc 1 476 5 view .LVU132
 558 0002 FFF7FEFF 		bl	GetInterruptRegister
 559              	.LVL45:
 477:Lib/ssc_app/src/el9800hw.c **** }
 560              		.loc 1 477 5 view .LVU133
 478:Lib/ssc_app/src/el9800hw.c **** #if INTERRUPTS_SUPPORTED
 561              		.loc 1 478 1 is_stmt 0 view .LVU134
 562 0006 014B     		ldr	r3, .L35
 563 0008 1888     		ldrh	r0, [r3]
 564 000a 08BD     		pop	{r3, pc}
 565              	.L36:
 566              		.align	2
 567              	.L35:
 568 000c 00000000 		.word	.LANCHOR0
 569              		.cfi_endproc
 570              	.LFE130:
 572              		.section	.text.ISR_GetInterruptRegister,"ax",%progbits
 573              		.align	1
 574              		.syntax unified
 575              		.thumb
ARM GAS  /tmp/ccRYgthr.s 			page 28


 576              		.thumb_func
 578              	ISR_GetInterruptRegister:
 579              	.LFB124:
 276:Lib/ssc_app/src/el9800hw.c ****     /* SPI should be deactivated to interrupt a possible transmission */
 580              		.loc 1 276 1 is_stmt 1 view -0
 581              		.cfi_startproc
 582              		@ args = 0, pretend = 0, frame = 0
 583              		@ frame_needed = 0, uses_anonymous_args = 0
 584 0000 10B5     		push	{r4, lr}
 585              		.cfi_def_cfa_offset 8
 586              		.cfi_offset 4, -8
 587              		.cfi_offset 14, -4
 278:Lib/ssc_app/src/el9800hw.c **** 
 588              		.loc 1 278 5 view .LVU136
 589 0002 0B4C     		ldr	r4, .L39
 590 0004 4FF48051 		mov	r1, #4096
 591 0008 2046     		mov	r0, r4
 592 000a FFF7FEFF 		bl	GPIO_SetBits
 593              	.LVL46:
 281:Lib/ssc_app/src/el9800hw.c **** 
 594              		.loc 1 281 5 view .LVU137
 595 000e 4FF48051 		mov	r1, #4096
 596 0012 2046     		mov	r0, r4
 597 0014 FFF7FEFF 		bl	GPIO_ResetBits
 598              	.LVL47:
 283:Lib/ssc_app/src/el9800hw.c **** 
 599              		.loc 1 283 5 view .LVU138
 600 0018 0222     		movs	r2, #2
 601 001a 4FF40871 		mov	r1, #544
 602 001e 0548     		ldr	r0, .L39+4
 603 0020 FFF7FEFF 		bl	HW_EscReadIsr
 604              	.LVL48:
 288:Lib/ssc_app/src/el9800hw.c **** }
 605              		.loc 1 288 5 view .LVU139
 606 0024 4FF48051 		mov	r1, #4096
 607 0028 2046     		mov	r0, r4
 608 002a FFF7FEFF 		bl	GPIO_SetBits
 609              	.LVL49:
 289:Lib/ssc_app/src/el9800hw.c **** #endif // #else #if !INTERRUPTS_SUPPORTED
 610              		.loc 1 289 1 is_stmt 0 view .LVU140
 611 002e 10BD     		pop	{r4, pc}
 612              	.L40:
 613              		.align	2
 614              	.L39:
 615 0030 00040240 		.word	1073873920
 616 0034 00000000 		.word	.LANCHOR0
 617              		.cfi_endproc
 618              	.LFE124:
 620              		.section	.text.HW_GetALEventRegister_Isr,"ax",%progbits
 621              		.align	1
 622              		.global	HW_GetALEventRegister_Isr
 623              		.syntax unified
 624              		.thumb
 625              		.thumb_func
 627              	HW_GetALEventRegister_Isr:
 628              	.LFB131:
 494:Lib/ssc_app/src/el9800hw.c ****     ISR_GetInterruptRegister();
ARM GAS  /tmp/ccRYgthr.s 			page 29


 629              		.loc 1 494 1 is_stmt 1 view -0
 630              		.cfi_startproc
 631              		@ args = 0, pretend = 0, frame = 0
 632              		@ frame_needed = 0, uses_anonymous_args = 0
 633 0000 08B5     		push	{r3, lr}
 634              		.cfi_def_cfa_offset 8
 635              		.cfi_offset 3, -8
 636              		.cfi_offset 14, -4
 495:Lib/ssc_app/src/el9800hw.c ****     return EscALEvent.Word;
 637              		.loc 1 495 5 view .LVU142
 638 0002 FFF7FEFF 		bl	ISR_GetInterruptRegister
 639              	.LVL50:
 496:Lib/ssc_app/src/el9800hw.c **** }
 640              		.loc 1 496 5 view .LVU143
 497:Lib/ssc_app/src/el9800hw.c **** #endif
 641              		.loc 1 497 1 is_stmt 0 view .LVU144
 642 0006 014B     		ldr	r3, .L43
 643 0008 1888     		ldrh	r0, [r3]
 644 000a 08BD     		pop	{r3, pc}
 645              	.L44:
 646              		.align	2
 647              	.L43:
 648 000c 00000000 		.word	.LANCHOR0
 649              		.cfi_endproc
 650              	.LFE131:
 652              		.section	.text.HW_EscWrite,"ax",%progbits
 653              		.align	1
 654              		.global	HW_EscWrite
 655              		.syntax unified
 656              		.thumb
 657              		.thumb_func
 659              	HW_EscWrite:
 660              	.LVL51:
 661              	.LFB134:
 608:Lib/ssc_app/src/el9800hw.c **** #endif // #if INTERRUPTS_SUPPORTED
 609:Lib/ssc_app/src/el9800hw.c **** /////////////////////////////////////////////////////////////////////////////////////////
 610:Lib/ssc_app/src/el9800hw.c **** /**
 611:Lib/ssc_app/src/el9800hw.c ****  \param pData        Pointer to a byte array which holds data to write or saves write data.
 612:Lib/ssc_app/src/el9800hw.c ****  \param Address     EtherCAT ASIC address ( upper limit is 0x1FFF )    for access.
 613:Lib/ssc_app/src/el9800hw.c ****  \param Len            Access size in Bytes.
 614:Lib/ssc_app/src/el9800hw.c **** 
 615:Lib/ssc_app/src/el9800hw.c ****   \brief  This function operates the SPI write access to the EtherCAT ASIC.
 616:Lib/ssc_app/src/el9800hw.c **** */
 617:Lib/ssc_app/src/el9800hw.c **** ///////////////////////////////////////////////////////////////////////////////////////
 618:Lib/ssc_app/src/el9800hw.c **** void HW_EscWrite(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
 619:Lib/ssc_app/src/el9800hw.c **** {
 662              		.loc 1 619 1 is_stmt 1 view -0
 663              		.cfi_startproc
 664              		@ args = 0, pretend = 0, frame = 8
 665              		@ frame_needed = 0, uses_anonymous_args = 0
 666              		.loc 1 619 1 is_stmt 0 view .LVU146
 667 0000 70B5     		push	{r4, r5, r6, lr}
 668              		.cfi_def_cfa_offset 16
 669              		.cfi_offset 4, -16
 670              		.cfi_offset 5, -12
 671              		.cfi_offset 6, -8
 672              		.cfi_offset 14, -4
ARM GAS  /tmp/ccRYgthr.s 			page 30


 673 0002 82B0     		sub	sp, sp, #8
 674              		.cfi_def_cfa_offset 24
 675 0004 0446     		mov	r4, r0
 676 0006 0D46     		mov	r5, r1
 620:Lib/ssc_app/src/el9800hw.c ****     UINT16 i = Len;
 677              		.loc 1 620 5 is_stmt 1 view .LVU147
 678              	.LVL52:
 621:Lib/ssc_app/src/el9800hw.c ****     VARVOLATILE UINT8 dummy;
 679              		.loc 1 621 5 view .LVU148
 622:Lib/ssc_app/src/el9800hw.c **** 
 623:Lib/ssc_app/src/el9800hw.c ****     UINT8 *pTmpData = (UINT8 *)pData;
 680              		.loc 1 623 5 view .LVU149
 624:Lib/ssc_app/src/el9800hw.c **** 
 625:Lib/ssc_app/src/el9800hw.c ****     /* loop for all bytes to be written */
 626:Lib/ssc_app/src/el9800hw.c ****     while (i-- > 0)
 681              		.loc 1 626 5 view .LVU150
 682              		.loc 1 626 11 is_stmt 0 view .LVU151
 683 0008 13E0     		b	.L46
 684              	.LVL53:
 685              	.L47:
 627:Lib/ssc_app/src/el9800hw.c ****     {
 628:Lib/ssc_app/src/el9800hw.c **** #if AL_EVENT_ENABLED
 629:Lib/ssc_app/src/el9800hw.c ****         /* the reading of data from the ESC can be interrupted by the
 630:Lib/ssc_app/src/el9800hw.c ****            AL Event ISR, so every byte will be written separate */
 631:Lib/ssc_app/src/el9800hw.c ****         DISABLE_AL_EVENT_INT;
 686              		.loc 1 631 9 is_stmt 1 view .LVU152
 687              	.LBB38:
 688              	.LBI38:
 342:Drivers/CMSIS/Include/core_cmFunc.h **** {
 689              		.loc 2 342 57 view .LVU153
 690              	.LBB39:
 691              		.loc 2 344 3 view .LVU154
 692              		.syntax unified
 693              	@ 344 "Drivers/CMSIS/Include/core_cmFunc.h" 1
 694 000a 72B6     		cpsid i
 695              	@ 0 "" 2
 696              		.thumb
 697              		.syntax unified
 698              	.LBE39:
 699              	.LBE38:
 632:Lib/ssc_app/src/el9800hw.c **** #endif
 633:Lib/ssc_app/src/el9800hw.c ****         /* HBu 24.01.06: wrong parameter ESC_RD */
 634:Lib/ssc_app/src/el9800hw.c ****         AddressingEsc(Address, ESC_WR);
 700              		.loc 1 634 9 view .LVU155
 701 000c 0421     		movs	r1, #4
 702 000e 2846     		mov	r0, r5
 703 0010 FFF7FEFF 		bl	AddressingEsc
 704              	.LVL54:
 635:Lib/ssc_app/src/el9800hw.c **** 
 636:Lib/ssc_app/src/el9800hw.c ****         /* enable the ESC interrupt to get the AL Event ISR the chance to interrupt */
 637:Lib/ssc_app/src/el9800hw.c ****         /* SPI1_BUF must be read, otherwise the module will not transfer the next received data fro
 638:Lib/ssc_app/src/el9800hw.c ****         dummy = WR_CMD(*pTmpData++);
 705              		.loc 1 638 9 view .LVU156
 706              		.loc 1 638 17 is_stmt 0 view .LVU157
 707 0014 14F8010B 		ldrb	r0, [r4], #1	@ zero_extendqisi2
 708              	.LVL55:
 709              		.loc 1 638 17 view .LVU158
ARM GAS  /tmp/ccRYgthr.s 			page 31


 710 0018 FFF7FEFF 		bl	WR_CMD
 711              	.LVL56:
 712              		.loc 1 638 15 view .LVU159
 713 001c 8DF80700 		strb	r0, [sp, #7]
 639:Lib/ssc_app/src/el9800hw.c **** 
 640:Lib/ssc_app/src/el9800hw.c **** #if AL_EVENT_ENABLED
 641:Lib/ssc_app/src/el9800hw.c ****         ENABLE_AL_EVENT_INT;
 714              		.loc 1 641 9 is_stmt 1 view .LVU160
 715              	.LBB40:
 716              	.LBI40:
 331:Drivers/CMSIS/Include/core_cmFunc.h **** {
 717              		.loc 2 331 57 view .LVU161
 718              	.LBB41:
 333:Drivers/CMSIS/Include/core_cmFunc.h **** }
 719              		.loc 2 333 3 view .LVU162
 720              		.syntax unified
 721              	@ 333 "Drivers/CMSIS/Include/core_cmFunc.h" 1
 722 0020 62B6     		cpsie i
 723              	@ 0 "" 2
 724              		.thumb
 725              		.syntax unified
 726              	.LBE41:
 727              	.LBE40:
 642:Lib/ssc_app/src/el9800hw.c **** #endif
 643:Lib/ssc_app/src/el9800hw.c **** 
 644:Lib/ssc_app/src/el9800hw.c ****         DESELECT_SPI;
 728              		.loc 1 644 9 view .LVU163
 729 0022 4FF48051 		mov	r1, #4096
 730 0026 0648     		ldr	r0, .L49
 731 0028 FFF7FEFF 		bl	GPIO_SetBits
 732              	.LVL57:
 645:Lib/ssc_app/src/el9800hw.c ****         /* next address */
 646:Lib/ssc_app/src/el9800hw.c ****         Address++;
 733              		.loc 1 646 9 view .LVU164
 734              		.loc 1 646 16 is_stmt 0 view .LVU165
 735 002c 0135     		adds	r5, r5, #1
 736              	.LVL58:
 737              		.loc 1 646 16 view .LVU166
 738 002e ADB2     		uxth	r5, r5
 739              	.LVL59:
 626:Lib/ssc_app/src/el9800hw.c ****     {
 740              		.loc 1 626 13 view .LVU167
 741 0030 3246     		mov	r2, r6
 742              	.LVL60:
 743              	.L46:
 626:Lib/ssc_app/src/el9800hw.c ****     {
 744              		.loc 1 626 11 is_stmt 1 view .LVU168
 626:Lib/ssc_app/src/el9800hw.c ****     {
 745              		.loc 1 626 13 is_stmt 0 view .LVU169
 746 0032 531E     		subs	r3, r2, #1
 747 0034 9EB2     		uxth	r6, r3
 748              	.LVL61:
 626:Lib/ssc_app/src/el9800hw.c ****     {
 749              		.loc 1 626 11 view .LVU170
 750 0036 002A     		cmp	r2, #0
 751 0038 E7D1     		bne	.L47
 647:Lib/ssc_app/src/el9800hw.c ****     }
ARM GAS  /tmp/ccRYgthr.s 			page 32


 648:Lib/ssc_app/src/el9800hw.c **** }
 752              		.loc 1 648 1 view .LVU171
 753 003a 02B0     		add	sp, sp, #8
 754              		.cfi_def_cfa_offset 16
 755              		@ sp needed
 756 003c 70BD     		pop	{r4, r5, r6, pc}
 757              	.LVL62:
 758              	.L50:
 759              		.loc 1 648 1 view .LVU172
 760 003e 00BF     		.align	2
 761              	.L49:
 762 0040 00040240 		.word	1073873920
 763              		.cfi_endproc
 764              	.LFE134:
 766              		.section	.text.HW_Init,"ax",%progbits
 767              		.align	1
 768              		.global	HW_Init
 769              		.syntax unified
 770              		.thumb
 771              		.thumb_func
 773              	HW_Init:
 774              	.LFB128:
 414:Lib/ssc_app/src/el9800hw.c ****     UINT16 intMask;
 775              		.loc 1 414 1 is_stmt 1 view -0
 776              		.cfi_startproc
 777              		@ args = 0, pretend = 0, frame = 8
 778              		@ frame_needed = 0, uses_anonymous_args = 0
 779 0000 30B5     		push	{r4, r5, lr}
 780              		.cfi_def_cfa_offset 12
 781              		.cfi_offset 4, -12
 782              		.cfi_offset 5, -8
 783              		.cfi_offset 14, -4
 784 0002 83B0     		sub	sp, sp, #12
 785              		.cfi_def_cfa_offset 24
 415:Lib/ssc_app/src/el9800hw.c ****     /*initialize the led and switch port*/
 786              		.loc 1 415 5 view .LVU174
 417:Lib/ssc_app/src/el9800hw.c ****     /* initialize the SSP registers for the ESC SPI */
 787              		.loc 1 417 5 view .LVU175
 788 0004 FFF7FEFF 		bl	GPIO_Config
 789              	.LVL63:
 419:Lib/ssc_app/src/el9800hw.c **** 
 790              		.loc 1 419 5 view .LVU176
 791 0008 FFF7FEFF 		bl	SPI1_GPIO_Init
 792              	.LVL64:
 793              	.L52:
 421:Lib/ssc_app/src/el9800hw.c ****     {
 794              		.loc 1 421 5 discriminator 1 view .LVU177
 423:Lib/ssc_app/src/el9800hw.c ****         HW_EscWriteWord(intMask, ESC_AL_EVENTMASK_OFFSET);
 795              		.loc 1 423 9 discriminator 1 view .LVU178
 423:Lib/ssc_app/src/el9800hw.c ****         HW_EscWriteWord(intMask, ESC_AL_EVENTMASK_OFFSET);
 796              		.loc 1 423 17 is_stmt 0 discriminator 1 view .LVU179
 797 000c 9323     		movs	r3, #147
 798 000e ADF80630 		strh	r3, [sp, #6]	@ movhi
 424:Lib/ssc_app/src/el9800hw.c ****         intMask = 0;
 799              		.loc 1 424 9 is_stmt 1 discriminator 1 view .LVU180
 800 0012 0222     		movs	r2, #2
 801 0014 4FF40171 		mov	r1, #516
ARM GAS  /tmp/ccRYgthr.s 			page 33


 802 0018 0DF10600 		add	r0, sp, #6
 803 001c FFF7FEFF 		bl	HW_EscWrite
 804              	.LVL65:
 425:Lib/ssc_app/src/el9800hw.c ****         HW_EscReadWord(intMask, ESC_AL_EVENTMASK_OFFSET);
 805              		.loc 1 425 9 discriminator 1 view .LVU181
 425:Lib/ssc_app/src/el9800hw.c ****         HW_EscReadWord(intMask, ESC_AL_EVENTMASK_OFFSET);
 806              		.loc 1 425 17 is_stmt 0 discriminator 1 view .LVU182
 807 0020 0023     		movs	r3, #0
 808 0022 ADF80630 		strh	r3, [sp, #6]	@ movhi
 426:Lib/ssc_app/src/el9800hw.c ****     } while (intMask != 0x93);
 809              		.loc 1 426 9 is_stmt 1 discriminator 1 view .LVU183
 810 0026 0222     		movs	r2, #2
 811 0028 4FF40171 		mov	r1, #516
 812 002c 0DF10600 		add	r0, sp, #6
 813 0030 FFF7FEFF 		bl	HW_EscRead
 814              	.LVL66:
 427:Lib/ssc_app/src/el9800hw.c **** 
 815              		.loc 1 427 13 discriminator 1 view .LVU184
 427:Lib/ssc_app/src/el9800hw.c **** 
 816              		.loc 1 427 22 is_stmt 0 discriminator 1 view .LVU185
 817 0034 BDF80630 		ldrh	r3, [sp, #6]
 427:Lib/ssc_app/src/el9800hw.c **** 
 818              		.loc 1 427 5 discriminator 1 view .LVU186
 819 0038 932B     		cmp	r3, #147
 820 003a E7D1     		bne	.L52
 429:Lib/ssc_app/src/el9800hw.c **** 
 821              		.loc 1 429 5 is_stmt 1 view .LVU187
 429:Lib/ssc_app/src/el9800hw.c **** 
 822              		.loc 1 429 13 is_stmt 0 view .LVU188
 823 003c 0025     		movs	r5, #0
 824 003e ADF80650 		strh	r5, [sp, #6]	@ movhi
 431:Lib/ssc_app/src/el9800hw.c **** 
 825              		.loc 1 431 5 is_stmt 1 view .LVU189
 826 0042 0422     		movs	r2, #4
 827 0044 4FF40171 		mov	r1, #516
 828 0048 0DF10600 		add	r0, sp, #6
 829 004c FFF7FEFF 		bl	HW_EscWrite
 830              	.LVL67:
 434:Lib/ssc_app/src/el9800hw.c ****     ENABLE_ESC_INT();
 831              		.loc 1 434 5 view .LVU190
 832 0050 FFF7FEFF 		bl	EXTI8_Configuration
 833              	.LVL68:
 434:Lib/ssc_app/src/el9800hw.c ****     ENABLE_ESC_INT();
 834              		.loc 1 434 17 view .LVU191
 435:Lib/ssc_app/src/el9800hw.c **** #endif
 835              		.loc 1 435 5 view .LVU192
 836              	.LBB42:
 837              	.LBI42:
 838              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V4.10
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     18. March 2015
   6:Drivers/CMSIS/Include/core_cm4.h ****  *
   7:Drivers/CMSIS/Include/core_cm4.h ****  * @note
   8:Drivers/CMSIS/Include/core_cm4.h ****  *
ARM GAS  /tmp/ccRYgthr.s 			page 34


   9:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  10:Drivers/CMSIS/Include/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
  11:Drivers/CMSIS/Include/core_cm4.h **** 
  12:Drivers/CMSIS/Include/core_cm4.h ****    All rights reserved.
  13:Drivers/CMSIS/Include/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  14:Drivers/CMSIS/Include/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  15:Drivers/CMSIS/Include/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  16:Drivers/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  17:Drivers/CMSIS/Include/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  18:Drivers/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  19:Drivers/CMSIS/Include/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  20:Drivers/CMSIS/Include/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:Drivers/CMSIS/Include/core_cm4.h ****      to endorse or promote products derived from this software without
  22:Drivers/CMSIS/Include/core_cm4.h ****      specific prior written permission.
  23:Drivers/CMSIS/Include/core_cm4.h ****    *
  24:Drivers/CMSIS/Include/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:Drivers/CMSIS/Include/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:Drivers/CMSIS/Include/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:Drivers/CMSIS/Include/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:Drivers/CMSIS/Include/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:Drivers/CMSIS/Include/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:Drivers/CMSIS/Include/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:Drivers/CMSIS/Include/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:Drivers/CMSIS/Include/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:Drivers/CMSIS/Include/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:Drivers/CMSIS/Include/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:Drivers/CMSIS/Include/core_cm4.h ****    ---------------------------------------------------------------------------*/
  36:Drivers/CMSIS/Include/core_cm4.h **** 
  37:Drivers/CMSIS/Include/core_cm4.h **** 
  38:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __ICCARM__ )
  39:Drivers/CMSIS/Include/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:Drivers/CMSIS/Include/core_cm4.h **** #endif
  41:Drivers/CMSIS/Include/core_cm4.h **** 
  42:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  43:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  44:Drivers/CMSIS/Include/core_cm4.h **** 
  45:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  46:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  47:Drivers/CMSIS/Include/core_cm4.h **** #endif
  48:Drivers/CMSIS/Include/core_cm4.h **** 
  49:Drivers/CMSIS/Include/core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:Drivers/CMSIS/Include/core_cm4.h **** 
  52:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  57:Drivers/CMSIS/Include/core_cm4.h **** 
  58:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  60:Drivers/CMSIS/Include/core_cm4.h ****  */
  61:Drivers/CMSIS/Include/core_cm4.h **** 
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  64:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  65:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
ARM GAS  /tmp/ccRYgthr.s 			page 35


  66:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup Cortex_M4
  67:Drivers/CMSIS/Include/core_cm4.h ****   @{
  68:Drivers/CMSIS/Include/core_cm4.h ****  */
  69:Drivers/CMSIS/Include/core_cm4.h **** 
  70:Drivers/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04)                                   /*!< [31:16] CMSIS HAL m
  72:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x00)                                   /*!< [15:0]  CMSIS HAL s
  73:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  74:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:Drivers/CMSIS/Include/core_cm4.h **** 
  76:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  77:Drivers/CMSIS/Include/core_cm4.h **** 
  78:Drivers/CMSIS/Include/core_cm4.h **** 
  79:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __CC_ARM )
  80:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  83:Drivers/CMSIS/Include/core_cm4.h **** 
  84:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  85:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  86:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  87:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  88:Drivers/CMSIS/Include/core_cm4.h **** 
  89:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
  90:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  91:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  92:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  93:Drivers/CMSIS/Include/core_cm4.h **** 
  94:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
  95:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  96:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  97:Drivers/CMSIS/Include/core_cm4.h **** 
  98:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
  99:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 102:Drivers/CMSIS/Include/core_cm4.h **** 
 103:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 104:Drivers/CMSIS/Include/core_cm4.h ****   #define __packed
 105:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 106:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                    /*use -pc99 on compile line !<
 107:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 108:Drivers/CMSIS/Include/core_cm4.h **** 
 109:Drivers/CMSIS/Include/core_cm4.h **** #endif
 110:Drivers/CMSIS/Include/core_cm4.h **** 
 111:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 112:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 113:Drivers/CMSIS/Include/core_cm4.h **** */
 114:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
 115:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 116:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 117:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 118:Drivers/CMSIS/Include/core_cm4.h ****     #else
 119:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 120:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 121:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 122:Drivers/CMSIS/Include/core_cm4.h ****   #else
ARM GAS  /tmp/ccRYgthr.s 			page 36


 123:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 124:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 125:Drivers/CMSIS/Include/core_cm4.h **** 
 126:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 127:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 128:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 129:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 130:Drivers/CMSIS/Include/core_cm4.h ****     #else
 131:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 132:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 133:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 134:Drivers/CMSIS/Include/core_cm4.h ****   #else
 135:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 136:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 137:Drivers/CMSIS/Include/core_cm4.h **** 
 138:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 139:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 140:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 141:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 142:Drivers/CMSIS/Include/core_cm4.h ****     #else
 143:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 144:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 145:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 146:Drivers/CMSIS/Include/core_cm4.h ****   #else
 147:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 148:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm4.h **** 
 150:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
 151:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 152:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 153:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 154:Drivers/CMSIS/Include/core_cm4.h ****     #else
 155:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 156:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 157:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 158:Drivers/CMSIS/Include/core_cm4.h ****   #else
 159:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 160:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 163:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 164:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 165:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 166:Drivers/CMSIS/Include/core_cm4.h ****     #else
 167:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 168:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 169:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 170:Drivers/CMSIS/Include/core_cm4.h ****   #else
 171:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 172:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 173:Drivers/CMSIS/Include/core_cm4.h **** 
 174:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )		/* Cosmic */
 175:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400)		// FPU present for parser
 176:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 177:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 178:Drivers/CMSIS/Include/core_cm4.h ****     #else
 179:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
ARM GAS  /tmp/ccRYgthr.s 			page 37


 180:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 181:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 182:Drivers/CMSIS/Include/core_cm4.h ****   #else
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 184:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 185:Drivers/CMSIS/Include/core_cm4.h **** #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 188:Drivers/CMSIS/Include/core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 189:Drivers/CMSIS/Include/core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 190:Drivers/CMSIS/Include/core_cm4.h **** #include <core_cmSimd.h>                 /* Compiler specific SIMD Intrinsics               */
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 193:Drivers/CMSIS/Include/core_cm4.h **** }
 194:Drivers/CMSIS/Include/core_cm4.h **** #endif
 195:Drivers/CMSIS/Include/core_cm4.h **** 
 196:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 197:Drivers/CMSIS/Include/core_cm4.h **** 
 198:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 199:Drivers/CMSIS/Include/core_cm4.h **** 
 200:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 201:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 202:Drivers/CMSIS/Include/core_cm4.h **** 
 203:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 204:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 205:Drivers/CMSIS/Include/core_cm4.h **** #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** 
 207:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 208:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 209:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 210:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000
 211:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 212:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 213:Drivers/CMSIS/Include/core_cm4.h **** 
 214:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 215:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0
 216:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 217:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 218:Drivers/CMSIS/Include/core_cm4.h **** 
 219:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 220:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0
 221:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 222:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 225:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 226:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 227:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 230:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 231:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 232:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 233:Drivers/CMSIS/Include/core_cm4.h **** #endif
 234:Drivers/CMSIS/Include/core_cm4.h **** 
 235:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 236:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  /tmp/ccRYgthr.s 			page 38


 237:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 238:Drivers/CMSIS/Include/core_cm4.h **** 
 239:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 240:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 241:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 242:Drivers/CMSIS/Include/core_cm4.h **** */
 243:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 244:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 245:Drivers/CMSIS/Include/core_cm4.h **** #else
 246:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 247:Drivers/CMSIS/Include/core_cm4.h **** #endif
 248:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 249:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 250:Drivers/CMSIS/Include/core_cm4.h **** 
 251:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 252:Drivers/CMSIS/Include/core_cm4.h **** 
 253:Drivers/CMSIS/Include/core_cm4.h **** 
 254:Drivers/CMSIS/Include/core_cm4.h **** 
 255:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 256:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 257:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 258:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 259:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 260:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 261:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 262:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 263:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 264:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 265:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 266:Drivers/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 267:Drivers/CMSIS/Include/core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 268:Drivers/CMSIS/Include/core_cm4.h **** */
 269:Drivers/CMSIS/Include/core_cm4.h **** 
 270:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup    CMSIS_core_register
 271:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 272:Drivers/CMSIS/Include/core_cm4.h ****     \brief  Core Register type definitions.
 273:Drivers/CMSIS/Include/core_cm4.h ****   @{
 274:Drivers/CMSIS/Include/core_cm4.h ****  */
 275:Drivers/CMSIS/Include/core_cm4.h **** 
 276:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 277:Drivers/CMSIS/Include/core_cm4.h ****  */
 278:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 279:Drivers/CMSIS/Include/core_cm4.h **** {
 280:Drivers/CMSIS/Include/core_cm4.h ****   struct
 281:Drivers/CMSIS/Include/core_cm4.h ****   {
 282:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 283:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 284:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 285:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 286:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 287:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 288:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 289:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 290:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 291:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 292:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 293:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccRYgthr.s 			page 39


 294:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 295:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31                                             /*!< APSR
 296:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 297:Drivers/CMSIS/Include/core_cm4.h **** 
 298:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30                                             /*!< APSR
 299:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 300:Drivers/CMSIS/Include/core_cm4.h **** 
 301:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29                                             /*!< APSR
 302:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 303:Drivers/CMSIS/Include/core_cm4.h **** 
 304:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28                                             /*!< APSR
 305:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 306:Drivers/CMSIS/Include/core_cm4.h **** 
 307:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27                                             /*!< APSR
 308:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 309:Drivers/CMSIS/Include/core_cm4.h **** 
 310:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16                                             /*!< APSR
 311:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** 
 314:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 322:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 323:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 324:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 325:Drivers/CMSIS/Include/core_cm4.h **** 
 326:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 327:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0                                             /*!< IPSR
 328:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 329:Drivers/CMSIS/Include/core_cm4.h **** 
 330:Drivers/CMSIS/Include/core_cm4.h **** 
 331:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 332:Drivers/CMSIS/Include/core_cm4.h ****  */
 333:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 334:Drivers/CMSIS/Include/core_cm4.h **** {
 335:Drivers/CMSIS/Include/core_cm4.h ****   struct
 336:Drivers/CMSIS/Include/core_cm4.h ****   {
 337:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 338:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 339:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 340:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 341:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 342:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 343:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 344:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 345:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 346:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 347:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 348:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 349:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 350:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
ARM GAS  /tmp/ccRYgthr.s 			page 40


 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31                                             /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 355:Drivers/CMSIS/Include/core_cm4.h **** 
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30                                             /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 358:Drivers/CMSIS/Include/core_cm4.h **** 
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29                                             /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 361:Drivers/CMSIS/Include/core_cm4.h **** 
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28                                             /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 364:Drivers/CMSIS/Include/core_cm4.h **** 
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27                                             /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_IT_Pos                        25                                             /*!< xPSR
 369:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 370:Drivers/CMSIS/Include/core_cm4.h **** 
 371:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24                                             /*!< xPSR
 372:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 373:Drivers/CMSIS/Include/core_cm4.h **** 
 374:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16                                             /*!< xPSR
 375:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 376:Drivers/CMSIS/Include/core_cm4.h **** 
 377:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0                                             /*!< xPSR
 378:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 379:Drivers/CMSIS/Include/core_cm4.h **** 
 380:Drivers/CMSIS/Include/core_cm4.h **** 
 381:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 382:Drivers/CMSIS/Include/core_cm4.h ****  */
 383:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 384:Drivers/CMSIS/Include/core_cm4.h **** {
 385:Drivers/CMSIS/Include/core_cm4.h ****   struct
 386:Drivers/CMSIS/Include/core_cm4.h ****   {
 387:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 388:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 389:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 390:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 391:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 392:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 393:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 396:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2                                             /*!< CONT
 397:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 398:Drivers/CMSIS/Include/core_cm4.h **** 
 399:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1                                             /*!< CONT
 400:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 401:Drivers/CMSIS/Include/core_cm4.h **** 
 402:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0                                             /*!< CONT
 403:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 404:Drivers/CMSIS/Include/core_cm4.h **** 
 405:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 406:Drivers/CMSIS/Include/core_cm4.h **** 
 407:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccRYgthr.s 			page 41


 408:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup    CMSIS_core_register
 409:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 410:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 411:Drivers/CMSIS/Include/core_cm4.h ****   @{
 412:Drivers/CMSIS/Include/core_cm4.h ****  */
 413:Drivers/CMSIS/Include/core_cm4.h **** 
 414:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 415:Drivers/CMSIS/Include/core_cm4.h ****  */
 416:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 417:Drivers/CMSIS/Include/core_cm4.h **** {
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 419:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[24];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 421:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RSERVED1[24];
 422:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 423:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[24];
 424:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 425:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED3[24];
 426:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 427:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED4[56];
 428:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 429:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED5[644];
 430:Drivers/CMSIS/Include/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 431:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 432:Drivers/CMSIS/Include/core_cm4.h **** 
 433:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 434:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 435:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 438:Drivers/CMSIS/Include/core_cm4.h **** 
 439:Drivers/CMSIS/Include/core_cm4.h **** 
 440:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 441:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 442:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 443:Drivers/CMSIS/Include/core_cm4.h ****   @{
 444:Drivers/CMSIS/Include/core_cm4.h ****  */
 445:Drivers/CMSIS/Include/core_cm4.h **** 
 446:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 447:Drivers/CMSIS/Include/core_cm4.h ****  */
 448:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 449:Drivers/CMSIS/Include/core_cm4.h **** {
 450:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 461:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 463:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 464:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
ARM GAS  /tmp/ccRYgthr.s 			page 42


 465:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 466:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 467:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 468:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 469:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[5];
 470:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 471:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 472:Drivers/CMSIS/Include/core_cm4.h **** 
 473:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 474:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** 
 477:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** 
 480:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 481:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm4.h **** 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm4.h **** 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 488:Drivers/CMSIS/Include/core_cm4.h **** 
 489:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 490:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** 
 493:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** 
 496:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** 
 499:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** 
 502:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** 
 505:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** 
 508:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** 
 511:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 513:Drivers/CMSIS/Include/core_cm4.h **** 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 516:Drivers/CMSIS/Include/core_cm4.h **** 
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
ARM GAS  /tmp/ccRYgthr.s 			page 43


 522:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm4.h **** 
 524:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 525:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** 
 528:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** 
 531:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** 
 534:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** 
 537:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm4.h **** 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm4.h **** 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm4.h **** 
 546:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 547:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 549:Drivers/CMSIS/Include/core_cm4.h **** 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 552:Drivers/CMSIS/Include/core_cm4.h **** 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm4.h **** 
 556:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 557:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** 
 560:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** 
 563:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** 
 566:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm4.h **** 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm4.h **** 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm4.h **** 
 575:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 576:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccRYgthr.s 			page 44


 579:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** 
 582:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** 
 585:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** 
 588:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** 
 591:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** 
 594:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** 
 597:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** 
 600:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** 
 603:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** 
 606:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** 
 609:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 610:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm4.h **** 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm4.h **** 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 617:Drivers/CMSIS/Include/core_cm4.h **** 
 618:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 619:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 620:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm4.h **** 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm4.h **** 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 627:Drivers/CMSIS/Include/core_cm4.h **** 
 628:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 629:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** 
 632:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** 
 635:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
ARM GAS  /tmp/ccRYgthr.s 			page 45


 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** 
 638:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 639:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** 
 642:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** 
 645:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** 
 648:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** 
 651:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** 
 654:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 655:Drivers/CMSIS/Include/core_cm4.h **** 
 656:Drivers/CMSIS/Include/core_cm4.h **** 
 657:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 658:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 659:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 660:Drivers/CMSIS/Include/core_cm4.h ****   @{
 661:Drivers/CMSIS/Include/core_cm4.h ****  */
 662:Drivers/CMSIS/Include/core_cm4.h **** 
 663:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 664:Drivers/CMSIS/Include/core_cm4.h ****  */
 665:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 666:Drivers/CMSIS/Include/core_cm4.h **** {
 667:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 668:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 669:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 670:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 671:Drivers/CMSIS/Include/core_cm4.h **** 
 672:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 673:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 675:Drivers/CMSIS/Include/core_cm4.h **** 
 676:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 682:Drivers/CMSIS/Include/core_cm4.h **** 
 683:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 685:Drivers/CMSIS/Include/core_cm4.h **** 
 686:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 688:Drivers/CMSIS/Include/core_cm4.h **** 
 689:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 690:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 691:Drivers/CMSIS/Include/core_cm4.h **** 
 692:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
ARM GAS  /tmp/ccRYgthr.s 			page 46


 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** 
 695:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 696:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 697:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 698:Drivers/CMSIS/Include/core_cm4.h ****   @{
 699:Drivers/CMSIS/Include/core_cm4.h ****  */
 700:Drivers/CMSIS/Include/core_cm4.h **** 
 701:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 702:Drivers/CMSIS/Include/core_cm4.h ****  */
 703:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 704:Drivers/CMSIS/Include/core_cm4.h **** {
 705:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 706:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 707:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 708:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 709:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 710:Drivers/CMSIS/Include/core_cm4.h **** 
 711:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 712:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 713:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 714:Drivers/CMSIS/Include/core_cm4.h **** 
 715:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 716:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 717:Drivers/CMSIS/Include/core_cm4.h **** 
 718:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 719:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 720:Drivers/CMSIS/Include/core_cm4.h **** 
 721:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 722:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 723:Drivers/CMSIS/Include/core_cm4.h **** 
 724:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 725:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 726:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 727:Drivers/CMSIS/Include/core_cm4.h **** 
 728:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 729:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 730:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 731:Drivers/CMSIS/Include/core_cm4.h **** 
 732:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 733:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 735:Drivers/CMSIS/Include/core_cm4.h **** 
 736:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 738:Drivers/CMSIS/Include/core_cm4.h **** 
 739:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 741:Drivers/CMSIS/Include/core_cm4.h **** 
 742:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 743:Drivers/CMSIS/Include/core_cm4.h **** 
 744:Drivers/CMSIS/Include/core_cm4.h **** 
 745:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 746:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 747:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 748:Drivers/CMSIS/Include/core_cm4.h ****   @{
 749:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  /tmp/ccRYgthr.s 			page 47


 750:Drivers/CMSIS/Include/core_cm4.h **** 
 751:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 752:Drivers/CMSIS/Include/core_cm4.h ****  */
 753:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 754:Drivers/CMSIS/Include/core_cm4.h **** {
 755:Drivers/CMSIS/Include/core_cm4.h ****   __O  union
 756:Drivers/CMSIS/Include/core_cm4.h ****   {
 757:Drivers/CMSIS/Include/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 758:Drivers/CMSIS/Include/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 759:Drivers/CMSIS/Include/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 760:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 761:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[864];
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 763:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED1[15];
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 765:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[15];
 766:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 767:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED3[29];
 768:Drivers/CMSIS/Include/core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 769:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 770:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 771:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED4[43];
 772:Drivers/CMSIS/Include/core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 773:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 774:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED5[6];
 775:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 777:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 778:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 779:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 780:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 781:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 782:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 783:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 784:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 785:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 786:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 787:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 788:Drivers/CMSIS/Include/core_cm4.h **** 
 789:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 790:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 791:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 792:Drivers/CMSIS/Include/core_cm4.h **** 
 793:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 794:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 796:Drivers/CMSIS/Include/core_cm4.h **** 
 797:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 798:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 801:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 802:Drivers/CMSIS/Include/core_cm4.h **** 
 803:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 804:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 805:Drivers/CMSIS/Include/core_cm4.h **** 
 806:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
ARM GAS  /tmp/ccRYgthr.s 			page 48


 807:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 808:Drivers/CMSIS/Include/core_cm4.h **** 
 809:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 810:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 811:Drivers/CMSIS/Include/core_cm4.h **** 
 812:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 813:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 814:Drivers/CMSIS/Include/core_cm4.h **** 
 815:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 816:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 817:Drivers/CMSIS/Include/core_cm4.h **** 
 818:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 819:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 820:Drivers/CMSIS/Include/core_cm4.h **** 
 821:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 822:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 823:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 824:Drivers/CMSIS/Include/core_cm4.h **** 
 825:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 826:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 827:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 828:Drivers/CMSIS/Include/core_cm4.h **** 
 829:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 830:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 831:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 832:Drivers/CMSIS/Include/core_cm4.h **** 
 833:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 834:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 836:Drivers/CMSIS/Include/core_cm4.h **** 
 837:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 838:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 839:Drivers/CMSIS/Include/core_cm4.h **** 
 840:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 841:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 842:Drivers/CMSIS/Include/core_cm4.h **** 
 843:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 844:Drivers/CMSIS/Include/core_cm4.h **** 
 845:Drivers/CMSIS/Include/core_cm4.h **** 
 846:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 847:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 848:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 849:Drivers/CMSIS/Include/core_cm4.h ****   @{
 850:Drivers/CMSIS/Include/core_cm4.h ****  */
 851:Drivers/CMSIS/Include/core_cm4.h **** 
 852:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 853:Drivers/CMSIS/Include/core_cm4.h ****  */
 854:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 855:Drivers/CMSIS/Include/core_cm4.h **** {
 856:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 857:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 858:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 859:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 860:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 861:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 862:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 863:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
ARM GAS  /tmp/ccRYgthr.s 			page 49


 864:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 865:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 866:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 867:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 868:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 869:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 870:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 871:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED1[1];
 872:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 873:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 874:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 875:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[1];
 876:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 877:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 878:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 879:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 880:Drivers/CMSIS/Include/core_cm4.h **** 
 881:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 882:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 883:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 884:Drivers/CMSIS/Include/core_cm4.h **** 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 886:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 887:Drivers/CMSIS/Include/core_cm4.h **** 
 888:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 889:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 892:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 893:Drivers/CMSIS/Include/core_cm4.h **** 
 894:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 895:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 896:Drivers/CMSIS/Include/core_cm4.h **** 
 897:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 898:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 899:Drivers/CMSIS/Include/core_cm4.h **** 
 900:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 901:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 902:Drivers/CMSIS/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 904:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 905:Drivers/CMSIS/Include/core_cm4.h **** 
 906:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 907:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 908:Drivers/CMSIS/Include/core_cm4.h **** 
 909:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 910:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 911:Drivers/CMSIS/Include/core_cm4.h **** 
 912:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 913:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 914:Drivers/CMSIS/Include/core_cm4.h **** 
 915:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 916:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 917:Drivers/CMSIS/Include/core_cm4.h **** 
 918:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 919:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 920:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccRYgthr.s 			page 50


 921:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 922:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 923:Drivers/CMSIS/Include/core_cm4.h **** 
 924:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 925:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 926:Drivers/CMSIS/Include/core_cm4.h **** 
 927:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 928:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm4.h **** 
 930:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 931:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 932:Drivers/CMSIS/Include/core_cm4.h **** 
 933:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 934:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 935:Drivers/CMSIS/Include/core_cm4.h **** 
 936:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 937:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 938:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 939:Drivers/CMSIS/Include/core_cm4.h **** 
 940:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 941:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 943:Drivers/CMSIS/Include/core_cm4.h **** 
 944:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 950:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 951:Drivers/CMSIS/Include/core_cm4.h **** 
 952:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 953:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 955:Drivers/CMSIS/Include/core_cm4.h **** 
 956:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 962:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 963:Drivers/CMSIS/Include/core_cm4.h **** 
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 965:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 966:Drivers/CMSIS/Include/core_cm4.h **** 
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 968:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 969:Drivers/CMSIS/Include/core_cm4.h **** 
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 971:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 972:Drivers/CMSIS/Include/core_cm4.h **** 
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 974:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 975:Drivers/CMSIS/Include/core_cm4.h **** 
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 977:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
ARM GAS  /tmp/ccRYgthr.s 			page 51


 978:Drivers/CMSIS/Include/core_cm4.h **** 
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 980:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 981:Drivers/CMSIS/Include/core_cm4.h **** 
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 983:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 984:Drivers/CMSIS/Include/core_cm4.h **** 
 985:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 986:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 987:Drivers/CMSIS/Include/core_cm4.h **** 
 988:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** 
 991:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 992:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 993:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 994:Drivers/CMSIS/Include/core_cm4.h ****   @{
 995:Drivers/CMSIS/Include/core_cm4.h ****  */
 996:Drivers/CMSIS/Include/core_cm4.h **** 
 997:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 998:Drivers/CMSIS/Include/core_cm4.h ****  */
 999:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1000:Drivers/CMSIS/Include/core_cm4.h **** {
1001:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1002:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1003:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[2];
1004:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1005:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED1[55];
1006:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1007:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[131];
1008:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1009:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1010:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1011:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED3[759];
1012:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1013:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1014:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1015:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED4[1];
1016:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1017:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1018:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1019:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED5[39];
1020:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1021:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1022:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED7[8];
1023:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1024:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1025:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1028:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
1029:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1030:Drivers/CMSIS/Include/core_cm4.h **** 
1031:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1032:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
1033:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1034:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccRYgthr.s 			page 52


1035:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1036:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
1037:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
1040:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
1043:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1044:Drivers/CMSIS/Include/core_cm4.h **** 
1045:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
1046:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1049:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
1050:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1051:Drivers/CMSIS/Include/core_cm4.h **** 
1052:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
1053:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1054:Drivers/CMSIS/Include/core_cm4.h **** 
1055:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1056:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
1057:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1058:Drivers/CMSIS/Include/core_cm4.h **** 
1059:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1060:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1061:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1062:Drivers/CMSIS/Include/core_cm4.h **** 
1063:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1064:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1065:Drivers/CMSIS/Include/core_cm4.h **** 
1066:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1067:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1068:Drivers/CMSIS/Include/core_cm4.h **** 
1069:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1070:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1071:Drivers/CMSIS/Include/core_cm4.h **** 
1072:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
1073:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/Include/core_cm4.h **** 
1075:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
1076:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1077:Drivers/CMSIS/Include/core_cm4.h **** 
1078:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
1079:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1080:Drivers/CMSIS/Include/core_cm4.h **** 
1081:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1082:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1083:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1084:Drivers/CMSIS/Include/core_cm4.h **** 
1085:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1087:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccRYgthr.s 			page 53


1092:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1093:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/Include/core_cm4.h **** 
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1096:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/Include/core_cm4.h **** 
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1109:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1110:Drivers/CMSIS/Include/core_cm4.h **** 
1111:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1113:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1114:Drivers/CMSIS/Include/core_cm4.h **** 
1115:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1116:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1117:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1118:Drivers/CMSIS/Include/core_cm4.h **** 
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1120:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1121:Drivers/CMSIS/Include/core_cm4.h **** 
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1130:Drivers/CMSIS/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1133:Drivers/CMSIS/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1136:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1137:Drivers/CMSIS/Include/core_cm4.h **** 
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1139:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/Include/core_cm4.h **** 
1141:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1142:Drivers/CMSIS/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Include/core_cm4.h **** 
1144:Drivers/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
1145:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
1146:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1147:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1148:Drivers/CMSIS/Include/core_cm4.h ****   @{
ARM GAS  /tmp/ccRYgthr.s 			page 54


1149:Drivers/CMSIS/Include/core_cm4.h ****  */
1150:Drivers/CMSIS/Include/core_cm4.h **** 
1151:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1152:Drivers/CMSIS/Include/core_cm4.h ****  */
1153:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1154:Drivers/CMSIS/Include/core_cm4.h **** {
1155:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1156:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1157:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1158:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1159:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1160:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1161:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1162:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1163:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1164:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1165:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1166:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1167:Drivers/CMSIS/Include/core_cm4.h **** 
1168:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register */
1169:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1170:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1173:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1174:Drivers/CMSIS/Include/core_cm4.h **** 
1175:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1176:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1177:Drivers/CMSIS/Include/core_cm4.h **** 
1178:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register */
1179:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1180:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1181:Drivers/CMSIS/Include/core_cm4.h **** 
1182:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1183:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1184:Drivers/CMSIS/Include/core_cm4.h **** 
1185:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1186:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1187:Drivers/CMSIS/Include/core_cm4.h **** 
1188:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register */
1189:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1190:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1191:Drivers/CMSIS/Include/core_cm4.h **** 
1192:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register */
1193:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1194:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1197:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1200:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register */
1203:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1204:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1205:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccRYgthr.s 			page 55


1206:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1207:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1208:Drivers/CMSIS/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1210:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1211:Drivers/CMSIS/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1213:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1214:Drivers/CMSIS/Include/core_cm4.h **** 
1215:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1216:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1217:Drivers/CMSIS/Include/core_cm4.h **** 
1218:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1219:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm4.h **** 
1221:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1222:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1223:Drivers/CMSIS/Include/core_cm4.h **** 
1224:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1225:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm4.h **** 
1227:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1228:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1229:Drivers/CMSIS/Include/core_cm4.h **** 
1230:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1231:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm4.h **** 
1233:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1234:Drivers/CMSIS/Include/core_cm4.h **** #endif
1235:Drivers/CMSIS/Include/core_cm4.h **** 
1236:Drivers/CMSIS/Include/core_cm4.h **** 
1237:Drivers/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
1238:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
1239:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1240:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1241:Drivers/CMSIS/Include/core_cm4.h ****   @{
1242:Drivers/CMSIS/Include/core_cm4.h ****  */
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1245:Drivers/CMSIS/Include/core_cm4.h ****  */
1246:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1247:Drivers/CMSIS/Include/core_cm4.h **** {
1248:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
1249:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1250:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1251:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1252:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1253:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1254:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1255:Drivers/CMSIS/Include/core_cm4.h **** 
1256:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register */
1257:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1258:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1259:Drivers/CMSIS/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1261:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1262:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccRYgthr.s 			page 56


1263:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1264:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1265:Drivers/CMSIS/Include/core_cm4.h **** 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1267:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1268:Drivers/CMSIS/Include/core_cm4.h **** 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1270:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1271:Drivers/CMSIS/Include/core_cm4.h **** 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1273:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1274:Drivers/CMSIS/Include/core_cm4.h **** 
1275:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1276:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1279:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1282:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register */
1285:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1286:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1287:Drivers/CMSIS/Include/core_cm4.h **** 
1288:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register */
1289:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1290:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1291:Drivers/CMSIS/Include/core_cm4.h **** 
1292:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1293:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1294:Drivers/CMSIS/Include/core_cm4.h **** 
1295:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1296:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1297:Drivers/CMSIS/Include/core_cm4.h **** 
1298:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1299:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1300:Drivers/CMSIS/Include/core_cm4.h **** 
1301:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 */
1302:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1303:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1304:Drivers/CMSIS/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1306:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1307:Drivers/CMSIS/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1309:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1310:Drivers/CMSIS/Include/core_cm4.h **** 
1311:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1312:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1313:Drivers/CMSIS/Include/core_cm4.h **** 
1314:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1315:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1316:Drivers/CMSIS/Include/core_cm4.h **** 
1317:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1318:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1319:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccRYgthr.s 			page 57


1320:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1321:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1322:Drivers/CMSIS/Include/core_cm4.h **** 
1323:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1324:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1325:Drivers/CMSIS/Include/core_cm4.h **** 
1326:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 */
1327:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1328:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1329:Drivers/CMSIS/Include/core_cm4.h **** 
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1340:Drivers/CMSIS/Include/core_cm4.h **** #endif
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** 
1343:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
1344:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1345:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1346:Drivers/CMSIS/Include/core_cm4.h ****   @{
1347:Drivers/CMSIS/Include/core_cm4.h ****  */
1348:Drivers/CMSIS/Include/core_cm4.h **** 
1349:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1350:Drivers/CMSIS/Include/core_cm4.h ****  */
1351:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1352:Drivers/CMSIS/Include/core_cm4.h **** {
1353:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1354:Drivers/CMSIS/Include/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1355:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1356:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1357:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1358:Drivers/CMSIS/Include/core_cm4.h **** 
1359:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register */
1360:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1361:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1362:Drivers/CMSIS/Include/core_cm4.h **** 
1363:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1364:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1365:Drivers/CMSIS/Include/core_cm4.h **** 
1366:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1367:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1368:Drivers/CMSIS/Include/core_cm4.h **** 
1369:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1370:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1371:Drivers/CMSIS/Include/core_cm4.h **** 
1372:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1373:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1374:Drivers/CMSIS/Include/core_cm4.h **** 
1375:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1376:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
ARM GAS  /tmp/ccRYgthr.s 			page 58


1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1379:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1382:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1385:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1388:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1391:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1394:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1395:Drivers/CMSIS/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register */
1397:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1398:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1399:Drivers/CMSIS/Include/core_cm4.h **** 
1400:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1401:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register */
1404:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1405:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1406:Drivers/CMSIS/Include/core_cm4.h **** 
1407:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1408:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1409:Drivers/CMSIS/Include/core_cm4.h **** 
1410:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1411:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1412:Drivers/CMSIS/Include/core_cm4.h **** 
1413:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1414:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1415:Drivers/CMSIS/Include/core_cm4.h **** 
1416:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1417:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1418:Drivers/CMSIS/Include/core_cm4.h **** 
1419:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1420:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1423:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1424:Drivers/CMSIS/Include/core_cm4.h **** 
1425:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1426:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1427:Drivers/CMSIS/Include/core_cm4.h **** 
1428:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1429:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1430:Drivers/CMSIS/Include/core_cm4.h **** 
1431:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1432:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1433:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccRYgthr.s 			page 59


1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1444:Drivers/CMSIS/Include/core_cm4.h **** 
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup    CMSIS_core_register
1447:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1448:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1449:Drivers/CMSIS/Include/core_cm4.h ****   @{
1450:Drivers/CMSIS/Include/core_cm4.h ****  */
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1453:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1454:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1455:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1456:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1457:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1459:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1460:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1461:Drivers/CMSIS/Include/core_cm4.h **** 
1462:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1463:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1464:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1465:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1466:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1467:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1468:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1469:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1470:Drivers/CMSIS/Include/core_cm4.h **** 
1471:Drivers/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
1472:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1473:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1474:Drivers/CMSIS/Include/core_cm4.h **** #endif
1475:Drivers/CMSIS/Include/core_cm4.h **** 
1476:Drivers/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
1477:Drivers/CMSIS/Include/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1478:Drivers/CMSIS/Include/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1479:Drivers/CMSIS/Include/core_cm4.h **** #endif
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1482:Drivers/CMSIS/Include/core_cm4.h **** 
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** 
1485:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1486:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1487:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1488:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1489:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1490:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
ARM GAS  /tmp/ccRYgthr.s 			page 60


1491:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1492:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1493:Drivers/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1494:Drivers/CMSIS/Include/core_cm4.h **** */
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** 
1497:Drivers/CMSIS/Include/core_cm4.h **** 
1498:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1499:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1500:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1501:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1502:Drivers/CMSIS/Include/core_cm4.h ****     @{
1503:Drivers/CMSIS/Include/core_cm4.h ****  */
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Set Priority Grouping
1506:Drivers/CMSIS/Include/core_cm4.h **** 
1507:Drivers/CMSIS/Include/core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1508:Drivers/CMSIS/Include/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1509:Drivers/CMSIS/Include/core_cm4.h ****   Only values from 0..7 are used.
1510:Drivers/CMSIS/Include/core_cm4.h ****   In case of a conflict between priority grouping and available
1511:Drivers/CMSIS/Include/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1512:Drivers/CMSIS/Include/core_cm4.h **** 
1513:Drivers/CMSIS/Include/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1514:Drivers/CMSIS/Include/core_cm4.h ****  */
1515:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1516:Drivers/CMSIS/Include/core_cm4.h **** {
1517:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1518:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1519:Drivers/CMSIS/Include/core_cm4.h **** 
1520:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1521:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear 
1522:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1523:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1524:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8)                       );              /* Insert write key a
1525:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1526:Drivers/CMSIS/Include/core_cm4.h **** }
1527:Drivers/CMSIS/Include/core_cm4.h **** 
1528:Drivers/CMSIS/Include/core_cm4.h **** 
1529:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Get Priority Grouping
1530:Drivers/CMSIS/Include/core_cm4.h **** 
1531:Drivers/CMSIS/Include/core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1532:Drivers/CMSIS/Include/core_cm4.h **** 
1533:Drivers/CMSIS/Include/core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1534:Drivers/CMSIS/Include/core_cm4.h ****  */
1535:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1536:Drivers/CMSIS/Include/core_cm4.h **** {
1537:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1538:Drivers/CMSIS/Include/core_cm4.h **** }
1539:Drivers/CMSIS/Include/core_cm4.h **** 
1540:Drivers/CMSIS/Include/core_cm4.h **** 
1541:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Enable External Interrupt
1542:Drivers/CMSIS/Include/core_cm4.h **** 
1543:Drivers/CMSIS/Include/core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1544:Drivers/CMSIS/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1546:Drivers/CMSIS/Include/core_cm4.h ****  */
1547:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
ARM GAS  /tmp/ccRYgthr.s 			page 61


 839              		.loc 3 1547 22 view .LVU193
 840              	.LBB43:
1548:Drivers/CMSIS/Include/core_cm4.h **** {
1549:Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
 841              		.loc 3 1549 3 view .LVU194
 842              		.loc 3 1549 50 is_stmt 0 view .LVU195
 843 0054 0A4C     		ldr	r4, .L54
 844 0056 4FF40003 		mov	r3, #8388608
 845 005a 2360     		str	r3, [r4]
 846              	.LVL69:
 847              		.loc 3 1549 50 view .LVU196
 848              	.LBE43:
 849              	.LBE42:
 439:Lib/ssc_app/src/el9800hw.c ****     INIT_SYNC1_INT
 850              		.loc 1 439 5 is_stmt 1 view .LVU197
 851 005c FFF7FEFF 		bl	EXTI0_Configuration
 852              	.LVL70:
 440:Lib/ssc_app/src/el9800hw.c **** 
 853              		.loc 1 440 5 view .LVU198
 854 0060 FFF7FEFF 		bl	EXTI1_Configuration
 855              	.LVL71:
 442:Lib/ssc_app/src/el9800hw.c ****     ENABLE_SYNC1_INT;
 856              		.loc 1 442 5 view .LVU199
 857              	.LBB44:
 858              	.LBI44:
1547:Drivers/CMSIS/Include/core_cm4.h **** {
 859              		.loc 3 1547 22 view .LVU200
 860              	.LBB45:
 861              		.loc 3 1549 3 view .LVU201
 862              		.loc 3 1549 50 is_stmt 0 view .LVU202
 863 0064 4023     		movs	r3, #64
 864 0066 2360     		str	r3, [r4]
 865              	.LVL72:
 866              		.loc 3 1549 50 view .LVU203
 867              	.LBE45:
 868              	.LBE44:
 442:Lib/ssc_app/src/el9800hw.c ****     ENABLE_SYNC1_INT;
 869              		.loc 1 442 21 is_stmt 1 view .LVU204
 443:Lib/ssc_app/src/el9800hw.c **** #endif
 870              		.loc 1 443 5 view .LVU205
 871              	.LBB46:
 872              	.LBI46:
1547:Drivers/CMSIS/Include/core_cm4.h **** {
 873              		.loc 3 1547 22 view .LVU206
 874              	.LBB47:
 875              		.loc 3 1549 3 view .LVU207
 876              		.loc 3 1549 50 is_stmt 0 view .LVU208
 877 0068 8023     		movs	r3, #128
 878 006a 2360     		str	r3, [r4]
 879              	.LVL73:
 880              		.loc 3 1549 50 view .LVU209
 881              	.LBE47:
 882              	.LBE46:
 443:Lib/ssc_app/src/el9800hw.c **** #endif
 883              		.loc 1 443 21 is_stmt 1 view .LVU210
 446:Lib/ssc_app/src/el9800hw.c ****     START_ECAT_TIMER;
 884              		.loc 1 446 5 view .LVU211
ARM GAS  /tmp/ccRYgthr.s 			page 62


 885 006c 0A20     		movs	r0, #10
 886 006e FFF7FEFF 		bl	TIM_Configuration
 887              	.LVL74:
 446:Lib/ssc_app/src/el9800hw.c ****     START_ECAT_TIMER;
 888              		.loc 1 446 20 view .LVU212
 447:Lib/ssc_app/src/el9800hw.c **** 
 889              		.loc 1 447 5 view .LVU213
 890              	.LBB48:
 891              	.LBI48:
1547:Drivers/CMSIS/Include/core_cm4.h **** {
 892              		.loc 3 1547 22 view .LVU214
 893              	.LBB49:
 894              		.loc 3 1549 3 view .LVU215
 895              		.loc 3 1549 50 is_stmt 0 view .LVU216
 896 0072 4FF08053 		mov	r3, #268435456
 897 0076 2360     		str	r3, [r4]
 898              	.LVL75:
 899              		.loc 3 1549 50 view .LVU217
 900              	.LBE49:
 901              	.LBE48:
 447:Lib/ssc_app/src/el9800hw.c **** 
 902              		.loc 1 447 21 is_stmt 1 view .LVU218
 451:Lib/ssc_app/src/el9800hw.c **** #endif
 903              		.loc 1 451 5 view .LVU219
 904              	.LBB50:
 905              	.LBI50:
 331:Drivers/CMSIS/Include/core_cmFunc.h **** {
 906              		.loc 2 331 57 view .LVU220
 907              	.LBB51:
 333:Drivers/CMSIS/Include/core_cmFunc.h **** }
 908              		.loc 2 333 3 view .LVU221
 909              		.syntax unified
 910              	@ 333 "Drivers/CMSIS/Include/core_cmFunc.h" 1
 911 0078 62B6     		cpsie i
 912              	@ 0 "" 2
 913              		.thumb
 914              		.syntax unified
 915              	.LBE51:
 916              	.LBE50:
 454:Lib/ssc_app/src/el9800hw.c **** }
 917              		.loc 1 454 5 view .LVU222
 455:Lib/ssc_app/src/el9800hw.c **** 
 918              		.loc 1 455 1 is_stmt 0 view .LVU223
 919 007a 2846     		mov	r0, r5
 920 007c 03B0     		add	sp, sp, #12
 921              		.cfi_def_cfa_offset 12
 922              		@ sp needed
 923 007e 30BD     		pop	{r4, r5, pc}
 924              	.L55:
 925              		.align	2
 926              	.L54:
 927 0080 00E100E0 		.word	-536813312
 928              		.cfi_endproc
 929              	.LFE128:
 931              		.section	.text.HW_EscWriteIsr,"ax",%progbits
 932              		.align	1
 933              		.global	HW_EscWriteIsr
ARM GAS  /tmp/ccRYgthr.s 			page 63


 934              		.syntax unified
 935              		.thumb
 936              		.thumb_func
 938              	HW_EscWriteIsr:
 939              	.LVL76:
 940              	.LFB135:
 649:Lib/ssc_app/src/el9800hw.c **** #if INTERRUPTS_SUPPORTED
 650:Lib/ssc_app/src/el9800hw.c **** /////////////////////////////////////////////////////////////////////////////////////////
 651:Lib/ssc_app/src/el9800hw.c **** /**
 652:Lib/ssc_app/src/el9800hw.c ****  \param pData        Pointer to a byte array which holds data to write or saves write data.
 653:Lib/ssc_app/src/el9800hw.c ****  \param Address     EtherCAT ASIC address ( upper limit is 0x1FFF )    for access.
 654:Lib/ssc_app/src/el9800hw.c ****  \param Len            Access size in Bytes.
 655:Lib/ssc_app/src/el9800hw.c **** 
 656:Lib/ssc_app/src/el9800hw.c ****  \brief  The SPI PDI requires an extra ESC write access functions from interrupts service routines.
 657:Lib/ssc_app/src/el9800hw.c ****         The behaviour is equal to "HW_EscWrite()"
 658:Lib/ssc_app/src/el9800hw.c **** */
 659:Lib/ssc_app/src/el9800hw.c **** ///////////////////////////////////////////////////////////////////////////////////////
 660:Lib/ssc_app/src/el9800hw.c **** #if _STM32_IO4 && AL_EVENT_ENABLED
 661:Lib/ssc_app/src/el9800hw.c **** /* the pragma interrupt_level is used to tell the compiler that these functions will not
 662:Lib/ssc_app/src/el9800hw.c ****    be called at the same time from the main function and the interrupt routine */
 663:Lib/ssc_app/src/el9800hw.c **** // #pragma interrupt_level 1
 664:Lib/ssc_app/src/el9800hw.c **** #endif
 665:Lib/ssc_app/src/el9800hw.c **** void HW_EscWriteIsr(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
 666:Lib/ssc_app/src/el9800hw.c **** {
 941              		.loc 1 666 1 is_stmt 1 view -0
 942              		.cfi_startproc
 943              		@ args = 0, pretend = 0, frame = 8
 944              		@ frame_needed = 0, uses_anonymous_args = 0
 945              		.loc 1 666 1 is_stmt 0 view .LVU225
 946 0000 70B5     		push	{r4, r5, r6, lr}
 947              		.cfi_def_cfa_offset 16
 948              		.cfi_offset 4, -16
 949              		.cfi_offset 5, -12
 950              		.cfi_offset 6, -8
 951              		.cfi_offset 14, -4
 952 0002 82B0     		sub	sp, sp, #8
 953              		.cfi_def_cfa_offset 24
 954 0004 0646     		mov	r6, r0
 955 0006 0846     		mov	r0, r1
 956              	.LVL77:
 957              		.loc 1 666 1 view .LVU226
 958 0008 1546     		mov	r5, r2
 667:Lib/ssc_app/src/el9800hw.c ****     UINT16 i = Len;
 959              		.loc 1 667 5 is_stmt 1 view .LVU227
 960              	.LVL78:
 668:Lib/ssc_app/src/el9800hw.c ****     VARVOLATILE UINT16 dummy;
 961              		.loc 1 668 5 view .LVU228
 669:Lib/ssc_app/src/el9800hw.c ****     UINT8 *pTmpData = (UINT8 *)pData;
 962              		.loc 1 669 5 view .LVU229
 670:Lib/ssc_app/src/el9800hw.c **** 
 671:Lib/ssc_app/src/el9800hw.c ****     /* send the address and command to the ESC */
 672:Lib/ssc_app/src/el9800hw.c ****     ISR_AddressingEsc(Address, ESC_WR);
 963              		.loc 1 672 5 view .LVU230
 964 000a 0421     		movs	r1, #4
 965              	.LVL79:
 966              		.loc 1 672 5 is_stmt 0 view .LVU231
 967 000c FFF7FEFF 		bl	ISR_AddressingEsc
ARM GAS  /tmp/ccRYgthr.s 			page 64


 968              	.LVL80:
 673:Lib/ssc_app/src/el9800hw.c ****     /* loop for all bytes to be written */
 674:Lib/ssc_app/src/el9800hw.c ****     while (i-- > 0)
 969              		.loc 1 674 5 is_stmt 1 view .LVU232
 970              		.loc 1 674 11 is_stmt 0 view .LVU233
 971 0010 07E0     		b	.L57
 972              	.LVL81:
 973              	.L58:
 675:Lib/ssc_app/src/el9800hw.c ****     {
 676:Lib/ssc_app/src/el9800hw.c ****         /* start transmission */
 677:Lib/ssc_app/src/el9800hw.c ****         dummy = WR_CMD(*pTmpData);
 974              		.loc 1 677 9 is_stmt 1 view .LVU234
 975              		.loc 1 677 17 is_stmt 0 view .LVU235
 976 0012 16F8010B 		ldrb	r0, [r6], #1	@ zero_extendqisi2
 977              	.LVL82:
 978              		.loc 1 677 17 view .LVU236
 979 0016 FFF7FEFF 		bl	WR_CMD
 980              	.LVL83:
 981 001a 80B2     		uxth	r0, r0
 982              		.loc 1 677 15 view .LVU237
 983 001c ADF80600 		strh	r0, [sp, #6]	@ movhi
 678:Lib/ssc_app/src/el9800hw.c ****         /* increment data pointer */
 679:Lib/ssc_app/src/el9800hw.c ****         pTmpData++;
 984              		.loc 1 679 9 is_stmt 1 view .LVU238
 985              	.LVL84:
 674:Lib/ssc_app/src/el9800hw.c ****     {
 986              		.loc 1 674 13 is_stmt 0 view .LVU239
 987 0020 2546     		mov	r5, r4
 988              	.LVL85:
 989              	.L57:
 674:Lib/ssc_app/src/el9800hw.c ****     {
 990              		.loc 1 674 11 is_stmt 1 view .LVU240
 674:Lib/ssc_app/src/el9800hw.c ****     {
 991              		.loc 1 674 13 is_stmt 0 view .LVU241
 992 0022 6B1E     		subs	r3, r5, #1
 993 0024 9CB2     		uxth	r4, r3
 994              	.LVL86:
 674:Lib/ssc_app/src/el9800hw.c ****     {
 995              		.loc 1 674 11 view .LVU242
 996 0026 002D     		cmp	r5, #0
 997 0028 F3D1     		bne	.L58
 680:Lib/ssc_app/src/el9800hw.c ****     }
 681:Lib/ssc_app/src/el9800hw.c **** 
 682:Lib/ssc_app/src/el9800hw.c ****     /* there has to be at least 15 ns + CLK/2 after the transmission is finished
 683:Lib/ssc_app/src/el9800hw.c ****        before the SPI1_SEL signal shall be 1 */
 684:Lib/ssc_app/src/el9800hw.c ****     DESELECT_SPI;
 998              		.loc 1 684 5 is_stmt 1 view .LVU243
 999 002a 4FF48051 		mov	r1, #4096
 1000 002e 0248     		ldr	r0, .L60
 1001 0030 FFF7FEFF 		bl	GPIO_SetBits
 1002              	.LVL87:
 685:Lib/ssc_app/src/el9800hw.c **** }
 1003              		.loc 1 685 1 is_stmt 0 view .LVU244
 1004 0034 02B0     		add	sp, sp, #8
 1005              		.cfi_def_cfa_offset 16
 1006              		@ sp needed
 1007 0036 70BD     		pop	{r4, r5, r6, pc}
ARM GAS  /tmp/ccRYgthr.s 			page 65


 1008              	.LVL88:
 1009              	.L61:
 1010              		.loc 1 685 1 view .LVU245
 1011              		.align	2
 1012              	.L60:
 1013 0038 00040240 		.word	1073873920
 1014              		.cfi_endproc
 1015              	.LFE135:
 1017              		.section	.text.EXTI9_5_IRQHandler,"ax",%progbits
 1018              		.align	1
 1019              		.global	EXTI9_5_IRQHandler
 1020              		.syntax unified
 1021              		.thumb
 1022              		.thumb_func
 1024              	EXTI9_5_IRQHandler:
 1025              	.LFB136:
 686:Lib/ssc_app/src/el9800hw.c **** #endif // #if INTERRUPTS_SUPPORTED
 687:Lib/ssc_app/src/el9800hw.c **** 
 688:Lib/ssc_app/src/el9800hw.c **** #if BOOTSTRAPMODE_SUPPORTED
 689:Lib/ssc_app/src/el9800hw.c **** /////////////////////////////////////////////////////////////////////////////////////////
 690:Lib/ssc_app/src/el9800hw.c **** /**
 691:Lib/ssc_app/src/el9800hw.c ****  \brief    This function resets the hardware
 692:Lib/ssc_app/src/el9800hw.c **** */
 693:Lib/ssc_app/src/el9800hw.c **** ///////////////////////////////////////////////////////////////////////////////////////
 694:Lib/ssc_app/src/el9800hw.c **** 
 695:Lib/ssc_app/src/el9800hw.c **** void HW_RestartTarget(void)
 696:Lib/ssc_app/src/el9800hw.c **** {
 697:Lib/ssc_app/src/el9800hw.c **** }
 698:Lib/ssc_app/src/el9800hw.c **** #endif
 699:Lib/ssc_app/src/el9800hw.c **** 
 700:Lib/ssc_app/src/el9800hw.c **** #if ESC_EEPROM_EMULATION
 701:Lib/ssc_app/src/el9800hw.c **** /////////////////////////////////////////////////////////////////////////////////////////
 702:Lib/ssc_app/src/el9800hw.c **** /**
 703:Lib/ssc_app/src/el9800hw.c **** \return     0 if reload was successful
 704:Lib/ssc_app/src/el9800hw.c **** 
 705:Lib/ssc_app/src/el9800hw.c ****  \brief    This function is called when the master has request an EEPROM reload during EEPROM emula
 706:Lib/ssc_app/src/el9800hw.c **** 
 707:Lib/ssc_app/src/el9800hw.c **** */
 708:Lib/ssc_app/src/el9800hw.c **** ///////////////////////////////////////////////////////////////////////////////////////
 709:Lib/ssc_app/src/el9800hw.c **** UINT16 HW_EepromReload(void)
 710:Lib/ssc_app/src/el9800hw.c **** {
 711:Lib/ssc_app/src/el9800hw.c ****     return 0;
 712:Lib/ssc_app/src/el9800hw.c **** }
 713:Lib/ssc_app/src/el9800hw.c **** #endif
 714:Lib/ssc_app/src/el9800hw.c **** 
 715:Lib/ssc_app/src/el9800hw.c **** #if AL_EVENT_ENABLED
 716:Lib/ssc_app/src/el9800hw.c **** /////////////////////////////////////////////////////////////////////////////////////////
 717:Lib/ssc_app/src/el9800hw.c **** /**
 718:Lib/ssc_app/src/el9800hw.c ****  \brief    Interrupt service routine for the PDI interrupt from the EtherCAT Slave Controller
 719:Lib/ssc_app/src/el9800hw.c **** */
 720:Lib/ssc_app/src/el9800hw.c **** ///////////////////////////////////////////////////////////////////////////////////////
 721:Lib/ssc_app/src/el9800hw.c **** 
 722:Lib/ssc_app/src/el9800hw.c **** #if _STM32_IO4
 723:Lib/ssc_app/src/el9800hw.c **** /* the pragma interrupt_level is used to tell the compiler that these functions will not
 724:Lib/ssc_app/src/el9800hw.c ****    be called at the same time from the main function and the interrupt routine */
 725:Lib/ssc_app/src/el9800hw.c **** // #pragma interrupt_level 1
 726:Lib/ssc_app/src/el9800hw.c **** 
ARM GAS  /tmp/ccRYgthr.s 			page 66


 727:Lib/ssc_app/src/el9800hw.c **** // interrupt
 728:Lib/ssc_app/src/el9800hw.c **** // void HWISR_EcatIsr(void)
 729:Lib/ssc_app/src/el9800hw.c **** void EcatIsr(void)
 730:Lib/ssc_app/src/el9800hw.c **** #else
 731:Lib/ssc_app/src/el9800hw.c **** void EcatIsr(void) // void __attribute__ ((__interrupt__, no_auto_psv)) EscIsr(void)
 732:Lib/ssc_app/src/el9800hw.c **** #endif
 733:Lib/ssc_app/src/el9800hw.c **** {
 1026              		.loc 1 733 1 is_stmt 1 view -0
 1027              		.cfi_startproc
 1028              		@ args = 0, pretend = 0, frame = 0
 1029              		@ frame_needed = 0, uses_anonymous_args = 0
 1030 0000 08B5     		push	{r3, lr}
 1031              		.cfi_def_cfa_offset 8
 1032              		.cfi_offset 3, -8
 1033              		.cfi_offset 14, -4
 734:Lib/ssc_app/src/el9800hw.c **** 
 735:Lib/ssc_app/src/el9800hw.c ****     PDI_Isr();
 1034              		.loc 1 735 5 view .LVU247
 1035 0002 FFF7FEFF 		bl	PDI_Isr
 1036              	.LVL89:
 736:Lib/ssc_app/src/el9800hw.c **** 
 737:Lib/ssc_app/src/el9800hw.c ****     /* reset the interrupt flag */
 738:Lib/ssc_app/src/el9800hw.c ****     ACK_ESC_INT;
 1037              		.loc 1 738 5 view .LVU248
 1038 0006 4FF48070 		mov	r0, #256
 1039 000a FFF7FEFF 		bl	EXTI_ClearITPendingBit
 1040              	.LVL90:
 1041              		.loc 1 738 16 view .LVU249
 739:Lib/ssc_app/src/el9800hw.c **** }
 1042              		.loc 1 739 1 is_stmt 0 view .LVU250
 1043 000e 08BD     		pop	{r3, pc}
 1044              		.cfi_endproc
 1045              	.LFE136:
 1047              		.section	.text.EXTI0_IRQHandler,"ax",%progbits
 1048              		.align	1
 1049              		.global	EXTI0_IRQHandler
 1050              		.syntax unified
 1051              		.thumb
 1052              		.thumb_func
 1054              	EXTI0_IRQHandler:
 1055              	.LFB137:
 740:Lib/ssc_app/src/el9800hw.c **** #endif // AL_EVENT_ENABLED
 741:Lib/ssc_app/src/el9800hw.c **** 
 742:Lib/ssc_app/src/el9800hw.c **** #if DC_SUPPORTED && _STM32_IO8
 743:Lib/ssc_app/src/el9800hw.c **** /////////////////////////////////////////////////////////////////////////////////////////
 744:Lib/ssc_app/src/el9800hw.c **** /**
 745:Lib/ssc_app/src/el9800hw.c ****  \brief    Interrupt service routine for the interrupts from SYNC0
 746:Lib/ssc_app/src/el9800hw.c **** */
 747:Lib/ssc_app/src/el9800hw.c **** ///////////////////////////////////////////////////////////////////////////////////////
 748:Lib/ssc_app/src/el9800hw.c **** 
 749:Lib/ssc_app/src/el9800hw.c **** void Sync0Isr(void)
 750:Lib/ssc_app/src/el9800hw.c **** {
 1056              		.loc 1 750 1 is_stmt 1 view -0
 1057              		.cfi_startproc
 1058              		@ args = 0, pretend = 0, frame = 0
 1059              		@ frame_needed = 0, uses_anonymous_args = 0
 1060 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/ccRYgthr.s 			page 67


 1061              		.cfi_def_cfa_offset 8
 1062              		.cfi_offset 3, -8
 1063              		.cfi_offset 14, -4
 751:Lib/ssc_app/src/el9800hw.c ****     Sync0_Isr();
 1064              		.loc 1 751 5 view .LVU252
 1065 0002 FFF7FEFF 		bl	Sync0_Isr
 1066              	.LVL91:
 752:Lib/ssc_app/src/el9800hw.c ****     /* reset the interrupt flag */
 753:Lib/ssc_app/src/el9800hw.c **** 
 754:Lib/ssc_app/src/el9800hw.c ****     ACK_SYNC0_INT;
 1067              		.loc 1 754 5 view .LVU253
 1068 0006 0120     		movs	r0, #1
 1069 0008 FFF7FEFF 		bl	EXTI_ClearITPendingBit
 1070              	.LVL92:
 1071              		.loc 1 754 18 view .LVU254
 755:Lib/ssc_app/src/el9800hw.c **** }
 1072              		.loc 1 755 1 is_stmt 0 view .LVU255
 1073 000c 08BD     		pop	{r3, pc}
 1074              		.cfi_endproc
 1075              	.LFE137:
 1077              		.section	.text.EXTI1_IRQHandler,"ax",%progbits
 1078              		.align	1
 1079              		.global	EXTI1_IRQHandler
 1080              		.syntax unified
 1081              		.thumb
 1082              		.thumb_func
 1084              	EXTI1_IRQHandler:
 1085              	.LFB138:
 756:Lib/ssc_app/src/el9800hw.c **** /*ECATCHANGE_START(V5.10) HW3*/
 757:Lib/ssc_app/src/el9800hw.c **** /////////////////////////////////////////////////////////////////////////////////////////
 758:Lib/ssc_app/src/el9800hw.c **** /**
 759:Lib/ssc_app/src/el9800hw.c ****  \brief    Interrupt service routine for the interrupts from SYNC1
 760:Lib/ssc_app/src/el9800hw.c **** */
 761:Lib/ssc_app/src/el9800hw.c **** ///////////////////////////////////////////////////////////////////////////////////////
 762:Lib/ssc_app/src/el9800hw.c **** 
 763:Lib/ssc_app/src/el9800hw.c **** void Sync1Isr(void)
 764:Lib/ssc_app/src/el9800hw.c **** {
 1086              		.loc 1 764 1 is_stmt 1 view -0
 1087              		.cfi_startproc
 1088              		@ args = 0, pretend = 0, frame = 0
 1089              		@ frame_needed = 0, uses_anonymous_args = 0
 1090 0000 08B5     		push	{r3, lr}
 1091              		.cfi_def_cfa_offset 8
 1092              		.cfi_offset 3, -8
 1093              		.cfi_offset 14, -4
 765:Lib/ssc_app/src/el9800hw.c ****     Sync1_Isr();
 1094              		.loc 1 765 5 view .LVU257
 1095 0002 FFF7FEFF 		bl	Sync1_Isr
 1096              	.LVL93:
 766:Lib/ssc_app/src/el9800hw.c ****     /* reset the interrupt flag */
 767:Lib/ssc_app/src/el9800hw.c **** 
 768:Lib/ssc_app/src/el9800hw.c ****     ACK_SYNC1_INT;
 1097              		.loc 1 768 5 view .LVU258
 1098 0006 0220     		movs	r0, #2
 1099 0008 FFF7FEFF 		bl	EXTI_ClearITPendingBit
 1100              	.LVL94:
 1101              		.loc 1 768 18 view .LVU259
ARM GAS  /tmp/ccRYgthr.s 			page 68


 769:Lib/ssc_app/src/el9800hw.c **** }
 1102              		.loc 1 769 1 is_stmt 0 view .LVU260
 1103 000c 08BD     		pop	{r3, pc}
 1104              		.cfi_endproc
 1105              	.LFE138:
 1107              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 1108              		.align	1
 1109              		.global	TIM2_IRQHandler
 1110              		.syntax unified
 1111              		.thumb
 1112              		.thumb_func
 1114              	TIM2_IRQHandler:
 1115              	.LFB139:
 770:Lib/ssc_app/src/el9800hw.c **** /*ECATCHANGE_END(V5.10) HW3*/
 771:Lib/ssc_app/src/el9800hw.c **** #endif
 772:Lib/ssc_app/src/el9800hw.c **** 
 773:Lib/ssc_app/src/el9800hw.c **** #if _STM32_IO8 && ECAT_TIMER_INT
 774:Lib/ssc_app/src/el9800hw.c **** // Timer 2 ISR (0.1ms)
 775:Lib/ssc_app/src/el9800hw.c **** void TimerIsr(void)
 776:Lib/ssc_app/src/el9800hw.c **** {
 1116              		.loc 1 776 1 is_stmt 1 view -0
 1117              		.cfi_startproc
 1118              		@ args = 0, pretend = 0, frame = 0
 1119              		@ frame_needed = 0, uses_anonymous_args = 0
 1120 0000 38B5     		push	{r3, r4, r5, lr}
 1121              		.cfi_def_cfa_offset 16
 1122              		.cfi_offset 3, -16
 1123              		.cfi_offset 4, -12
 1124              		.cfi_offset 5, -8
 1125              		.cfi_offset 14, -4
 777:Lib/ssc_app/src/el9800hw.c ****     DISABLE_ESC_INT();
 1126              		.loc 1 777 5 view .LVU262
 1127              	.LVL95:
 1128              	.LBB52:
 1129              	.LBI52:
1550:Drivers/CMSIS/Include/core_cm4.h **** }
1551:Drivers/CMSIS/Include/core_cm4.h **** 
1552:Drivers/CMSIS/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Disable External Interrupt
1554:Drivers/CMSIS/Include/core_cm4.h **** 
1555:Drivers/CMSIS/Include/core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1556:Drivers/CMSIS/Include/core_cm4.h **** 
1557:Drivers/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1558:Drivers/CMSIS/Include/core_cm4.h ****  */
1559:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
 1130              		.loc 3 1559 22 view .LVU263
 1131              	.LBB53:
1560:Drivers/CMSIS/Include/core_cm4.h **** {
1561:Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
 1132              		.loc 3 1561 3 view .LVU264
 1133              		.loc 3 1561 50 is_stmt 0 view .LVU265
 1134 0002 074C     		ldr	r4, .L70
 1135 0004 4FF40005 		mov	r5, #8388608
 1136 0008 C4F88050 		str	r5, [r4, #128]
 1137              	.LVL96:
 1138              		.loc 3 1561 50 view .LVU266
 1139              	.LBE53:
ARM GAS  /tmp/ccRYgthr.s 			page 69


 1140              	.LBE52:
 778:Lib/ssc_app/src/el9800hw.c **** 
 779:Lib/ssc_app/src/el9800hw.c ****     ECAT_CheckTimer();
 1141              		.loc 1 779 5 is_stmt 1 view .LVU267
 1142 000c FFF7FEFF 		bl	ECAT_CheckTimer
 1143              	.LVL97:
 780:Lib/ssc_app/src/el9800hw.c **** 
 781:Lib/ssc_app/src/el9800hw.c ****     ECAT_TIMER_ACK_INT;
 1144              		.loc 1 781 5 view .LVU268
 1145 0010 0121     		movs	r1, #1
 1146 0012 4FF08040 		mov	r0, #1073741824
 1147 0016 FFF7FEFF 		bl	TIM_ClearITPendingBit
 1148              	.LVL98:
 1149              		.loc 1 781 23 view .LVU269
 782:Lib/ssc_app/src/el9800hw.c **** 
 783:Lib/ssc_app/src/el9800hw.c ****     ENABLE_ESC_INT();
 1150              		.loc 1 783 5 view .LVU270
 1151              	.LBB54:
 1152              	.LBI54:
1547:Drivers/CMSIS/Include/core_cm4.h **** {
 1153              		.loc 3 1547 22 view .LVU271
 1154              	.LBB55:
1549:Drivers/CMSIS/Include/core_cm4.h **** }
 1155              		.loc 3 1549 3 view .LVU272
1549:Drivers/CMSIS/Include/core_cm4.h **** }
 1156              		.loc 3 1549 50 is_stmt 0 view .LVU273
 1157 001a 2560     		str	r5, [r4]
 1158              	.LVL99:
1549:Drivers/CMSIS/Include/core_cm4.h **** }
 1159              		.loc 3 1549 50 view .LVU274
 1160              	.LBE55:
 1161              	.LBE54:
 784:Lib/ssc_app/src/el9800hw.c **** }
 1162              		.loc 1 784 1 view .LVU275
 1163 001c 38BD     		pop	{r3, r4, r5, pc}
 1164              	.L71:
 1165 001e 00BF     		.align	2
 1166              	.L70:
 1167 0020 00E100E0 		.word	-536813312
 1168              		.cfi_endproc
 1169              	.LFE139:
 1171              		.global	EscALEvent
 1172              		.section	.bss.EscALEvent,"aw",%nobits
 1173              		.align	2
 1174              		.set	.LANCHOR0,. + 0
 1177              	EscALEvent:
 1178 0000 0000     		.space	2
 1179              		.text
 1180              	.Letext0:
 1181              		.file 4 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 1182              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1183              		.file 6 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 1184              		.file 7 "Drivers/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h"
 1185              		.file 8 "Lib/ssc_app/include/ecatappl.h"
 1186              		.file 9 "Drivers/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h"
 1187              		.file 10 "Drivers/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h"
 1188              		.file 11 "Lib/bsp/include/SPI1.h"
ARM GAS  /tmp/ccRYgthr.s 			page 70


 1189              		.file 12 "Drivers/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h"
ARM GAS  /tmp/ccRYgthr.s 			page 71


DEFINED SYMBOLS
                            *ABS*:0000000000000000 el9800hw.c
     /tmp/ccRYgthr.s:20     .text.AddressingEsc:0000000000000000 $t
     /tmp/ccRYgthr.s:25     .text.AddressingEsc:0000000000000000 AddressingEsc
     /tmp/ccRYgthr.s:79     .text.AddressingEsc:0000000000000030 $d
     /tmp/ccRYgthr.s:84     .text.ISR_AddressingEsc:0000000000000000 $t
     /tmp/ccRYgthr.s:89     .text.ISR_AddressingEsc:0000000000000000 ISR_AddressingEsc
     /tmp/ccRYgthr.s:142    .text.ISR_AddressingEsc:0000000000000030 $d
     /tmp/ccRYgthr.s:147    .text.GPIO_Config:0000000000000000 $t
     /tmp/ccRYgthr.s:153    .text.GPIO_Config:0000000000000000 GPIO_Config
     /tmp/ccRYgthr.s:246    .text.GPIO_Config:000000000000006c $d
     /tmp/ccRYgthr.s:252    .text.HW_Release:0000000000000000 $t
     /tmp/ccRYgthr.s:258    .text.HW_Release:0000000000000000 HW_Release
     /tmp/ccRYgthr.s:271    .text.HW_EscRead:0000000000000000 $t
     /tmp/ccRYgthr.s:277    .text.HW_EscRead:0000000000000000 HW_EscRead
     /tmp/ccRYgthr.s:374    .text.HW_EscRead:0000000000000038 $d
     /tmp/ccRYgthr.s:379    .text.HW_EscReadIsr:0000000000000000 $t
     /tmp/ccRYgthr.s:385    .text.HW_EscReadIsr:0000000000000000 HW_EscReadIsr
     /tmp/ccRYgthr.s:465    .text.HW_EscReadIsr:0000000000000038 $d
     /tmp/ccRYgthr.s:470    .text.GetInterruptRegister:0000000000000000 $t
     /tmp/ccRYgthr.s:475    .text.GetInterruptRegister:0000000000000000 GetInterruptRegister
     /tmp/ccRYgthr.s:535    .text.GetInterruptRegister:000000000000002c $d
     /tmp/ccRYgthr.s:541    .text.HW_GetALEventRegister:0000000000000000 $t
     /tmp/ccRYgthr.s:547    .text.HW_GetALEventRegister:0000000000000000 HW_GetALEventRegister
     /tmp/ccRYgthr.s:568    .text.HW_GetALEventRegister:000000000000000c $d
     /tmp/ccRYgthr.s:573    .text.ISR_GetInterruptRegister:0000000000000000 $t
     /tmp/ccRYgthr.s:578    .text.ISR_GetInterruptRegister:0000000000000000 ISR_GetInterruptRegister
     /tmp/ccRYgthr.s:615    .text.ISR_GetInterruptRegister:0000000000000030 $d
     /tmp/ccRYgthr.s:621    .text.HW_GetALEventRegister_Isr:0000000000000000 $t
     /tmp/ccRYgthr.s:627    .text.HW_GetALEventRegister_Isr:0000000000000000 HW_GetALEventRegister_Isr
     /tmp/ccRYgthr.s:648    .text.HW_GetALEventRegister_Isr:000000000000000c $d
     /tmp/ccRYgthr.s:653    .text.HW_EscWrite:0000000000000000 $t
     /tmp/ccRYgthr.s:659    .text.HW_EscWrite:0000000000000000 HW_EscWrite
     /tmp/ccRYgthr.s:762    .text.HW_EscWrite:0000000000000040 $d
     /tmp/ccRYgthr.s:767    .text.HW_Init:0000000000000000 $t
     /tmp/ccRYgthr.s:773    .text.HW_Init:0000000000000000 HW_Init
     /tmp/ccRYgthr.s:927    .text.HW_Init:0000000000000080 $d
     /tmp/ccRYgthr.s:932    .text.HW_EscWriteIsr:0000000000000000 $t
     /tmp/ccRYgthr.s:938    .text.HW_EscWriteIsr:0000000000000000 HW_EscWriteIsr
     /tmp/ccRYgthr.s:1013   .text.HW_EscWriteIsr:0000000000000038 $d
     /tmp/ccRYgthr.s:1018   .text.EXTI9_5_IRQHandler:0000000000000000 $t
     /tmp/ccRYgthr.s:1024   .text.EXTI9_5_IRQHandler:0000000000000000 EXTI9_5_IRQHandler
     /tmp/ccRYgthr.s:1048   .text.EXTI0_IRQHandler:0000000000000000 $t
     /tmp/ccRYgthr.s:1054   .text.EXTI0_IRQHandler:0000000000000000 EXTI0_IRQHandler
     /tmp/ccRYgthr.s:1078   .text.EXTI1_IRQHandler:0000000000000000 $t
     /tmp/ccRYgthr.s:1084   .text.EXTI1_IRQHandler:0000000000000000 EXTI1_IRQHandler
     /tmp/ccRYgthr.s:1108   .text.TIM2_IRQHandler:0000000000000000 $t
     /tmp/ccRYgthr.s:1114   .text.TIM2_IRQHandler:0000000000000000 TIM2_IRQHandler
     /tmp/ccRYgthr.s:1167   .text.TIM2_IRQHandler:0000000000000020 $d
     /tmp/ccRYgthr.s:1177   .bss.EscALEvent:0000000000000000 EscALEvent
     /tmp/ccRYgthr.s:1173   .bss.EscALEvent:0000000000000000 $d

UNDEFINED SYMBOLS
GPIO_ResetBits
WR_CMD
RCC_AHB1PeriphClockCmd
GPIO_Init
ARM GAS  /tmp/ccRYgthr.s 			page 72


GPIO_SetBits
SPI1_GPIO_Init
EXTI8_Configuration
EXTI0_Configuration
EXTI1_Configuration
TIM_Configuration
PDI_Isr
EXTI_ClearITPendingBit
Sync0_Isr
Sync1_Isr
ECAT_CheckTimer
TIM_ClearITPendingBit
