Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Sat Apr 23 21:35:33 2016
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing -file ./reports/timing/20bit_adder_timing.rpt
| Design       : adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[7]
                            (input port)
  Destination:            s[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.052ns  (logic 4.833ns (48.075%)  route 5.220ns (51.925%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  a[7] (IN)
                         net (fo=0)                   0.000     0.000    a[7]
    V18                  IBUF (Prop_ibuf_I_O)         0.957     0.957 r  a_IBUF[7]_inst/O
                         net (fo=2, routed)           2.143     3.100    a_IBUF[7]
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.224 r  s_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.224    s_OBUF[7]_inst_i_2_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.625 r  s_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.625    s_OBUF[7]_inst_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.739 r  s_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.739    s_OBUF[11]_inst_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.853 r  s_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.853    s_OBUF[15]_inst_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.187 r  s_OBUF[19]_inst_i_1/O[1]
                         net (fo=1, routed)           3.077     7.264    s_OBUF[17]
    G18                  OBUF (Prop_obuf_I_O)         2.788    10.052 r  s_OBUF[17]_inst/O
                         net (fo=0)                   0.000    10.052    s[17]
    G18                                                               r  s[17] (OUT)
  -------------------------------------------------------------------    -------------------




