
stm32l4_probe.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001616c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d6c  08016300  08016300  00026300  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801806c  0801806c  00030420  2**0
                  CONTENTS
  4 .ARM          00000008  0801806c  0801806c  0002806c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018074  08018074  00030420  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018074  08018074  00028074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018078  08018078  00028078  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000420  20000000  0801807c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003d88  20000420  0801849c  00030420  2**3
                  ALLOC
 10 ._user_heap_stack 00001000  200041a8  0801849c  000341a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030420  2**0
                  CONTENTS, READONLY
 12 .debug_info   000227e6  00000000  00000000  00030450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000422e  00000000  00000000  00052c36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001da0  00000000  00000000  00056e68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001c60  00000000  00000000  00058c08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d327  00000000  00000000  0005a868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025c53  00000000  00000000  00087b8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00103cd7  00000000  00000000  000ad7e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001b14b9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000094c0  00000000  00000000  001b150c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000420 	.word	0x20000420
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080162e4 	.word	0x080162e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000424 	.word	0x20000424
 80001cc:	080162e4 	.word	0x080162e4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_ldivmod>:
 8000c88:	b97b      	cbnz	r3, 8000caa <__aeabi_ldivmod+0x22>
 8000c8a:	b972      	cbnz	r2, 8000caa <__aeabi_ldivmod+0x22>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bfbe      	ittt	lt
 8000c90:	2000      	movlt	r0, #0
 8000c92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c96:	e006      	blt.n	8000ca6 <__aeabi_ldivmod+0x1e>
 8000c98:	bf08      	it	eq
 8000c9a:	2800      	cmpeq	r0, #0
 8000c9c:	bf1c      	itt	ne
 8000c9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ca2:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ca6:	f000 b9f5 	b.w	8001094 <__aeabi_idiv0>
 8000caa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	db09      	blt.n	8000cca <__aeabi_ldivmod+0x42>
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	db1a      	blt.n	8000cf0 <__aeabi_ldivmod+0x68>
 8000cba:	f000 f883 	bl	8000dc4 <__udivmoddi4>
 8000cbe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc6:	b004      	add	sp, #16
 8000cc8:	4770      	bx	lr
 8000cca:	4240      	negs	r0, r0
 8000ccc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	db1b      	blt.n	8000d0c <__aeabi_ldivmod+0x84>
 8000cd4:	f000 f876 	bl	8000dc4 <__udivmoddi4>
 8000cd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce0:	b004      	add	sp, #16
 8000ce2:	4240      	negs	r0, r0
 8000ce4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce8:	4252      	negs	r2, r2
 8000cea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cee:	4770      	bx	lr
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	f000 f865 	bl	8000dc4 <__udivmoddi4>
 8000cfa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d02:	b004      	add	sp, #16
 8000d04:	4240      	negs	r0, r0
 8000d06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0a:	4770      	bx	lr
 8000d0c:	4252      	negs	r2, r2
 8000d0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d12:	f000 f857 	bl	8000dc4 <__udivmoddi4>
 8000d16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d1e:	b004      	add	sp, #16
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_uldivmod>:
 8000d28:	b953      	cbnz	r3, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2a:	b94a      	cbnz	r2, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2c:	2900      	cmp	r1, #0
 8000d2e:	bf08      	it	eq
 8000d30:	2800      	cmpeq	r0, #0
 8000d32:	bf1c      	itt	ne
 8000d34:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000d38:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000d3c:	f000 b9aa 	b.w	8001094 <__aeabi_idiv0>
 8000d40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d48:	f000 f83c 	bl	8000dc4 <__udivmoddi4>
 8000d4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d54:	b004      	add	sp, #16
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_d2lz>:
 8000d58:	b538      	push	{r3, r4, r5, lr}
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	4604      	mov	r4, r0
 8000d60:	460d      	mov	r5, r1
 8000d62:	f7ff febb 	bl	8000adc <__aeabi_dcmplt>
 8000d66:	b928      	cbnz	r0, 8000d74 <__aeabi_d2lz+0x1c>
 8000d68:	4620      	mov	r0, r4
 8000d6a:	4629      	mov	r1, r5
 8000d6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d70:	f000 b80a 	b.w	8000d88 <__aeabi_d2ulz>
 8000d74:	4620      	mov	r0, r4
 8000d76:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d7a:	f000 f805 	bl	8000d88 <__aeabi_d2ulz>
 8000d7e:	4240      	negs	r0, r0
 8000d80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d84:	bd38      	pop	{r3, r4, r5, pc}
 8000d86:	bf00      	nop

08000d88 <__aeabi_d2ulz>:
 8000d88:	b5d0      	push	{r4, r6, r7, lr}
 8000d8a:	4b0c      	ldr	r3, [pc, #48]	; (8000dbc <__aeabi_d2ulz+0x34>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	4606      	mov	r6, r0
 8000d90:	460f      	mov	r7, r1
 8000d92:	f7ff fc31 	bl	80005f8 <__aeabi_dmul>
 8000d96:	f7ff ff07 	bl	8000ba8 <__aeabi_d2uiz>
 8000d9a:	4604      	mov	r4, r0
 8000d9c:	f7ff fbb2 	bl	8000504 <__aeabi_ui2d>
 8000da0:	4b07      	ldr	r3, [pc, #28]	; (8000dc0 <__aeabi_d2ulz+0x38>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	f7ff fc28 	bl	80005f8 <__aeabi_dmul>
 8000da8:	4602      	mov	r2, r0
 8000daa:	460b      	mov	r3, r1
 8000dac:	4630      	mov	r0, r6
 8000dae:	4639      	mov	r1, r7
 8000db0:	f7ff fa6a 	bl	8000288 <__aeabi_dsub>
 8000db4:	f7ff fef8 	bl	8000ba8 <__aeabi_d2uiz>
 8000db8:	4621      	mov	r1, r4
 8000dba:	bdd0      	pop	{r4, r6, r7, pc}
 8000dbc:	3df00000 	.word	0x3df00000
 8000dc0:	41f00000 	.word	0x41f00000

08000dc4 <__udivmoddi4>:
 8000dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000dc8:	9d08      	ldr	r5, [sp, #32]
 8000dca:	4604      	mov	r4, r0
 8000dcc:	468e      	mov	lr, r1
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d14d      	bne.n	8000e6e <__udivmoddi4+0xaa>
 8000dd2:	428a      	cmp	r2, r1
 8000dd4:	4694      	mov	ip, r2
 8000dd6:	d969      	bls.n	8000eac <__udivmoddi4+0xe8>
 8000dd8:	fab2 f282 	clz	r2, r2
 8000ddc:	b152      	cbz	r2, 8000df4 <__udivmoddi4+0x30>
 8000dde:	fa01 f302 	lsl.w	r3, r1, r2
 8000de2:	f1c2 0120 	rsb	r1, r2, #32
 8000de6:	fa20 f101 	lsr.w	r1, r0, r1
 8000dea:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dee:	ea41 0e03 	orr.w	lr, r1, r3
 8000df2:	4094      	lsls	r4, r2
 8000df4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df8:	0c21      	lsrs	r1, r4, #16
 8000dfa:	fbbe f6f8 	udiv	r6, lr, r8
 8000dfe:	fa1f f78c 	uxth.w	r7, ip
 8000e02:	fb08 e316 	mls	r3, r8, r6, lr
 8000e06:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000e0a:	fb06 f107 	mul.w	r1, r6, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d90a      	bls.n	8000e28 <__udivmoddi4+0x64>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000e1a:	f080 811f 	bcs.w	800105c <__udivmoddi4+0x298>
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	f240 811c 	bls.w	800105c <__udivmoddi4+0x298>
 8000e24:	3e02      	subs	r6, #2
 8000e26:	4463      	add	r3, ip
 8000e28:	1a5b      	subs	r3, r3, r1
 8000e2a:	b2a4      	uxth	r4, r4
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e38:	fb00 f707 	mul.w	r7, r0, r7
 8000e3c:	42a7      	cmp	r7, r4
 8000e3e:	d90a      	bls.n	8000e56 <__udivmoddi4+0x92>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e48:	f080 810a 	bcs.w	8001060 <__udivmoddi4+0x29c>
 8000e4c:	42a7      	cmp	r7, r4
 8000e4e:	f240 8107 	bls.w	8001060 <__udivmoddi4+0x29c>
 8000e52:	4464      	add	r4, ip
 8000e54:	3802      	subs	r0, #2
 8000e56:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e5a:	1be4      	subs	r4, r4, r7
 8000e5c:	2600      	movs	r6, #0
 8000e5e:	b11d      	cbz	r5, 8000e68 <__udivmoddi4+0xa4>
 8000e60:	40d4      	lsrs	r4, r2
 8000e62:	2300      	movs	r3, #0
 8000e64:	e9c5 4300 	strd	r4, r3, [r5]
 8000e68:	4631      	mov	r1, r6
 8000e6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6e:	428b      	cmp	r3, r1
 8000e70:	d909      	bls.n	8000e86 <__udivmoddi4+0xc2>
 8000e72:	2d00      	cmp	r5, #0
 8000e74:	f000 80ef 	beq.w	8001056 <__udivmoddi4+0x292>
 8000e78:	2600      	movs	r6, #0
 8000e7a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e7e:	4630      	mov	r0, r6
 8000e80:	4631      	mov	r1, r6
 8000e82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e86:	fab3 f683 	clz	r6, r3
 8000e8a:	2e00      	cmp	r6, #0
 8000e8c:	d14a      	bne.n	8000f24 <__udivmoddi4+0x160>
 8000e8e:	428b      	cmp	r3, r1
 8000e90:	d302      	bcc.n	8000e98 <__udivmoddi4+0xd4>
 8000e92:	4282      	cmp	r2, r0
 8000e94:	f200 80f9 	bhi.w	800108a <__udivmoddi4+0x2c6>
 8000e98:	1a84      	subs	r4, r0, r2
 8000e9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e9e:	2001      	movs	r0, #1
 8000ea0:	469e      	mov	lr, r3
 8000ea2:	2d00      	cmp	r5, #0
 8000ea4:	d0e0      	beq.n	8000e68 <__udivmoddi4+0xa4>
 8000ea6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000eaa:	e7dd      	b.n	8000e68 <__udivmoddi4+0xa4>
 8000eac:	b902      	cbnz	r2, 8000eb0 <__udivmoddi4+0xec>
 8000eae:	deff      	udf	#255	; 0xff
 8000eb0:	fab2 f282 	clz	r2, r2
 8000eb4:	2a00      	cmp	r2, #0
 8000eb6:	f040 8092 	bne.w	8000fde <__udivmoddi4+0x21a>
 8000eba:	eba1 010c 	sub.w	r1, r1, ip
 8000ebe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ec2:	fa1f fe8c 	uxth.w	lr, ip
 8000ec6:	2601      	movs	r6, #1
 8000ec8:	0c20      	lsrs	r0, r4, #16
 8000eca:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ece:	fb07 1113 	mls	r1, r7, r3, r1
 8000ed2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed6:	fb0e f003 	mul.w	r0, lr, r3
 8000eda:	4288      	cmp	r0, r1
 8000edc:	d908      	bls.n	8000ef0 <__udivmoddi4+0x12c>
 8000ede:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee2:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000ee6:	d202      	bcs.n	8000eee <__udivmoddi4+0x12a>
 8000ee8:	4288      	cmp	r0, r1
 8000eea:	f200 80cb 	bhi.w	8001084 <__udivmoddi4+0x2c0>
 8000eee:	4643      	mov	r3, r8
 8000ef0:	1a09      	subs	r1, r1, r0
 8000ef2:	b2a4      	uxth	r4, r4
 8000ef4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ef8:	fb07 1110 	mls	r1, r7, r0, r1
 8000efc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000f00:	fb0e fe00 	mul.w	lr, lr, r0
 8000f04:	45a6      	cmp	lr, r4
 8000f06:	d908      	bls.n	8000f1a <__udivmoddi4+0x156>
 8000f08:	eb1c 0404 	adds.w	r4, ip, r4
 8000f0c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000f10:	d202      	bcs.n	8000f18 <__udivmoddi4+0x154>
 8000f12:	45a6      	cmp	lr, r4
 8000f14:	f200 80bb 	bhi.w	800108e <__udivmoddi4+0x2ca>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	eba4 040e 	sub.w	r4, r4, lr
 8000f1e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f22:	e79c      	b.n	8000e5e <__udivmoddi4+0x9a>
 8000f24:	f1c6 0720 	rsb	r7, r6, #32
 8000f28:	40b3      	lsls	r3, r6
 8000f2a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f2e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f32:	fa20 f407 	lsr.w	r4, r0, r7
 8000f36:	fa01 f306 	lsl.w	r3, r1, r6
 8000f3a:	431c      	orrs	r4, r3
 8000f3c:	40f9      	lsrs	r1, r7
 8000f3e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f42:	fa00 f306 	lsl.w	r3, r0, r6
 8000f46:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f4a:	0c20      	lsrs	r0, r4, #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fb09 1118 	mls	r1, r9, r8, r1
 8000f54:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f58:	fb08 f00e 	mul.w	r0, r8, lr
 8000f5c:	4288      	cmp	r0, r1
 8000f5e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f62:	d90b      	bls.n	8000f7c <__udivmoddi4+0x1b8>
 8000f64:	eb1c 0101 	adds.w	r1, ip, r1
 8000f68:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000f6c:	f080 8088 	bcs.w	8001080 <__udivmoddi4+0x2bc>
 8000f70:	4288      	cmp	r0, r1
 8000f72:	f240 8085 	bls.w	8001080 <__udivmoddi4+0x2bc>
 8000f76:	f1a8 0802 	sub.w	r8, r8, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1a09      	subs	r1, r1, r0
 8000f7e:	b2a4      	uxth	r4, r4
 8000f80:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f84:	fb09 1110 	mls	r1, r9, r0, r1
 8000f88:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f8c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f90:	458e      	cmp	lr, r1
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x1e2>
 8000f94:	eb1c 0101 	adds.w	r1, ip, r1
 8000f98:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000f9c:	d26c      	bcs.n	8001078 <__udivmoddi4+0x2b4>
 8000f9e:	458e      	cmp	lr, r1
 8000fa0:	d96a      	bls.n	8001078 <__udivmoddi4+0x2b4>
 8000fa2:	3802      	subs	r0, #2
 8000fa4:	4461      	add	r1, ip
 8000fa6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000faa:	fba0 9402 	umull	r9, r4, r0, r2
 8000fae:	eba1 010e 	sub.w	r1, r1, lr
 8000fb2:	42a1      	cmp	r1, r4
 8000fb4:	46c8      	mov	r8, r9
 8000fb6:	46a6      	mov	lr, r4
 8000fb8:	d356      	bcc.n	8001068 <__udivmoddi4+0x2a4>
 8000fba:	d053      	beq.n	8001064 <__udivmoddi4+0x2a0>
 8000fbc:	b15d      	cbz	r5, 8000fd6 <__udivmoddi4+0x212>
 8000fbe:	ebb3 0208 	subs.w	r2, r3, r8
 8000fc2:	eb61 010e 	sbc.w	r1, r1, lr
 8000fc6:	fa01 f707 	lsl.w	r7, r1, r7
 8000fca:	fa22 f306 	lsr.w	r3, r2, r6
 8000fce:	40f1      	lsrs	r1, r6
 8000fd0:	431f      	orrs	r7, r3
 8000fd2:	e9c5 7100 	strd	r7, r1, [r5]
 8000fd6:	2600      	movs	r6, #0
 8000fd8:	4631      	mov	r1, r6
 8000fda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fde:	f1c2 0320 	rsb	r3, r2, #32
 8000fe2:	40d8      	lsrs	r0, r3
 8000fe4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fe8:	fa21 f303 	lsr.w	r3, r1, r3
 8000fec:	4091      	lsls	r1, r2
 8000fee:	4301      	orrs	r1, r0
 8000ff0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ff4:	fa1f fe8c 	uxth.w	lr, ip
 8000ff8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ffc:	fb07 3610 	mls	r6, r7, r0, r3
 8001000:	0c0b      	lsrs	r3, r1, #16
 8001002:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001006:	fb00 f60e 	mul.w	r6, r0, lr
 800100a:	429e      	cmp	r6, r3
 800100c:	fa04 f402 	lsl.w	r4, r4, r2
 8001010:	d908      	bls.n	8001024 <__udivmoddi4+0x260>
 8001012:	eb1c 0303 	adds.w	r3, ip, r3
 8001016:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800101a:	d22f      	bcs.n	800107c <__udivmoddi4+0x2b8>
 800101c:	429e      	cmp	r6, r3
 800101e:	d92d      	bls.n	800107c <__udivmoddi4+0x2b8>
 8001020:	3802      	subs	r0, #2
 8001022:	4463      	add	r3, ip
 8001024:	1b9b      	subs	r3, r3, r6
 8001026:	b289      	uxth	r1, r1
 8001028:	fbb3 f6f7 	udiv	r6, r3, r7
 800102c:	fb07 3316 	mls	r3, r7, r6, r3
 8001030:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001034:	fb06 f30e 	mul.w	r3, r6, lr
 8001038:	428b      	cmp	r3, r1
 800103a:	d908      	bls.n	800104e <__udivmoddi4+0x28a>
 800103c:	eb1c 0101 	adds.w	r1, ip, r1
 8001040:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8001044:	d216      	bcs.n	8001074 <__udivmoddi4+0x2b0>
 8001046:	428b      	cmp	r3, r1
 8001048:	d914      	bls.n	8001074 <__udivmoddi4+0x2b0>
 800104a:	3e02      	subs	r6, #2
 800104c:	4461      	add	r1, ip
 800104e:	1ac9      	subs	r1, r1, r3
 8001050:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001054:	e738      	b.n	8000ec8 <__udivmoddi4+0x104>
 8001056:	462e      	mov	r6, r5
 8001058:	4628      	mov	r0, r5
 800105a:	e705      	b.n	8000e68 <__udivmoddi4+0xa4>
 800105c:	4606      	mov	r6, r0
 800105e:	e6e3      	b.n	8000e28 <__udivmoddi4+0x64>
 8001060:	4618      	mov	r0, r3
 8001062:	e6f8      	b.n	8000e56 <__udivmoddi4+0x92>
 8001064:	454b      	cmp	r3, r9
 8001066:	d2a9      	bcs.n	8000fbc <__udivmoddi4+0x1f8>
 8001068:	ebb9 0802 	subs.w	r8, r9, r2
 800106c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001070:	3801      	subs	r0, #1
 8001072:	e7a3      	b.n	8000fbc <__udivmoddi4+0x1f8>
 8001074:	4646      	mov	r6, r8
 8001076:	e7ea      	b.n	800104e <__udivmoddi4+0x28a>
 8001078:	4620      	mov	r0, r4
 800107a:	e794      	b.n	8000fa6 <__udivmoddi4+0x1e2>
 800107c:	4640      	mov	r0, r8
 800107e:	e7d1      	b.n	8001024 <__udivmoddi4+0x260>
 8001080:	46d0      	mov	r8, sl
 8001082:	e77b      	b.n	8000f7c <__udivmoddi4+0x1b8>
 8001084:	3b02      	subs	r3, #2
 8001086:	4461      	add	r1, ip
 8001088:	e732      	b.n	8000ef0 <__udivmoddi4+0x12c>
 800108a:	4630      	mov	r0, r6
 800108c:	e709      	b.n	8000ea2 <__udivmoddi4+0xde>
 800108e:	4464      	add	r4, ip
 8001090:	3802      	subs	r0, #2
 8001092:	e742      	b.n	8000f1a <__udivmoddi4+0x156>

08001094 <__aeabi_idiv0>:
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop

08001098 <ST7565_Select>:
uint8_t lcdRdy = 1;

//------------------------------------------------------------------------------

inline static void ST7565_Select()
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
#ifdef CS_PORT
	//--     HAL ------------------
	#ifdef ST7565_SPI_HAL
		//HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
		CS_GPIO_Port->BSRR = ( CS_Pin << 16 );
 800109c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80010a0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80010a4:	619a      	str	r2, [r3, #24]
	#ifdef ST7565_SPI_CMSIS
		CS_GPIO_Port->BSRR = ( CS_Pin << 16 );
	#endif
	//-----------------------------------------------------
#endif
}
 80010a6:	bf00      	nop
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr

080010b0 <ST7565_Unselect>:

//------------------------------------------------------------------------------

inline static void ST7565_Unselect()
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
#ifdef CS_PORT
	//--     HAL ------------------
	#ifdef ST7565_SPI_HAL
		//HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
		CS_GPIO_Port->BSRR = CS_Pin;
 80010b4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80010b8:	2210      	movs	r2, #16
 80010ba:	619a      	str	r2, [r3, #24]
	#ifdef ST7565_SPI_CMSIS
		CS_GPIO_Port->BSRR = CS_Pin;
	#endif
	//-----------------------------------------------------
#endif
}
 80010bc:	bf00      	nop
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
	...

080010c8 <ST7565_Reset>:
	* @brief	 (  ):    
	* @param	(  ):	
	* @return  (  ):	
*******************************************************************************/
void ST7565_Reset()
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
	RES_GPIO_Port->BSRR = (RES_Pin << 16);//HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_RESET );
 80010cc:	4b07      	ldr	r3, [pc, #28]	; (80010ec <ST7565_Reset+0x24>)
 80010ce:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80010d2:	619a      	str	r2, [r3, #24]
	HAL_Delay(1);
 80010d4:	2001      	movs	r0, #1
 80010d6:	f005 fd0b 	bl	8006af0 <HAL_Delay>
	
	RES_GPIO_Port->BSRR = RES_Pin;//HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_SET );
 80010da:	4b04      	ldr	r3, [pc, #16]	; (80010ec <ST7565_Reset+0x24>)
 80010dc:	2204      	movs	r2, #4
 80010de:	619a      	str	r2, [r3, #24]
	HAL_Delay(1);
 80010e0:	2001      	movs	r0, #1
 80010e2:	f005 fd05 	bl	8006af0 <HAL_Delay>
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	48000c00 	.word	0x48000c00

080010f0 <ST7565_w_dats>:
//--------------------------------------------------------------------------------
#ifdef SET_NEW_PROC
inline static void ST7565_w_dats(uint8_t *Data, uint16_t len)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	460b      	mov	r3, r1
 80010fa:	807b      	strh	r3, [r7, #2]
	DC_GPIO_Port->BSRR = DC_Pin;//HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 80010fc:	4b1d      	ldr	r3, [pc, #116]	; (8001174 <ST7565_w_dats+0x84>)
 80010fe:	2220      	movs	r2, #32
 8001100:	619a      	str	r2, [r3, #24]

	if (with_dma) {
 8001102:	4b1d      	ldr	r3, [pc, #116]	; (8001178 <ST7565_w_dats+0x88>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d018      	beq.n	800113c <ST7565_w_dats+0x4c>
		lcdRdy = 0;
 800110a:	4b1c      	ldr	r3, [pc, #112]	; (800117c <ST7565_w_dats+0x8c>)
 800110c:	2200      	movs	r2, #0
 800110e:	701a      	strb	r2, [r3, #0]
		if (HAL_SPI_Transmit_DMA(&ST7565_SPI_HAL, Data, len) != HAL_OK) devError |= devLCD;
 8001110:	887b      	ldrh	r3, [r7, #2]
 8001112:	461a      	mov	r2, r3
 8001114:	6879      	ldr	r1, [r7, #4]
 8001116:	481a      	ldr	r0, [pc, #104]	; (8001180 <ST7565_w_dats+0x90>)
 8001118:	f00a faea 	bl	800b6f0 <HAL_SPI_Transmit_DMA>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d006      	beq.n	8001130 <ST7565_w_dats+0x40>
 8001122:	4b18      	ldr	r3, [pc, #96]	; (8001184 <ST7565_w_dats+0x94>)
 8001124:	881b      	ldrh	r3, [r3, #0]
 8001126:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800112a:	b29a      	uxth	r2, r3
 800112c:	4b15      	ldr	r3, [pc, #84]	; (8001184 <ST7565_w_dats+0x94>)
 800112e:	801a      	strh	r2, [r3, #0]
		while (!lcdRdy) {};
 8001130:	bf00      	nop
 8001132:	4b12      	ldr	r3, [pc, #72]	; (800117c <ST7565_w_dats+0x8c>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d0fb      	beq.n	8001132 <ST7565_w_dats+0x42>
	} else {
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Data, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
	}
}
 800113a:	e017      	b.n	800116c <ST7565_w_dats+0x7c>
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Data, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
 800113c:	887a      	ldrh	r2, [r7, #2]
 800113e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001142:	6879      	ldr	r1, [r7, #4]
 8001144:	480e      	ldr	r0, [pc, #56]	; (8001180 <ST7565_w_dats+0x90>)
 8001146:	f009 fe22 	bl	800ad8e <HAL_SPI_Transmit>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d006      	beq.n	800115e <ST7565_w_dats+0x6e>
 8001150:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <ST7565_w_dats+0x94>)
 8001152:	881b      	ldrh	r3, [r3, #0]
 8001154:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001158:	b29a      	uxth	r2, r3
 800115a:	4b0a      	ldr	r3, [pc, #40]	; (8001184 <ST7565_w_dats+0x94>)
 800115c:	801a      	strh	r2, [r3, #0]
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
 800115e:	bf00      	nop
 8001160:	4807      	ldr	r0, [pc, #28]	; (8001180 <ST7565_w_dats+0x90>)
 8001162:	f00a fe63 	bl	800be2c <HAL_SPI_GetState>
 8001166:	4603      	mov	r3, r0
 8001168:	2b01      	cmp	r3, #1
 800116a:	d1f9      	bne.n	8001160 <ST7565_w_dats+0x70>
}
 800116c:	bf00      	nop
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	48000400 	.word	0x48000400
 8001178:	2000083c 	.word	0x2000083c
 800117c:	20000000 	.word	0x20000000
 8001180:	20000948 	.word	0x20000948
 8001184:	20001480 	.word	0x20001480

08001188 <ST7565_w_cmds>:
//
inline static void ST7565_w_cmds(uint8_t *Command, uint16_t len)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 8001190:	460b      	mov	r3, r1
 8001192:	807b      	strh	r3, [r7, #2]
	DC_GPIO_Port->BSRR = (DC_Pin << 16);//HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET);
 8001194:	4b1e      	ldr	r3, [pc, #120]	; (8001210 <ST7565_w_cmds+0x88>)
 8001196:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800119a:	619a      	str	r2, [r3, #24]

	if (with_dma) {
 800119c:	4b1d      	ldr	r3, [pc, #116]	; (8001214 <ST7565_w_cmds+0x8c>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d018      	beq.n	80011d6 <ST7565_w_cmds+0x4e>
		lcdRdy = 0;
 80011a4:	4b1c      	ldr	r3, [pc, #112]	; (8001218 <ST7565_w_cmds+0x90>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	701a      	strb	r2, [r3, #0]
		if (HAL_SPI_Transmit_DMA(&ST7565_SPI_HAL, Command, len) != HAL_OK) devError |= devLCD;
 80011aa:	887b      	ldrh	r3, [r7, #2]
 80011ac:	461a      	mov	r2, r3
 80011ae:	6879      	ldr	r1, [r7, #4]
 80011b0:	481a      	ldr	r0, [pc, #104]	; (800121c <ST7565_w_cmds+0x94>)
 80011b2:	f00a fa9d 	bl	800b6f0 <HAL_SPI_Transmit_DMA>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d006      	beq.n	80011ca <ST7565_w_cmds+0x42>
 80011bc:	4b18      	ldr	r3, [pc, #96]	; (8001220 <ST7565_w_cmds+0x98>)
 80011be:	881b      	ldrh	r3, [r3, #0]
 80011c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011c4:	b29a      	uxth	r2, r3
 80011c6:	4b16      	ldr	r3, [pc, #88]	; (8001220 <ST7565_w_cmds+0x98>)
 80011c8:	801a      	strh	r2, [r3, #0]
		while (!lcdRdy) {};
 80011ca:	bf00      	nop
 80011cc:	4b12      	ldr	r3, [pc, #72]	; (8001218 <ST7565_w_cmds+0x90>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d0fb      	beq.n	80011cc <ST7565_w_cmds+0x44>
	} else {
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Command, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
	}
}
 80011d4:	e017      	b.n	8001206 <ST7565_w_cmds+0x7e>
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Command, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
 80011d6:	887a      	ldrh	r2, [r7, #2]
 80011d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011dc:	6879      	ldr	r1, [r7, #4]
 80011de:	480f      	ldr	r0, [pc, #60]	; (800121c <ST7565_w_cmds+0x94>)
 80011e0:	f009 fdd5 	bl	800ad8e <HAL_SPI_Transmit>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d006      	beq.n	80011f8 <ST7565_w_cmds+0x70>
 80011ea:	4b0d      	ldr	r3, [pc, #52]	; (8001220 <ST7565_w_cmds+0x98>)
 80011ec:	881b      	ldrh	r3, [r3, #0]
 80011ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011f2:	b29a      	uxth	r2, r3
 80011f4:	4b0a      	ldr	r3, [pc, #40]	; (8001220 <ST7565_w_cmds+0x98>)
 80011f6:	801a      	strh	r2, [r3, #0]
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
 80011f8:	bf00      	nop
 80011fa:	4808      	ldr	r0, [pc, #32]	; (800121c <ST7565_w_cmds+0x94>)
 80011fc:	f00a fe16 	bl	800be2c <HAL_SPI_GetState>
 8001200:	4603      	mov	r3, r0
 8001202:	2b01      	cmp	r3, #1
 8001204:	d1f9      	bne.n	80011fa <ST7565_w_cmds+0x72>
}
 8001206:	bf00      	nop
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	48000400 	.word	0x48000400
 8001214:	2000083c 	.word	0x2000083c
 8001218:	20000000 	.word	0x20000000
 800121c:	20000948 	.word	0x20000948
 8001220:	20001480 	.word	0x20001480

08001224 <ST7565_SetX>:
inline static void ST7565_SetX(uint8_t x)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	71fb      	strb	r3, [r7, #7]
	uint8_t bytes[] = { ((x & 0xf0) >> 4) | 0x10, x & 0x0f };
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	091b      	lsrs	r3, r3, #4
 8001232:	b2db      	uxtb	r3, r3
 8001234:	f043 0310 	orr.w	r3, r3, #16
 8001238:	b2db      	uxtb	r3, r3
 800123a:	733b      	strb	r3, [r7, #12]
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	f003 030f 	and.w	r3, r3, #15
 8001242:	b2db      	uxtb	r3, r3
 8001244:	737b      	strb	r3, [r7, #13]
	ST7565_w_cmds(bytes, 2);
 8001246:	f107 030c 	add.w	r3, r7, #12
 800124a:	2102      	movs	r1, #2
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff ff9b 	bl	8001188 <ST7565_w_cmds>
}
 8001252:	bf00      	nop
 8001254:	3710      	adds	r7, #16
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}

0800125a <ST7565_SetY>:
//
inline static void ST7565_SetY(uint8_t y)
{
 800125a:	b580      	push	{r7, lr}
 800125c:	b084      	sub	sp, #16
 800125e:	af00      	add	r7, sp, #0
 8001260:	4603      	mov	r3, r0
 8001262:	71fb      	strb	r3, [r7, #7]
	uint8_t byte = (y & 0x07) | 0xB0;
 8001264:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001268:	f003 0307 	and.w	r3, r3, #7
 800126c:	b25b      	sxtb	r3, r3
 800126e:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8001272:	b25b      	sxtb	r3, r3
 8001274:	b2db      	uxtb	r3, r3
 8001276:	73fb      	strb	r3, [r7, #15]
	ST7565_w_cmds(&byte, 1);
 8001278:	f107 030f 	add.w	r3, r7, #15
 800127c:	2101      	movs	r1, #1
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff ff82 	bl	8001188 <ST7565_w_cmds>
}
 8001284:	bf00      	nop
 8001286:	3710      	adds	r7, #16
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}

0800128c <ST7565_Display_fill>:
								(           )
								 ST7565_Update()   
	* @return  (  ):	
*******************************************************************************/
void ST7565_Display_fill(uint8_t fill)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	71fb      	strb	r3, [r7, #7]
uint8_t page;//, column;
	
	memset(ST7565_buffer, fill, (SCREEN_WIDTH * SCREEN_HEIGHT / 8));	//      0x00
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800129c:	4619      	mov	r1, r3
 800129e:	4814      	ldr	r0, [pc, #80]	; (80012f0 <ST7565_Display_fill+0x64>)
 80012a0:	f010 fd40 	bl	8011d24 <memset>
	
	ST7565_Select();
 80012a4:	f7ff fef8 	bl	8001098 <ST7565_Select>
#ifdef SET_NEW_PROC
	uint8_t dta[] = {0, 0x10, 0};
 80012a8:	4a12      	ldr	r2, [pc, #72]	; (80012f4 <ST7565_Display_fill+0x68>)
 80012aa:	f107 030c 	add.w	r3, r7, #12
 80012ae:	6812      	ldr	r2, [r2, #0]
 80012b0:	4611      	mov	r1, r2
 80012b2:	8019      	strh	r1, [r3, #0]
 80012b4:	3302      	adds	r3, #2
 80012b6:	0c12      	lsrs	r2, r2, #16
 80012b8:	701a      	strb	r2, [r3, #0]
#endif
	for (page = 0xB7; page >= 0xB0; page-- ) {
 80012ba:	23b7      	movs	r3, #183	; 0xb7
 80012bc:	73fb      	strb	r3, [r7, #15]
 80012be:	e00e      	b.n	80012de <ST7565_Display_fill+0x52>
		ST7565_w_cmd(page);  //set page address
		ST7565_w_cmd(0x10);  //set Column address MSB   
		ST7565_w_cmd(0x00);  //set column address LSB
		for (column = 0; column < 131; column++) ST7565_w_dat(fill);
#else
		dta[0] = page;
 80012c0:	7bfb      	ldrb	r3, [r7, #15]
 80012c2:	733b      	strb	r3, [r7, #12]
		ST7565_w_cmds(dta, sizeof(dta));
 80012c4:	f107 030c 	add.w	r3, r7, #12
 80012c8:	2103      	movs	r1, #3
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff ff5c 	bl	8001188 <ST7565_w_cmds>
		ST7565_w_dats(ST7565_buffer, 131);
 80012d0:	2183      	movs	r1, #131	; 0x83
 80012d2:	4807      	ldr	r0, [pc, #28]	; (80012f0 <ST7565_Display_fill+0x64>)
 80012d4:	f7ff ff0c 	bl	80010f0 <ST7565_w_dats>
	for (page = 0xB7; page >= 0xB0; page-- ) {
 80012d8:	7bfb      	ldrb	r3, [r7, #15]
 80012da:	3b01      	subs	r3, #1
 80012dc:	73fb      	strb	r3, [r7, #15]
 80012de:	7bfb      	ldrb	r3, [r7, #15]
 80012e0:	2baf      	cmp	r3, #175	; 0xaf
 80012e2:	d8ed      	bhi.n	80012c0 <ST7565_Display_fill+0x34>
#endif
    }
		
	ST7565_Unselect();
 80012e4:	f7ff fee4 	bl	80010b0 <ST7565_Unselect>
}
 80012e8:	bf00      	nop
 80012ea:	3710      	adds	r7, #16
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	2000043c 	.word	0x2000043c
 80012f4:	08016300 	.word	0x08016300

080012f8 <ST7565_Init>:
	* @brief	 (  ):    (         )
	* @param	(  ):	
	* @return  (  ):	
*******************************************************************************/
void ST7565_Init()
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
	ST7565_Select();
 80012fe:	f7ff fecb 	bl	8001098 <ST7565_Select>
	ST7565_w_cmd(CMD_DISPLAY_ON);    		//Display on
	//   CMD_SET_DISP_NORMAL - OFF    CMD_SET_DISP_REVERSE - ON
	ST7565_w_cmd(CMD_SET_DISP_NORMAL);
	//HAL_Delay(1);//1
#else
	uint8_t dta[] = {
 8001302:	4a09      	ldr	r2, [pc, #36]	; (8001328 <ST7565_Init+0x30>)
 8001304:	1d3b      	adds	r3, r7, #4
 8001306:	ca07      	ldmia	r2, {r0, r1, r2}
 8001308:	c303      	stmia	r3!, {r0, r1}
 800130a:	801a      	strh	r2, [r3, #0]
	};
	#if defined (SCREEN_ORIENTATION_180)
		dta[1] = CMD_SET_ADC_REVERSE;    	//ADC selection(SEG0->SEG128)  CMD_SET_ADC_NORMAL   ( )
		dta[2] = CMD_SET_COM_NORMAL;    		//SHL selection(COM0->COM64)   CMD_SET_COM_REVERSE   (  )
	#endif
	ST7565_w_cmds(dta, sizeof(dta));
 800130c:	1d3b      	adds	r3, r7, #4
 800130e:	210a      	movs	r1, #10
 8001310:	4618      	mov	r0, r3
 8001312:	f7ff ff39 	bl	8001188 <ST7565_w_cmds>
#endif
	
	ST7565_Display_fill(0);
 8001316:	2000      	movs	r0, #0
 8001318:	f7ff ffb8 	bl	800128c <ST7565_Display_fill>
	
	ST7565_Unselect();
 800131c:	f7ff fec8 	bl	80010b0 <ST7565_Unselect>
   
}
 8001320:	bf00      	nop
 8001322:	3710      	adds	r7, #16
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	08016304 	.word	0x08016304

0800132c <ST7565_CMD_DISPLAY>:
//--------------------------------------------------------------------------------
void ST7565_CMD_DISPLAY(uint8_t byte)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	4603      	mov	r3, r0
 8001334:	71fb      	strb	r3, [r7, #7]
#ifdef SET_NEW_PROC
	ST7565_w_cmds(&byte, 1);
 8001336:	1dfb      	adds	r3, r7, #7
 8001338:	2101      	movs	r1, #1
 800133a:	4618      	mov	r0, r3
 800133c:	f7ff ff24 	bl	8001188 <ST7565_w_cmds>
#else
	ST7565_w_cmd(byte);
#endif
}
 8001340:	bf00      	nop
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}

08001348 <ST7565_Draw_pixel>:
	* @param	(  ):	 X(0 - 127)   Y(0 - 63)  color 1 or 0
	* @return  (  ):	
*******************************************************************************/
// X(0 - 127)  Y(0 - 63)
void ST7565_Draw_pixel(int16_t x, int16_t y, uint8_t color)
{
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	4603      	mov	r3, r0
 8001350:	80fb      	strh	r3, [r7, #6]
 8001352:	460b      	mov	r3, r1
 8001354:	80bb      	strh	r3, [r7, #4]
 8001356:	4613      	mov	r3, r2
 8001358:	70fb      	strb	r3, [r7, #3]
    if (x >= SCREEN_WIDTH || x < 0 || y >= SCREEN_HEIGHT || y < 0) return;
 800135a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800135e:	2b7f      	cmp	r3, #127	; 0x7f
 8001360:	dc4c      	bgt.n	80013fc <ST7565_Draw_pixel+0xb4>
 8001362:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001366:	2b00      	cmp	r3, #0
 8001368:	db48      	blt.n	80013fc <ST7565_Draw_pixel+0xb4>
 800136a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800136e:	2b3f      	cmp	r3, #63	; 0x3f
 8001370:	dc44      	bgt.n	80013fc <ST7565_Draw_pixel+0xb4>
 8001372:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001376:	2b00      	cmp	r3, #0
 8001378:	db40      	blt.n	80013fc <ST7565_Draw_pixel+0xb4>

    uint16_t array_pos = x + ((y >> 3) * SCREEN_WIDTH );
 800137a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800137e:	10db      	asrs	r3, r3, #3
 8001380:	b21b      	sxth	r3, r3
 8001382:	b29b      	uxth	r3, r3
 8001384:	01db      	lsls	r3, r3, #7
 8001386:	b29a      	uxth	r2, r3
 8001388:	88fb      	ldrh	r3, [r7, #6]
 800138a:	4413      	add	r3, r2
 800138c:	81fb      	strh	r3, [r7, #14]

    if (color) {
 800138e:	78fb      	ldrb	r3, [r7, #3]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d018      	beq.n	80013c6 <ST7565_Draw_pixel+0x7e>
        ST7565_buffer[array_pos] |= 1 << (y % 8);
 8001394:	89fb      	ldrh	r3, [r7, #14]
 8001396:	4a1c      	ldr	r2, [pc, #112]	; (8001408 <ST7565_Draw_pixel+0xc0>)
 8001398:	5cd3      	ldrb	r3, [r2, r3]
 800139a:	b25a      	sxtb	r2, r3
 800139c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80013a0:	4259      	negs	r1, r3
 80013a2:	f003 0307 	and.w	r3, r3, #7
 80013a6:	f001 0107 	and.w	r1, r1, #7
 80013aa:	bf58      	it	pl
 80013ac:	424b      	negpl	r3, r1
 80013ae:	b21b      	sxth	r3, r3
 80013b0:	4619      	mov	r1, r3
 80013b2:	2301      	movs	r3, #1
 80013b4:	408b      	lsls	r3, r1
 80013b6:	b25b      	sxtb	r3, r3
 80013b8:	4313      	orrs	r3, r2
 80013ba:	b25a      	sxtb	r2, r3
 80013bc:	89fb      	ldrh	r3, [r7, #14]
 80013be:	b2d1      	uxtb	r1, r2
 80013c0:	4a11      	ldr	r2, [pc, #68]	; (8001408 <ST7565_Draw_pixel+0xc0>)
 80013c2:	54d1      	strb	r1, [r2, r3]
 80013c4:	e01b      	b.n	80013fe <ST7565_Draw_pixel+0xb6>
    } else {
        ST7565_buffer[array_pos] &= 0xFF ^ 1 << (y % 8);
 80013c6:	89fb      	ldrh	r3, [r7, #14]
 80013c8:	4a0f      	ldr	r2, [pc, #60]	; (8001408 <ST7565_Draw_pixel+0xc0>)
 80013ca:	5cd3      	ldrb	r3, [r2, r3]
 80013cc:	b25a      	sxtb	r2, r3
 80013ce:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80013d2:	4259      	negs	r1, r3
 80013d4:	f003 0307 	and.w	r3, r3, #7
 80013d8:	f001 0107 	and.w	r1, r1, #7
 80013dc:	bf58      	it	pl
 80013de:	424b      	negpl	r3, r1
 80013e0:	b21b      	sxth	r3, r3
 80013e2:	4619      	mov	r1, r3
 80013e4:	2301      	movs	r3, #1
 80013e6:	408b      	lsls	r3, r1
 80013e8:	b25b      	sxtb	r3, r3
 80013ea:	43db      	mvns	r3, r3
 80013ec:	b25b      	sxtb	r3, r3
 80013ee:	4013      	ands	r3, r2
 80013f0:	b25a      	sxtb	r2, r3
 80013f2:	89fb      	ldrh	r3, [r7, #14]
 80013f4:	b2d1      	uxtb	r1, r2
 80013f6:	4a04      	ldr	r2, [pc, #16]	; (8001408 <ST7565_Draw_pixel+0xc0>)
 80013f8:	54d1      	strb	r1, [r2, r3]
 80013fa:	e000      	b.n	80013fe <ST7565_Draw_pixel+0xb6>
    if (x >= SCREEN_WIDTH || x < 0 || y >= SCREEN_HEIGHT || y < 0) return;
 80013fc:	bf00      	nop
    }
}
 80013fe:	3714      	adds	r7, #20
 8001400:	46bd      	mov	sp, r7
 8001402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001406:	4770      	bx	lr
 8001408:	2000043c 	.word	0x2000043c

0800140c <ST7565_Update>:
	* @brief	 (  ):      
	* @param	(  ):	
	* @return  (  ):	
*******************************************************************************/
void ST7565_Update()
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
uint8_t x, y;
		
	ST7565_Select();
 8001412:	f7ff fe41 	bl	8001098 <ST7565_Select>

  	for (y = 0; y < 8; y++) {
 8001416:	2300      	movs	r3, #0
 8001418:	71bb      	strb	r3, [r7, #6]
 800141a:	e01d      	b.n	8001458 <ST7565_Update+0x4c>
		ST7565_SetX(0);	
 800141c:	2000      	movs	r0, #0
 800141e:	f7ff ff01 	bl	8001224 <ST7565_SetX>
		ST7565_SetY(y);
 8001422:	79bb      	ldrb	r3, [r7, #6]
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff ff18 	bl	800125a <ST7565_SetY>
		for (x = 0; x < 128; x++) {
 800142a:	2300      	movs	r3, #0
 800142c:	71fb      	strb	r3, [r7, #7]
 800142e:	e00c      	b.n	800144a <ST7565_Update+0x3e>
			ST7565_w_dats(&ST7565_buffer[x + 128 * y], 1);
 8001430:	79fa      	ldrb	r2, [r7, #7]
 8001432:	79bb      	ldrb	r3, [r7, #6]
 8001434:	01db      	lsls	r3, r3, #7
 8001436:	4413      	add	r3, r2
 8001438:	4a0d      	ldr	r2, [pc, #52]	; (8001470 <ST7565_Update+0x64>)
 800143a:	4413      	add	r3, r2
 800143c:	2101      	movs	r1, #1
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff fe56 	bl	80010f0 <ST7565_w_dats>
		for (x = 0; x < 128; x++) {
 8001444:	79fb      	ldrb	r3, [r7, #7]
 8001446:	3301      	adds	r3, #1
 8001448:	71fb      	strb	r3, [r7, #7]
 800144a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144e:	2b00      	cmp	r3, #0
 8001450:	daee      	bge.n	8001430 <ST7565_Update+0x24>
  	for (y = 0; y < 8; y++) {
 8001452:	79bb      	ldrb	r3, [r7, #6]
 8001454:	3301      	adds	r3, #1
 8001456:	71bb      	strb	r3, [r7, #6]
 8001458:	79bb      	ldrb	r3, [r7, #6]
 800145a:	2b07      	cmp	r3, #7
 800145c:	d9de      	bls.n	800141c <ST7565_Update+0x10>
		}
	}
	
	ST7565_Unselect();
 800145e:	f7ff fe27 	bl	80010b0 <ST7565_Unselect>
	HAL_Delay(100);
 8001462:	2064      	movs	r0, #100	; 0x64
 8001464:	f005 fb44 	bl	8006af0 <HAL_Delay>
}
 8001468:	bf00      	nop
 800146a:	3708      	adds	r7, #8
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	2000043c 	.word	0x2000043c

08001474 <ST7565_DrawChar>:
	* @brief	 (  ):    1    
	* @param	(  ):	 X(0 - 127)  Y(0 - 63), , , ,  1  0
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawChar(int16_t x, int16_t y, unsigned char ch, FontDef_t* Font, uint8_t multiplier, uint8_t color)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b088      	sub	sp, #32
 8001478:	af00      	add	r7, sp, #0
 800147a:	607b      	str	r3, [r7, #4]
 800147c:	4603      	mov	r3, r0
 800147e:	81fb      	strh	r3, [r7, #14]
 8001480:	460b      	mov	r3, r1
 8001482:	81bb      	strh	r3, [r7, #12]
 8001484:	4613      	mov	r3, r2
 8001486:	72fb      	strb	r3, [r7, #11]
uint16_t i, j;
uint16_t b;
int16_t X = x, Y = y;
 8001488:	89fb      	ldrh	r3, [r7, #14]
 800148a:	833b      	strh	r3, [r7, #24]
 800148c:	89bb      	ldrh	r3, [r7, #12]
 800148e:	82fb      	strh	r3, [r7, #22]
int16_t xx, yy;
	
	if (multiplier < 1) multiplier = 1;
 8001490:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001494:	2b00      	cmp	r3, #0
 8001496:	d102      	bne.n	800149e <ST7565_DrawChar+0x2a>
 8001498:	2301      	movs	r3, #1
 800149a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	
	// Check available space in LCD
	if (SCREEN_WIDTH >= ( x + Font->FontWidth) || SCREEN_HEIGHT >= ( y + Font->FontHeight)) {
 800149e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014a2:	687a      	ldr	r2, [r7, #4]
 80014a4:	7812      	ldrb	r2, [r2, #0]
 80014a6:	4413      	add	r3, r2
 80014a8:	2b80      	cmp	r3, #128	; 0x80
 80014aa:	dd07      	ble.n	80014bc <ST7565_DrawChar+0x48>
 80014ac:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80014b0:	687a      	ldr	r2, [r7, #4]
 80014b2:	7852      	ldrb	r2, [r2, #1]
 80014b4:	4413      	add	r3, r2
 80014b6:	2b40      	cmp	r3, #64	; 0x40
 80014b8:	f300 8154 	bgt.w	8001764 <ST7565_DrawChar+0x2f0>
		// Go through font
		for (i = 0; i < Font->FontHeight; i++) {
 80014bc:	2300      	movs	r3, #0
 80014be:	83fb      	strh	r3, [r7, #30]
 80014c0:	e149      	b.n	8001756 <ST7565_DrawChar+0x2e2>
			if (ch < 127) {
 80014c2:	7afb      	ldrb	r3, [r7, #11]
 80014c4:	2b7e      	cmp	r3, #126	; 0x7e
 80014c6:	d80f      	bhi.n	80014e8 <ST7565_DrawChar+0x74>
				b = Font->data[(ch - 32) * Font->FontHeight + i];
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f8d3 2002 	ldr.w	r2, [r3, #2]
 80014ce:	7afb      	ldrb	r3, [r7, #11]
 80014d0:	3b20      	subs	r3, #32
 80014d2:	6879      	ldr	r1, [r7, #4]
 80014d4:	7849      	ldrb	r1, [r1, #1]
 80014d6:	fb03 f101 	mul.w	r1, r3, r1
 80014da:	8bfb      	ldrh	r3, [r7, #30]
 80014dc:	440b      	add	r3, r1
 80014de:	005b      	lsls	r3, r3, #1
 80014e0:	4413      	add	r3, r2
 80014e2:	881b      	ldrh	r3, [r3, #0]
 80014e4:	837b      	strh	r3, [r7, #26]
 80014e6:	e0af      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch > 191) {
 80014e8:	7afb      	ldrb	r3, [r7, #11]
 80014ea:	2bbf      	cmp	r3, #191	; 0xbf
 80014ec:	d90f      	bls.n	800150e <ST7565_DrawChar+0x9a>
				// +96           96 
				//              
				//      95   
				//     +96  
				b = Font->data[((ch - 192) + 96) * Font->FontHeight + i];
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	f8d3 2002 	ldr.w	r2, [r3, #2]
 80014f4:	7afb      	ldrb	r3, [r7, #11]
 80014f6:	3b60      	subs	r3, #96	; 0x60
 80014f8:	6879      	ldr	r1, [r7, #4]
 80014fa:	7849      	ldrb	r1, [r1, #1]
 80014fc:	fb03 f101 	mul.w	r1, r3, r1
 8001500:	8bfb      	ldrh	r3, [r7, #30]
 8001502:	440b      	add	r3, r1
 8001504:	005b      	lsls	r3, r3, #1
 8001506:	4413      	add	r3, r2
 8001508:	881b      	ldrh	r3, [r3, #0]
 800150a:	837b      	strh	r3, [r7, #26]
 800150c:	e09c      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch == 168) {	// 168   ASCII - 
 800150e:	7afb      	ldrb	r3, [r7, #11]
 8001510:	2ba8      	cmp	r3, #168	; 0xa8
 8001512:	d111      	bne.n	8001538 <ST7565_DrawChar+0xc4>
				// 160  (   ) 
				b = Font->data[160 * Font->FontHeight + i];
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f8d3 2002 	ldr.w	r2, [r3, #2]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	785b      	ldrb	r3, [r3, #1]
 800151e:	4619      	mov	r1, r3
 8001520:	460b      	mov	r3, r1
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	440b      	add	r3, r1
 8001526:	015b      	lsls	r3, r3, #5
 8001528:	4619      	mov	r1, r3
 800152a:	8bfb      	ldrh	r3, [r7, #30]
 800152c:	440b      	add	r3, r1
 800152e:	005b      	lsls	r3, r3, #1
 8001530:	4413      	add	r3, r2
 8001532:	881b      	ldrh	r3, [r3, #0]
 8001534:	837b      	strh	r3, [r7, #26]
 8001536:	e087      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch == 184) {	// 184   ASCII - 
 8001538:	7afb      	ldrb	r3, [r7, #11]
 800153a:	2bb8      	cmp	r3, #184	; 0xb8
 800153c:	d111      	bne.n	8001562 <ST7565_DrawChar+0xee>
				// 161   (   ) 
				b = Font->data[161 * Font->FontHeight + i];
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	f8d3 1002 	ldr.w	r1, [r3, #2]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	785b      	ldrb	r3, [r3, #1]
 8001548:	461a      	mov	r2, r3
 800154a:	4613      	mov	r3, r2
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	4413      	add	r3, r2
 8001550:	015b      	lsls	r3, r3, #5
 8001552:	441a      	add	r2, r3
 8001554:	8bfb      	ldrh	r3, [r7, #30]
 8001556:	4413      	add	r3, r2
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	440b      	add	r3, r1
 800155c:	881b      	ldrh	r3, [r3, #0]
 800155e:	837b      	strh	r3, [r7, #26]
 8001560:	e072      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch == 170) {	// 168   ASCII - 
 8001562:	7afb      	ldrb	r3, [r7, #11]
 8001564:	2baa      	cmp	r3, #170	; 0xaa
 8001566:	d10f      	bne.n	8001588 <ST7565_DrawChar+0x114>
				// 162  (   )
				b = Font->data[162 * Font->FontHeight + i];
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	f8d3 2002 	ldr.w	r2, [r3, #2]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	785b      	ldrb	r3, [r3, #1]
 8001572:	4619      	mov	r1, r3
 8001574:	23a2      	movs	r3, #162	; 0xa2
 8001576:	fb03 f101 	mul.w	r1, r3, r1
 800157a:	8bfb      	ldrh	r3, [r7, #30]
 800157c:	440b      	add	r3, r1
 800157e:	005b      	lsls	r3, r3, #1
 8001580:	4413      	add	r3, r2
 8001582:	881b      	ldrh	r3, [r3, #0]
 8001584:	837b      	strh	r3, [r7, #26]
 8001586:	e05f      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch == 175) {	// 184   ASCII - 
 8001588:	7afb      	ldrb	r3, [r7, #11]
 800158a:	2baf      	cmp	r3, #175	; 0xaf
 800158c:	d10f      	bne.n	80015ae <ST7565_DrawChar+0x13a>
				// 163   (   )
				b = Font->data[163 * Font->FontHeight + i];
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	f8d3 2002 	ldr.w	r2, [r3, #2]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	785b      	ldrb	r3, [r3, #1]
 8001598:	4619      	mov	r1, r3
 800159a:	23a3      	movs	r3, #163	; 0xa3
 800159c:	fb03 f101 	mul.w	r1, r3, r1
 80015a0:	8bfb      	ldrh	r3, [r7, #30]
 80015a2:	440b      	add	r3, r1
 80015a4:	005b      	lsls	r3, r3, #1
 80015a6:	4413      	add	r3, r2
 80015a8:	881b      	ldrh	r3, [r3, #0]
 80015aa:	837b      	strh	r3, [r7, #26]
 80015ac:	e04c      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch == 178) {	// 168   ASCII - 
 80015ae:	7afb      	ldrb	r3, [r7, #11]
 80015b0:	2bb2      	cmp	r3, #178	; 0xb2
 80015b2:	d10f      	bne.n	80015d4 <ST7565_DrawChar+0x160>
				// 164  (   )
				b = Font->data[164 * Font->FontHeight + i];
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	f8d3 2002 	ldr.w	r2, [r3, #2]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	785b      	ldrb	r3, [r3, #1]
 80015be:	4619      	mov	r1, r3
 80015c0:	23a4      	movs	r3, #164	; 0xa4
 80015c2:	fb03 f101 	mul.w	r1, r3, r1
 80015c6:	8bfb      	ldrh	r3, [r7, #30]
 80015c8:	440b      	add	r3, r1
 80015ca:	005b      	lsls	r3, r3, #1
 80015cc:	4413      	add	r3, r2
 80015ce:	881b      	ldrh	r3, [r3, #0]
 80015d0:	837b      	strh	r3, [r7, #26]
 80015d2:	e039      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			}
			else if (ch == 179) {	// 184   ASCII - 
 80015d4:	7afb      	ldrb	r3, [r7, #11]
 80015d6:	2bb3      	cmp	r3, #179	; 0xb3
 80015d8:	d111      	bne.n	80015fe <ST7565_DrawChar+0x18a>
				// 165   (   )
				b = Font->data[165 * Font->FontHeight + i];
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	f8d3 2002 	ldr.w	r2, [r3, #2]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	785b      	ldrb	r3, [r3, #1]
 80015e4:	4619      	mov	r1, r3
 80015e6:	460b      	mov	r3, r1
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	440b      	add	r3, r1
 80015ec:	0159      	lsls	r1, r3, #5
 80015ee:	4419      	add	r1, r3
 80015f0:	8bfb      	ldrh	r3, [r7, #30]
 80015f2:	440b      	add	r3, r1
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	4413      	add	r3, r2
 80015f8:	881b      	ldrh	r3, [r3, #0]
 80015fa:	837b      	strh	r3, [r7, #26]
 80015fc:	e024      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch == 186) {	// 184   ASCII - 
 80015fe:	7afb      	ldrb	r3, [r7, #11]
 8001600:	2bba      	cmp	r3, #186	; 0xba
 8001602:	d10f      	bne.n	8001624 <ST7565_DrawChar+0x1b0>
				// 166   (   )
				b = Font->data[166 * Font->FontHeight + i];
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f8d3 2002 	ldr.w	r2, [r3, #2]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	785b      	ldrb	r3, [r3, #1]
 800160e:	4619      	mov	r1, r3
 8001610:	23a6      	movs	r3, #166	; 0xa6
 8001612:	fb03 f101 	mul.w	r1, r3, r1
 8001616:	8bfb      	ldrh	r3, [r7, #30]
 8001618:	440b      	add	r3, r1
 800161a:	005b      	lsls	r3, r3, #1
 800161c:	4413      	add	r3, r2
 800161e:	881b      	ldrh	r3, [r3, #0]
 8001620:	837b      	strh	r3, [r7, #26]
 8001622:	e011      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch == 191) {	// 168   ASCII - 
 8001624:	7afb      	ldrb	r3, [r7, #11]
 8001626:	2bbf      	cmp	r3, #191	; 0xbf
 8001628:	d10e      	bne.n	8001648 <ST7565_DrawChar+0x1d4>
				// 167  (   )
				b = Font->data[167 * Font->FontHeight + i];
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	f8d3 2002 	ldr.w	r2, [r3, #2]
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	785b      	ldrb	r3, [r3, #1]
 8001634:	4619      	mov	r1, r3
 8001636:	23a7      	movs	r3, #167	; 0xa7
 8001638:	fb03 f101 	mul.w	r1, r3, r1
 800163c:	8bfb      	ldrh	r3, [r7, #30]
 800163e:	440b      	add	r3, r1
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	4413      	add	r3, r2
 8001644:	881b      	ldrh	r3, [r3, #0]
 8001646:	837b      	strh	r3, [r7, #26]
			}
			//-----------------------------------------------------------------------------
			
			for (j = 0; j < Font->FontWidth; j++) {
 8001648:	2300      	movs	r3, #0
 800164a:	83bb      	strh	r3, [r7, #28]
 800164c:	e071      	b.n	8001732 <ST7565_DrawChar+0x2be>
				if ((b << j) & 0x8000) {
 800164e:	8b7a      	ldrh	r2, [r7, #26]
 8001650:	8bbb      	ldrh	r3, [r7, #28]
 8001652:	fa02 f303 	lsl.w	r3, r2, r3
 8001656:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800165a:	2b00      	cmp	r3, #0
 800165c:	d02d      	beq.n	80016ba <ST7565_DrawChar+0x246>
					for (yy = 0; yy < multiplier; yy++){
 800165e:	2300      	movs	r3, #0
 8001660:	827b      	strh	r3, [r7, #18]
 8001662:	e023      	b.n	80016ac <ST7565_DrawChar+0x238>
						for (xx = 0; xx < multiplier; xx++){
 8001664:	2300      	movs	r3, #0
 8001666:	82bb      	strh	r3, [r7, #20]
 8001668:	e014      	b.n	8001694 <ST7565_DrawChar+0x220>
							ST7565_Draw_pixel(X + xx, Y + yy, color);
 800166a:	8b3a      	ldrh	r2, [r7, #24]
 800166c:	8abb      	ldrh	r3, [r7, #20]
 800166e:	4413      	add	r3, r2
 8001670:	b29b      	uxth	r3, r3
 8001672:	b218      	sxth	r0, r3
 8001674:	8afa      	ldrh	r2, [r7, #22]
 8001676:	8a7b      	ldrh	r3, [r7, #18]
 8001678:	4413      	add	r3, r2
 800167a:	b29b      	uxth	r3, r3
 800167c:	b21b      	sxth	r3, r3
 800167e:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8001682:	4619      	mov	r1, r3
 8001684:	f7ff fe60 	bl	8001348 <ST7565_Draw_pixel>
						for (xx = 0; xx < multiplier; xx++){
 8001688:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800168c:	b29b      	uxth	r3, r3
 800168e:	3301      	adds	r3, #1
 8001690:	b29b      	uxth	r3, r3
 8001692:	82bb      	strh	r3, [r7, #20]
 8001694:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001698:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800169c:	429a      	cmp	r2, r3
 800169e:	dbe4      	blt.n	800166a <ST7565_DrawChar+0x1f6>
					for (yy = 0; yy < multiplier; yy++){
 80016a0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80016a4:	b29b      	uxth	r3, r3
 80016a6:	3301      	adds	r3, #1
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	827b      	strh	r3, [r7, #18]
 80016ac:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80016b0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80016b4:	429a      	cmp	r2, r3
 80016b6:	dbd5      	blt.n	8001664 <ST7565_DrawChar+0x1f0>
 80016b8:	e031      	b.n	800171e <ST7565_DrawChar+0x2aa>
						}
					}
				} else {//               -------------
					for (yy = 0; yy < multiplier; yy++){
 80016ba:	2300      	movs	r3, #0
 80016bc:	827b      	strh	r3, [r7, #18]
 80016be:	e028      	b.n	8001712 <ST7565_DrawChar+0x29e>
						for (xx = 0; xx < multiplier; xx++){
 80016c0:	2300      	movs	r3, #0
 80016c2:	82bb      	strh	r3, [r7, #20]
 80016c4:	e019      	b.n	80016fa <ST7565_DrawChar+0x286>
							ST7565_Draw_pixel(X + xx, Y + yy, !color);
 80016c6:	8b3a      	ldrh	r2, [r7, #24]
 80016c8:	8abb      	ldrh	r3, [r7, #20]
 80016ca:	4413      	add	r3, r2
 80016cc:	b29b      	uxth	r3, r3
 80016ce:	b218      	sxth	r0, r3
 80016d0:	8afa      	ldrh	r2, [r7, #22]
 80016d2:	8a7b      	ldrh	r3, [r7, #18]
 80016d4:	4413      	add	r3, r2
 80016d6:	b29b      	uxth	r3, r3
 80016d8:	b219      	sxth	r1, r3
 80016da:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80016de:	2b00      	cmp	r3, #0
 80016e0:	bf0c      	ite	eq
 80016e2:	2301      	moveq	r3, #1
 80016e4:	2300      	movne	r3, #0
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	461a      	mov	r2, r3
 80016ea:	f7ff fe2d 	bl	8001348 <ST7565_Draw_pixel>
						for (xx = 0; xx < multiplier; xx++){
 80016ee:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	3301      	adds	r3, #1
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	82bb      	strh	r3, [r7, #20]
 80016fa:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80016fe:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001702:	429a      	cmp	r2, r3
 8001704:	dbdf      	blt.n	80016c6 <ST7565_DrawChar+0x252>
					for (yy = 0; yy < multiplier; yy++){
 8001706:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800170a:	b29b      	uxth	r3, r3
 800170c:	3301      	adds	r3, #1
 800170e:	b29b      	uxth	r3, r3
 8001710:	827b      	strh	r3, [r7, #18]
 8001712:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001716:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800171a:	429a      	cmp	r2, r3
 800171c:	dbd0      	blt.n	80016c0 <ST7565_DrawChar+0x24c>
						}
					}
				}
				//----------------------------------------------------------------------------------------------------
				X += multiplier;
 800171e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001722:	b29a      	uxth	r2, r3
 8001724:	8b3b      	ldrh	r3, [r7, #24]
 8001726:	4413      	add	r3, r2
 8001728:	b29b      	uxth	r3, r3
 800172a:	833b      	strh	r3, [r7, #24]
			for (j = 0; j < Font->FontWidth; j++) {
 800172c:	8bbb      	ldrh	r3, [r7, #28]
 800172e:	3301      	adds	r3, #1
 8001730:	83bb      	strh	r3, [r7, #28]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	b29b      	uxth	r3, r3
 8001738:	8bba      	ldrh	r2, [r7, #28]
 800173a:	429a      	cmp	r2, r3
 800173c:	d387      	bcc.n	800164e <ST7565_DrawChar+0x1da>
			}
			X = x;
 800173e:	89fb      	ldrh	r3, [r7, #14]
 8001740:	833b      	strh	r3, [r7, #24]
			Y += multiplier;
 8001742:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001746:	b29a      	uxth	r2, r3
 8001748:	8afb      	ldrh	r3, [r7, #22]
 800174a:	4413      	add	r3, r2
 800174c:	b29b      	uxth	r3, r3
 800174e:	82fb      	strh	r3, [r7, #22]
		for (i = 0; i < Font->FontHeight; i++) {
 8001750:	8bfb      	ldrh	r3, [r7, #30]
 8001752:	3301      	adds	r3, #1
 8001754:	83fb      	strh	r3, [r7, #30]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	785b      	ldrb	r3, [r3, #1]
 800175a:	b29b      	uxth	r3, r3
 800175c:	8bfa      	ldrh	r2, [r7, #30]
 800175e:	429a      	cmp	r2, r3
 8001760:	f4ff aeaf 	bcc.w	80014c2 <ST7565_DrawChar+0x4e>
		}
		
	}
}
 8001764:	bf00      	nop
 8001766:	3720      	adds	r7, #32
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}

0800176c <ST7565_Print>:
 * @brief	 (  ):        (   (     . )  
 * @param	(  ):	 X(0 - 127)  Y(0 - 63), , , ,  1  0
 * @return  (  ):
*******************************************************************************/
void ST7565_Print(int16_t x, int16_t y, char *str, FontDef_t *Font, uint8_t multiplier, uint8_t color)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b088      	sub	sp, #32
 8001770:	af02      	add	r7, sp, #8
 8001772:	60ba      	str	r2, [r7, #8]
 8001774:	607b      	str	r3, [r7, #4]
 8001776:	4603      	mov	r3, r0
 8001778:	81fb      	strh	r3, [r7, #14]
 800177a:	460b      	mov	r3, r1
 800177c:	81bb      	strh	r3, [r7, #12]
unsigned char buff_char;
uint16_t len = strlen(str);
 800177e:	68b8      	ldr	r0, [r7, #8]
 8001780:	f7fe fd26 	bl	80001d0 <strlen>
 8001784:	4603      	mov	r3, r0
 8001786:	82bb      	strh	r3, [r7, #20]

	if (multiplier < 1) multiplier = 1;
 8001788:	f897 3020 	ldrb.w	r3, [r7, #32]
 800178c:	2b00      	cmp	r3, #0
 800178e:	f040 809c 	bne.w	80018ca <ST7565_Print+0x15e>
 8001792:	2301      	movs	r3, #1
 8001794:	f887 3020 	strb.w	r3, [r7, #32]
	
	while (len--) {
 8001798:	e097      	b.n	80018ca <ST7565_Print+0x15e>
		//---------------------------------------------------------------------
		//    UTF-8,     if
		//   ASCII Win-1251  (  128-255)
		//      (   UTF-8    )
		//      0xC0 (       0xD0  0xD1    )
		if ( (uint8_t)*str >= 0xC0 ) {	//  0xC0    'A'  ASCII Win-1251
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	2bbf      	cmp	r3, #191	; 0xbf
 80017a0:	d974      	bls.n	800188c <ST7565_Print+0x120>
			//      0xD0  0xD1
			switch ((uint8_t)*str) {
 80017a2:	68bb      	ldr	r3, [r7, #8]
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	2bd0      	cmp	r3, #208	; 0xd0
 80017a8:	d002      	beq.n	80017b0 <ST7565_Print+0x44>
 80017aa:	2bd1      	cmp	r3, #209	; 0xd1
 80017ac:	d02c      	beq.n	8001808 <ST7565_Print+0x9c>
 80017ae:	e05b      	b.n	8001868 <ST7565_Print+0xfc>
				case 0xD0:
				//{
					//        
					str++;
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	3301      	adds	r3, #1
 80017b4:	60bb      	str	r3, [r7, #8]
					//      
					if ((uint8_t)*str == 0x81) { buff_char = 0xA8; break; }		//    (          DrawChar() )
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	2b81      	cmp	r3, #129	; 0x81
 80017bc:	d102      	bne.n	80017c4 <ST7565_Print+0x58>
 80017be:	23a8      	movs	r3, #168	; 0xa8
 80017c0:	75fb      	strb	r3, [r7, #23]
 80017c2:	e051      	b.n	8001868 <ST7565_Print+0xfc>
					else if ((uint8_t)*str >= 0x90 && (uint8_t)*str <= 0xBF) { buff_char = (*str) + 0x30; }	//   ... ...     +48
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	2b8f      	cmp	r3, #143	; 0x8f
 80017ca:	d908      	bls.n	80017de <ST7565_Print+0x72>
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2bbf      	cmp	r3, #191	; 0xbf
 80017d2:	d804      	bhi.n	80017de <ST7565_Print+0x72>
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	3330      	adds	r3, #48	; 0x30
 80017da:	75fb      	strb	r3, [r7, #23]
					else if ((uint8_t)*str == 0x84) { buff_char = 0xAA; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x86) { buff_char = 0xB2; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x87) { buff_char = 0xAF; break; }		//    (          DrawChar() )
				break;
 80017dc:	e041      	b.n	8001862 <ST7565_Print+0xf6>
					else if ((uint8_t)*str == 0x84) { buff_char = 0xAA; break; }		//    (          DrawChar() )
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	2b84      	cmp	r3, #132	; 0x84
 80017e4:	d102      	bne.n	80017ec <ST7565_Print+0x80>
 80017e6:	23aa      	movs	r3, #170	; 0xaa
 80017e8:	75fb      	strb	r3, [r7, #23]
 80017ea:	e03d      	b.n	8001868 <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x86) { buff_char = 0xB2; break; }		//    (          DrawChar() )
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	2b86      	cmp	r3, #134	; 0x86
 80017f2:	d102      	bne.n	80017fa <ST7565_Print+0x8e>
 80017f4:	23b2      	movs	r3, #178	; 0xb2
 80017f6:	75fb      	strb	r3, [r7, #23]
 80017f8:	e036      	b.n	8001868 <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x87) { buff_char = 0xAF; break; }		//    (          DrawChar() )
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	2b87      	cmp	r3, #135	; 0x87
 8001800:	d12f      	bne.n	8001862 <ST7565_Print+0xf6>
 8001802:	23af      	movs	r3, #175	; 0xaf
 8001804:	75fb      	strb	r3, [r7, #23]
 8001806:	e02f      	b.n	8001868 <ST7565_Print+0xfc>
				//}
				case 0xD1:
				//{
					//        
					str++;
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	3301      	adds	r3, #1
 800180c:	60bb      	str	r3, [r7, #8]
					//      
					if ((uint8_t)*str == 0x91) { buff_char = 0xB8; break; }		//    (          DrawChar() )
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	2b91      	cmp	r3, #145	; 0x91
 8001814:	d102      	bne.n	800181c <ST7565_Print+0xb0>
 8001816:	23b8      	movs	r3, #184	; 0xb8
 8001818:	75fb      	strb	r3, [r7, #23]
 800181a:	e025      	b.n	8001868 <ST7565_Print+0xfc>
					else if ((uint8_t)*str >= 0x80 && (uint8_t)*str <= 0x8F) { buff_char = (*str) + 0x70; }	//   ...	   +112
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	b25b      	sxtb	r3, r3
 8001822:	2b00      	cmp	r3, #0
 8001824:	da08      	bge.n	8001838 <ST7565_Print+0xcc>
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	2b8f      	cmp	r3, #143	; 0x8f
 800182c:	d804      	bhi.n	8001838 <ST7565_Print+0xcc>
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	3370      	adds	r3, #112	; 0x70
 8001834:	75fb      	strb	r3, [r7, #23]
					else if ((uint8_t)*str == 0x94) { buff_char = 0xBA; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x96) { buff_char = 0xB3; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x97) { buff_char = 0xBF; break; }		//    (          DrawChar() )
				break;
 8001836:	e016      	b.n	8001866 <ST7565_Print+0xfa>
					else if ((uint8_t)*str == 0x94) { buff_char = 0xBA; break; }		//    (          DrawChar() )
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	2b94      	cmp	r3, #148	; 0x94
 800183e:	d102      	bne.n	8001846 <ST7565_Print+0xda>
 8001840:	23ba      	movs	r3, #186	; 0xba
 8001842:	75fb      	strb	r3, [r7, #23]
 8001844:	e010      	b.n	8001868 <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x96) { buff_char = 0xB3; break; }		//    (          DrawChar() )
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	2b96      	cmp	r3, #150	; 0x96
 800184c:	d102      	bne.n	8001854 <ST7565_Print+0xe8>
 800184e:	23b3      	movs	r3, #179	; 0xb3
 8001850:	75fb      	strb	r3, [r7, #23]
 8001852:	e009      	b.n	8001868 <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x97) { buff_char = 0xBF; break; }		//    (          DrawChar() )
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	2b97      	cmp	r3, #151	; 0x97
 800185a:	d104      	bne.n	8001866 <ST7565_Print+0xfa>
 800185c:	23bf      	movs	r3, #191	; 0xbf
 800185e:	75fb      	strb	r3, [r7, #23]
 8001860:	e002      	b.n	8001868 <ST7565_Print+0xfc>
				break;
 8001862:	bf00      	nop
 8001864:	e000      	b.n	8001868 <ST7565_Print+0xfc>
				break;
 8001866:	bf00      	nop
				//}
			}
			//       2   
			len--;
 8001868:	8abb      	ldrh	r3, [r7, #20]
 800186a:	3b01      	subs	r3, #1
 800186c:	82bb      	strh	r3, [r7, #20]
			ST7565_DrawChar(x, y, buff_char, Font, multiplier, color);
 800186e:	7dfa      	ldrb	r2, [r7, #23]
 8001870:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001874:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8001878:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800187c:	9301      	str	r3, [sp, #4]
 800187e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001882:	9300      	str	r3, [sp, #0]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	f7ff fdf5 	bl	8001474 <ST7565_DrawChar>
 800188a:	e00e      	b.n	80018aa <ST7565_Print+0x13e>
		} else {
			ST7565_DrawChar(x, y, *str, Font, multiplier, color);
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	781a      	ldrb	r2, [r3, #0]
 8001890:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001894:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8001898:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800189c:	9301      	str	r3, [sp, #4]
 800189e:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018a2:	9300      	str	r3, [sp, #0]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f7ff fde5 	bl	8001474 <ST7565_DrawChar>
		}
		
		x += (Font->FontWidth * multiplier);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	b29a      	uxth	r2, r3
 80018b0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018b4:	b29b      	uxth	r3, r3
 80018b6:	fb12 f303 	smulbb	r3, r2, r3
 80018ba:	b29a      	uxth	r2, r3
 80018bc:	89fb      	ldrh	r3, [r7, #14]
 80018be:	4413      	add	r3, r2
 80018c0:	b29b      	uxth	r3, r3
 80018c2:	81fb      	strh	r3, [r7, #14]
		str++;
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	3301      	adds	r3, #1
 80018c8:	60bb      	str	r3, [r7, #8]
	while (len--) {
 80018ca:	8abb      	ldrh	r3, [r7, #20]
 80018cc:	1e5a      	subs	r2, r3, #1
 80018ce:	82ba      	strh	r2, [r7, #20]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	f47f af62 	bne.w	800179a <ST7565_Print+0x2e>
	}
}
 80018d6:	bf00      	nop
 80018d8:	bf00      	nop
 80018da:	3718      	adds	r7, #24
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}

080018e0 <ST7565_DrawLine>:
	* @param	(  ):	       0  1
								X(0 - 127)  Y(0 - 63)
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint8_t c)
{
 80018e0:	b590      	push	{r4, r7, lr}
 80018e2:	b087      	sub	sp, #28
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	4604      	mov	r4, r0
 80018e8:	4608      	mov	r0, r1
 80018ea:	4611      	mov	r1, r2
 80018ec:	461a      	mov	r2, r3
 80018ee:	4623      	mov	r3, r4
 80018f0:	80fb      	strh	r3, [r7, #6]
 80018f2:	4603      	mov	r3, r0
 80018f4:	80bb      	strh	r3, [r7, #4]
 80018f6:	460b      	mov	r3, r1
 80018f8:	807b      	strh	r3, [r7, #2]
 80018fa:	4613      	mov	r3, r2
 80018fc:	803b      	strh	r3, [r7, #0]
int16_t dx, dy, sx, sy, err, e2, i, tmp;
	
	/* Check for overflow */
	if (x0 >= SCREEN_WIDTH)  x0 = SCREEN_WIDTH  - 1;
 80018fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001902:	2b7f      	cmp	r3, #127	; 0x7f
 8001904:	dd01      	ble.n	800190a <ST7565_DrawLine+0x2a>
 8001906:	237f      	movs	r3, #127	; 0x7f
 8001908:	80fb      	strh	r3, [r7, #6]
	if (x1 >= SCREEN_WIDTH)  x1 = SCREEN_WIDTH  - 1;
 800190a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800190e:	2b7f      	cmp	r3, #127	; 0x7f
 8001910:	dd01      	ble.n	8001916 <ST7565_DrawLine+0x36>
 8001912:	237f      	movs	r3, #127	; 0x7f
 8001914:	807b      	strh	r3, [r7, #2]
	if (y0 >= SCREEN_HEIGHT) y0 = SCREEN_HEIGHT - 1;
 8001916:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800191a:	2b3f      	cmp	r3, #63	; 0x3f
 800191c:	dd01      	ble.n	8001922 <ST7565_DrawLine+0x42>
 800191e:	233f      	movs	r3, #63	; 0x3f
 8001920:	80bb      	strh	r3, [r7, #4]
	if (y1 >= SCREEN_HEIGHT) y1 = SCREEN_HEIGHT - 1;
 8001922:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001926:	2b3f      	cmp	r3, #63	; 0x3f
 8001928:	dd01      	ble.n	800192e <ST7565_DrawLine+0x4e>
 800192a:	233f      	movs	r3, #63	; 0x3f
 800192c:	803b      	strh	r3, [r7, #0]
	
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 800192e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001932:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001936:	429a      	cmp	r2, r3
 8001938:	da05      	bge.n	8001946 <ST7565_DrawLine+0x66>
 800193a:	887a      	ldrh	r2, [r7, #2]
 800193c:	88fb      	ldrh	r3, [r7, #6]
 800193e:	1ad3      	subs	r3, r2, r3
 8001940:	b29b      	uxth	r3, r3
 8001942:	b21b      	sxth	r3, r3
 8001944:	e004      	b.n	8001950 <ST7565_DrawLine+0x70>
 8001946:	88fa      	ldrh	r2, [r7, #6]
 8001948:	887b      	ldrh	r3, [r7, #2]
 800194a:	1ad3      	subs	r3, r2, r3
 800194c:	b29b      	uxth	r3, r3
 800194e:	b21b      	sxth	r3, r3
 8001950:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 8001952:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001956:	f9b7 3000 	ldrsh.w	r3, [r7]
 800195a:	429a      	cmp	r2, r3
 800195c:	da05      	bge.n	800196a <ST7565_DrawLine+0x8a>
 800195e:	883a      	ldrh	r2, [r7, #0]
 8001960:	88bb      	ldrh	r3, [r7, #4]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	b29b      	uxth	r3, r3
 8001966:	b21b      	sxth	r3, r3
 8001968:	e004      	b.n	8001974 <ST7565_DrawLine+0x94>
 800196a:	88ba      	ldrh	r2, [r7, #4]
 800196c:	883b      	ldrh	r3, [r7, #0]
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	b29b      	uxth	r3, r3
 8001972:	b21b      	sxth	r3, r3
 8001974:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1; 
 8001976:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800197a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800197e:	429a      	cmp	r2, r3
 8001980:	da01      	bge.n	8001986 <ST7565_DrawLine+0xa6>
 8001982:	2301      	movs	r3, #1
 8001984:	e001      	b.n	800198a <ST7565_DrawLine+0xaa>
 8001986:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800198a:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1; 
 800198c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001990:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001994:	429a      	cmp	r2, r3
 8001996:	da01      	bge.n	800199c <ST7565_DrawLine+0xbc>
 8001998:	2301      	movs	r3, #1
 800199a:	e001      	b.n	80019a0 <ST7565_DrawLine+0xc0>
 800199c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80019a0:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2; 
 80019a2:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80019a6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80019aa:	429a      	cmp	r2, r3
 80019ac:	dd06      	ble.n	80019bc <ST7565_DrawLine+0xdc>
 80019ae:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80019b2:	0fda      	lsrs	r2, r3, #31
 80019b4:	4413      	add	r3, r2
 80019b6:	105b      	asrs	r3, r3, #1
 80019b8:	b21b      	sxth	r3, r3
 80019ba:	e006      	b.n	80019ca <ST7565_DrawLine+0xea>
 80019bc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80019c0:	0fda      	lsrs	r2, r3, #31
 80019c2:	4413      	add	r3, r2
 80019c4:	105b      	asrs	r3, r3, #1
 80019c6:	425b      	negs	r3, r3
 80019c8:	b21b      	sxth	r3, r3
 80019ca:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 80019cc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d130      	bne.n	8001a36 <ST7565_DrawLine+0x156>
		if (y1 < y0) {
 80019d4:	f9b7 2000 	ldrsh.w	r2, [r7]
 80019d8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80019dc:	429a      	cmp	r2, r3
 80019de:	da05      	bge.n	80019ec <ST7565_DrawLine+0x10c>
			tmp = y1;
 80019e0:	883b      	ldrh	r3, [r7, #0]
 80019e2:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 80019e4:	88bb      	ldrh	r3, [r7, #4]
 80019e6:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 80019e8:	893b      	ldrh	r3, [r7, #8]
 80019ea:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 80019ec:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80019f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019f4:	429a      	cmp	r2, r3
 80019f6:	da05      	bge.n	8001a04 <ST7565_DrawLine+0x124>
			tmp = x1;
 80019f8:	887b      	ldrh	r3, [r7, #2]
 80019fa:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 80019fc:	88fb      	ldrh	r3, [r7, #6]
 80019fe:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001a00:	893b      	ldrh	r3, [r7, #8]
 8001a02:	80fb      	strh	r3, [r7, #6]
		}
		
		// Vertical line
		for (i = y0; i <= y1; i++) ST7565_Draw_pixel(x0, i, c);
 8001a04:	88bb      	ldrh	r3, [r7, #4]
 8001a06:	82bb      	strh	r3, [r7, #20]
 8001a08:	e00e      	b.n	8001a28 <ST7565_DrawLine+0x148>
 8001a0a:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001a0e:	f9b7 1014 	ldrsh.w	r1, [r7, #20]
 8001a12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7ff fc96 	bl	8001348 <ST7565_Draw_pixel>
 8001a1c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	3301      	adds	r3, #1
 8001a24:	b29b      	uxth	r3, r3
 8001a26:	82bb      	strh	r3, [r7, #20]
 8001a28:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001a2c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001a30:	429a      	cmp	r2, r3
 8001a32:	ddea      	ble.n	8001a0a <ST7565_DrawLine+0x12a>
		
		return;
 8001a34:	e06e      	b.n	8001b14 <ST7565_DrawLine+0x234>
	}
	
	if (dy == 0) {
 8001a36:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d130      	bne.n	8001aa0 <ST7565_DrawLine+0x1c0>
		if (y1 < y0) {
 8001a3e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001a42:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001a46:	429a      	cmp	r2, r3
 8001a48:	da05      	bge.n	8001a56 <ST7565_DrawLine+0x176>
			tmp = y1;
 8001a4a:	883b      	ldrh	r3, [r7, #0]
 8001a4c:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001a4e:	88bb      	ldrh	r3, [r7, #4]
 8001a50:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001a52:	893b      	ldrh	r3, [r7, #8]
 8001a54:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 8001a56:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001a5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	da05      	bge.n	8001a6e <ST7565_DrawLine+0x18e>
			tmp = x1;
 8001a62:	887b      	ldrh	r3, [r7, #2]
 8001a64:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001a66:	88fb      	ldrh	r3, [r7, #6]
 8001a68:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001a6a:	893b      	ldrh	r3, [r7, #8]
 8001a6c:	80fb      	strh	r3, [r7, #6]
		}
		
		// Horizontal line
		for (i = x0; i <= x1; i++) ST7565_Draw_pixel(i, y0, c);
 8001a6e:	88fb      	ldrh	r3, [r7, #6]
 8001a70:	82bb      	strh	r3, [r7, #20]
 8001a72:	e00e      	b.n	8001a92 <ST7565_DrawLine+0x1b2>
 8001a74:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001a78:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001a7c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001a80:	4618      	mov	r0, r3
 8001a82:	f7ff fc61 	bl	8001348 <ST7565_Draw_pixel>
 8001a86:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	82bb      	strh	r3, [r7, #20]
 8001a92:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001a96:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	ddea      	ble.n	8001a74 <ST7565_DrawLine+0x194>
		
		return;
 8001a9e:	e039      	b.n	8001b14 <ST7565_DrawLine+0x234>
	}
	
	while (1) {
		ST7565_Draw_pixel(x0, y0, c);
 8001aa0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001aa4:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001aa8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001aac:	4618      	mov	r0, r3
 8001aae:	f7ff fc4b 	bl	8001348 <ST7565_Draw_pixel>
		if (x0 == x1 && y0 == y1) break;
 8001ab2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001ab6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d105      	bne.n	8001aca <ST7565_DrawLine+0x1ea>
 8001abe:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001ac2:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	d023      	beq.n	8001b12 <ST7565_DrawLine+0x232>

		e2 = err; 
 8001aca:	8afb      	ldrh	r3, [r7, #22]
 8001acc:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 8001ace:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001ad2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001ad6:	425b      	negs	r3, r3
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	dd09      	ble.n	8001af0 <ST7565_DrawLine+0x210>
			err -= dy;
 8001adc:	8afa      	ldrh	r2, [r7, #22]
 8001ade:	8a3b      	ldrh	r3, [r7, #16]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	b29b      	uxth	r3, r3
 8001ae4:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 8001ae6:	88fa      	ldrh	r2, [r7, #6]
 8001ae8:	89fb      	ldrh	r3, [r7, #14]
 8001aea:	4413      	add	r3, r2
 8001aec:	b29b      	uxth	r3, r3
 8001aee:	80fb      	strh	r3, [r7, #6]
		} 
		if (e2 < dy) {
 8001af0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001af4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	dad1      	bge.n	8001aa0 <ST7565_DrawLine+0x1c0>
			err += dx;
 8001afc:	8afa      	ldrh	r2, [r7, #22]
 8001afe:	8a7b      	ldrh	r3, [r7, #18]
 8001b00:	4413      	add	r3, r2
 8001b02:	b29b      	uxth	r3, r3
 8001b04:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 8001b06:	88ba      	ldrh	r2, [r7, #4]
 8001b08:	89bb      	ldrh	r3, [r7, #12]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	b29b      	uxth	r3, r3
 8001b0e:	80bb      	strh	r3, [r7, #4]
		ST7565_Draw_pixel(x0, y0, c);
 8001b10:	e7c6      	b.n	8001aa0 <ST7565_DrawLine+0x1c0>
		if (x0 == x1 && y0 == y1) break;
 8001b12:	bf00      	nop
		} 
	}
}
 8001b14:	371c      	adds	r7, #28
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd90      	pop	{r4, r7, pc}

08001b1a <ST7565_DrawRectangle>:
	* @param	(  ):	        
								X(0 - 127)  Y(0 - 63)
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawRectangle(int16_t x, int16_t y, int16_t w, int16_t h, uint8_t c)
{
 8001b1a:	b590      	push	{r4, r7, lr}
 8001b1c:	b085      	sub	sp, #20
 8001b1e:	af02      	add	r7, sp, #8
 8001b20:	4604      	mov	r4, r0
 8001b22:	4608      	mov	r0, r1
 8001b24:	4611      	mov	r1, r2
 8001b26:	461a      	mov	r2, r3
 8001b28:	4623      	mov	r3, r4
 8001b2a:	80fb      	strh	r3, [r7, #6]
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	80bb      	strh	r3, [r7, #4]
 8001b30:	460b      	mov	r3, r1
 8001b32:	807b      	strh	r3, [r7, #2]
 8001b34:	4613      	mov	r3, r2
 8001b36:	803b      	strh	r3, [r7, #0]
	// Check input parameters
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001b38:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b3c:	2b7f      	cmp	r3, #127	; 0x7f
 8001b3e:	dc6a      	bgt.n	8001c16 <ST7565_DrawRectangle+0xfc>
 8001b40:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001b44:	2b3f      	cmp	r3, #63	; 0x3f
 8001b46:	dc66      	bgt.n	8001c16 <ST7565_DrawRectangle+0xfc>
	
	// Check width and height
	if ((x + w) >= SCREEN_WIDTH)  w = SCREEN_WIDTH  - x;
 8001b48:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001b4c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b50:	4413      	add	r3, r2
 8001b52:	2b7f      	cmp	r3, #127	; 0x7f
 8001b54:	dd04      	ble.n	8001b60 <ST7565_DrawRectangle+0x46>
 8001b56:	88fb      	ldrh	r3, [r7, #6]
 8001b58:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001b5c:	b29b      	uxth	r3, r3
 8001b5e:	807b      	strh	r3, [r7, #2]
	if ((y + h) >= SCREEN_HEIGHT) h = SCREEN_HEIGHT - y;
 8001b60:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001b64:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001b68:	4413      	add	r3, r2
 8001b6a:	2b3f      	cmp	r3, #63	; 0x3f
 8001b6c:	dd04      	ble.n	8001b78 <ST7565_DrawRectangle+0x5e>
 8001b6e:	88bb      	ldrh	r3, [r7, #4]
 8001b70:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	803b      	strh	r3, [r7, #0]
	
	// Draw 4 lines
	ST7565_DrawLine(x, y, x + w, y, c);         // Top line
 8001b78:	88fa      	ldrh	r2, [r7, #6]
 8001b7a:	887b      	ldrh	r3, [r7, #2]
 8001b7c:	4413      	add	r3, r2
 8001b7e:	b29b      	uxth	r3, r3
 8001b80:	b21a      	sxth	r2, r3
 8001b82:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8001b86:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001b8a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001b8e:	7e3b      	ldrb	r3, [r7, #24]
 8001b90:	9300      	str	r3, [sp, #0]
 8001b92:	4623      	mov	r3, r4
 8001b94:	f7ff fea4 	bl	80018e0 <ST7565_DrawLine>
	ST7565_DrawLine(x, y + h, x + w, y + h, c); // Bottom line
 8001b98:	88ba      	ldrh	r2, [r7, #4]
 8001b9a:	883b      	ldrh	r3, [r7, #0]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	b219      	sxth	r1, r3
 8001ba2:	88fa      	ldrh	r2, [r7, #6]
 8001ba4:	887b      	ldrh	r3, [r7, #2]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	b29b      	uxth	r3, r3
 8001baa:	b21c      	sxth	r4, r3
 8001bac:	88ba      	ldrh	r2, [r7, #4]
 8001bae:	883b      	ldrh	r3, [r7, #0]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	b29b      	uxth	r3, r3
 8001bb4:	b21a      	sxth	r2, r3
 8001bb6:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001bba:	7e3b      	ldrb	r3, [r7, #24]
 8001bbc:	9300      	str	r3, [sp, #0]
 8001bbe:	4613      	mov	r3, r2
 8001bc0:	4622      	mov	r2, r4
 8001bc2:	f7ff fe8d 	bl	80018e0 <ST7565_DrawLine>
	ST7565_DrawLine(x, y, x, y + h, c);         // Left line
 8001bc6:	88ba      	ldrh	r2, [r7, #4]
 8001bc8:	883b      	ldrh	r3, [r7, #0]
 8001bca:	4413      	add	r3, r2
 8001bcc:	b29b      	uxth	r3, r3
 8001bce:	b21c      	sxth	r4, r3
 8001bd0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001bd4:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001bd8:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001bdc:	7e3b      	ldrb	r3, [r7, #24]
 8001bde:	9300      	str	r3, [sp, #0]
 8001be0:	4623      	mov	r3, r4
 8001be2:	f7ff fe7d 	bl	80018e0 <ST7565_DrawLine>
	ST7565_DrawLine(x + w, y, x + w, y + h, c); // Right line
 8001be6:	88fa      	ldrh	r2, [r7, #6]
 8001be8:	887b      	ldrh	r3, [r7, #2]
 8001bea:	4413      	add	r3, r2
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	b218      	sxth	r0, r3
 8001bf0:	88fa      	ldrh	r2, [r7, #6]
 8001bf2:	887b      	ldrh	r3, [r7, #2]
 8001bf4:	4413      	add	r3, r2
 8001bf6:	b29b      	uxth	r3, r3
 8001bf8:	b21c      	sxth	r4, r3
 8001bfa:	88ba      	ldrh	r2, [r7, #4]
 8001bfc:	883b      	ldrh	r3, [r7, #0]
 8001bfe:	4413      	add	r3, r2
 8001c00:	b29b      	uxth	r3, r3
 8001c02:	b21a      	sxth	r2, r3
 8001c04:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001c08:	7e3b      	ldrb	r3, [r7, #24]
 8001c0a:	9300      	str	r3, [sp, #0]
 8001c0c:	4613      	mov	r3, r2
 8001c0e:	4622      	mov	r2, r4
 8001c10:	f7ff fe66 	bl	80018e0 <ST7565_DrawLine>
 8001c14:	e000      	b.n	8001c18 <ST7565_DrawRectangle+0xfe>
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001c16:	bf00      	nop
}
 8001c18:	370c      	adds	r7, #12
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd90      	pop	{r4, r7, pc}

08001c1e <ST7565_DrawFilledRectangle>:
	* @param	(  ):	        
								X(0 - 127)  Y(0 - 63)
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawFilledRectangle(int16_t x, int16_t y, int16_t w, int16_t h, uint8_t c)
{
 8001c1e:	b590      	push	{r4, r7, lr}
 8001c20:	b087      	sub	sp, #28
 8001c22:	af02      	add	r7, sp, #8
 8001c24:	4604      	mov	r4, r0
 8001c26:	4608      	mov	r0, r1
 8001c28:	4611      	mov	r1, r2
 8001c2a:	461a      	mov	r2, r3
 8001c2c:	4623      	mov	r3, r4
 8001c2e:	80fb      	strh	r3, [r7, #6]
 8001c30:	4603      	mov	r3, r0
 8001c32:	80bb      	strh	r3, [r7, #4]
 8001c34:	460b      	mov	r3, r1
 8001c36:	807b      	strh	r3, [r7, #2]
 8001c38:	4613      	mov	r3, r2
 8001c3a:	803b      	strh	r3, [r7, #0]
uint8_t i;
	
	// Check input parameters
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001c3c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c40:	2b7f      	cmp	r3, #127	; 0x7f
 8001c42:	dc41      	bgt.n	8001cc8 <ST7565_DrawFilledRectangle+0xaa>
 8001c44:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001c48:	2b3f      	cmp	r3, #63	; 0x3f
 8001c4a:	dc3d      	bgt.n	8001cc8 <ST7565_DrawFilledRectangle+0xaa>
	
	// Check width and height
	if ((x + w) >= SCREEN_WIDTH)  w = SCREEN_WIDTH  - x;
 8001c4c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001c50:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c54:	4413      	add	r3, r2
 8001c56:	2b7f      	cmp	r3, #127	; 0x7f
 8001c58:	dd04      	ble.n	8001c64 <ST7565_DrawFilledRectangle+0x46>
 8001c5a:	88fb      	ldrh	r3, [r7, #6]
 8001c5c:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	807b      	strh	r3, [r7, #2]
	if ((y + h) >= SCREEN_HEIGHT) h = SCREEN_HEIGHT - y;
 8001c64:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001c68:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	2b3f      	cmp	r3, #63	; 0x3f
 8001c70:	dd04      	ble.n	8001c7c <ST7565_DrawFilledRectangle+0x5e>
 8001c72:	88bb      	ldrh	r3, [r7, #4]
 8001c74:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001c78:	b29b      	uxth	r3, r3
 8001c7a:	803b      	strh	r3, [r7, #0]
	
	for (i = 0; i <= h; i++) ST7565_DrawLine(x, y + i, x + w, y + i, c);
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	73fb      	strb	r3, [r7, #15]
 8001c80:	e01c      	b.n	8001cbc <ST7565_DrawFilledRectangle+0x9e>
 8001c82:	7bfb      	ldrb	r3, [r7, #15]
 8001c84:	b29a      	uxth	r2, r3
 8001c86:	88bb      	ldrh	r3, [r7, #4]
 8001c88:	4413      	add	r3, r2
 8001c8a:	b29b      	uxth	r3, r3
 8001c8c:	b219      	sxth	r1, r3
 8001c8e:	88fa      	ldrh	r2, [r7, #6]
 8001c90:	887b      	ldrh	r3, [r7, #2]
 8001c92:	4413      	add	r3, r2
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	b21c      	sxth	r4, r3
 8001c98:	7bfb      	ldrb	r3, [r7, #15]
 8001c9a:	b29a      	uxth	r2, r3
 8001c9c:	88bb      	ldrh	r3, [r7, #4]
 8001c9e:	4413      	add	r3, r2
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	b21a      	sxth	r2, r3
 8001ca4:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001ca8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001cac:	9300      	str	r3, [sp, #0]
 8001cae:	4613      	mov	r3, r2
 8001cb0:	4622      	mov	r2, r4
 8001cb2:	f7ff fe15 	bl	80018e0 <ST7565_DrawLine>
 8001cb6:	7bfb      	ldrb	r3, [r7, #15]
 8001cb8:	3301      	adds	r3, #1
 8001cba:	73fb      	strb	r3, [r7, #15]
 8001cbc:	7bfa      	ldrb	r2, [r7, #15]
 8001cbe:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	dddd      	ble.n	8001c82 <ST7565_DrawFilledRectangle+0x64>
 8001cc6:	e000      	b.n	8001cca <ST7565_DrawFilledRectangle+0xac>
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001cc8:	bf00      	nop
}
 8001cca:	3714      	adds	r7, #20
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd90      	pop	{r4, r7, pc}

08001cd0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001cd4:	f3bf 8f4f 	dsb	sy
}
 8001cd8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001cda:	4b06      	ldr	r3, [pc, #24]	; (8001cf4 <__NVIC_SystemReset+0x24>)
 8001cdc:	68db      	ldr	r3, [r3, #12]
 8001cde:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001ce2:	4904      	ldr	r1, [pc, #16]	; (8001cf4 <__NVIC_SystemReset+0x24>)
 8001ce4:	4b04      	ldr	r3, [pc, #16]	; (8001cf8 <__NVIC_SystemReset+0x28>)
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001cea:	f3bf 8f4f 	dsb	sy
}
 8001cee:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001cf0:	bf00      	nop
 8001cf2:	e7fd      	b.n	8001cf0 <__NVIC_SystemReset+0x20>
 8001cf4:	e000ed00 	.word	0xe000ed00
 8001cf8:	05fa0004 	.word	0x05fa0004

08001cfc <fsErrName>:
/* USER CODE BEGIN 0 */
//------------------------------------------------------------------------------------------
#ifdef SET_FAT_FS
//------------------------------------------------------------------------------------------
static char *fsErrName(int fr)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
	switch (fr) {
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2b13      	cmp	r3, #19
 8001d08:	d850      	bhi.n	8001dac <fsErrName+0xb0>
 8001d0a:	a201      	add	r2, pc, #4	; (adr r2, 8001d10 <fsErrName+0x14>)
 8001d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d10:	08001d61 	.word	0x08001d61
 8001d14:	08001d65 	.word	0x08001d65
 8001d18:	08001d69 	.word	0x08001d69
 8001d1c:	08001d6d 	.word	0x08001d6d
 8001d20:	08001d71 	.word	0x08001d71
 8001d24:	08001d75 	.word	0x08001d75
 8001d28:	08001d79 	.word	0x08001d79
 8001d2c:	08001d7d 	.word	0x08001d7d
 8001d30:	08001d7d 	.word	0x08001d7d
 8001d34:	08001d81 	.word	0x08001d81
 8001d38:	08001d85 	.word	0x08001d85
 8001d3c:	08001d89 	.word	0x08001d89
 8001d40:	08001d8d 	.word	0x08001d8d
 8001d44:	08001d91 	.word	0x08001d91
 8001d48:	08001d95 	.word	0x08001d95
 8001d4c:	08001d99 	.word	0x08001d99
 8001d50:	08001d9d 	.word	0x08001d9d
 8001d54:	08001da1 	.word	0x08001da1
 8001d58:	08001da5 	.word	0x08001da5
 8001d5c:	08001da9 	.word	0x08001da9
		case FR_OK:				// (0) Succeeded
			return "Succeeded";
 8001d60:	4b16      	ldr	r3, [pc, #88]	; (8001dbc <fsErrName+0xc0>)
 8001d62:	e024      	b.n	8001dae <fsErrName+0xb2>
		case FR_DISK_ERR://			(1) A hard error occurred in the low level disk I/O layer
			return "Error disk I/O";
 8001d64:	4b16      	ldr	r3, [pc, #88]	; (8001dc0 <fsErrName+0xc4>)
 8001d66:	e022      	b.n	8001dae <fsErrName+0xb2>
		case FR_INT_ERR://			(2) Assertion failed
			return "Assertion failed";
 8001d68:	4b16      	ldr	r3, [pc, #88]	; (8001dc4 <fsErrName+0xc8>)
 8001d6a:	e020      	b.n	8001dae <fsErrName+0xb2>
		case FR_NOT_READY://		(3) The physical drive cannot work
			return "Drive not ready";
 8001d6c:	4b16      	ldr	r3, [pc, #88]	; (8001dc8 <fsErrName+0xcc>)
 8001d6e:	e01e      	b.n	8001dae <fsErrName+0xb2>
		case FR_NO_FILE://			(4) Could not find the file
			return "No file";
 8001d70:	4b16      	ldr	r3, [pc, #88]	; (8001dcc <fsErrName+0xd0>)
 8001d72:	e01c      	b.n	8001dae <fsErrName+0xb2>
		case FR_NO_PATH://			(5) Could not find the path
			return "No path";
 8001d74:	4b16      	ldr	r3, [pc, #88]	; (8001dd0 <fsErrName+0xd4>)
 8001d76:	e01a      	b.n	8001dae <fsErrName+0xb2>
		case FR_INVALID_NAME://		(6) The path name format is invalid
			return "Path error";
 8001d78:	4b16      	ldr	r3, [pc, #88]	; (8001dd4 <fsErrName+0xd8>)
 8001d7a:	e018      	b.n	8001dae <fsErrName+0xb2>
		case FR_DENIED://			(7) Access denied due to prohibited access or directory full
		case FR_EXIST://			(8) Access denied due to prohibited access
			return "Access denied";
 8001d7c:	4b16      	ldr	r3, [pc, #88]	; (8001dd8 <fsErrName+0xdc>)
 8001d7e:	e016      	b.n	8001dae <fsErrName+0xb2>
		case FR_INVALID_OBJECT://	(9) The file/directory object is invalid
			return "Invalid file/dir";
 8001d80:	4b16      	ldr	r3, [pc, #88]	; (8001ddc <fsErrName+0xe0>)
 8001d82:	e014      	b.n	8001dae <fsErrName+0xb2>
		case FR_WRITE_PROTECTED://	(10) The physical drive is write protected
			return "Write protected";
 8001d84:	4b16      	ldr	r3, [pc, #88]	; (8001de0 <fsErrName+0xe4>)
 8001d86:	e012      	b.n	8001dae <fsErrName+0xb2>
		case FR_INVALID_DRIVE://	(11) The logical drive number is invalid
			return "Invalid drive number";
 8001d88:	4b16      	ldr	r3, [pc, #88]	; (8001de4 <fsErrName+0xe8>)
 8001d8a:	e010      	b.n	8001dae <fsErrName+0xb2>
		case FR_NOT_ENABLED://		(12) The volume has no work area
			return "Volume no area";
 8001d8c:	4b16      	ldr	r3, [pc, #88]	; (8001de8 <fsErrName+0xec>)
 8001d8e:	e00e      	b.n	8001dae <fsErrName+0xb2>
		case FR_NO_FILESYSTEM://	(13) There is no valid FAT volume
			return "Volume has't filesystem";
 8001d90:	4b16      	ldr	r3, [pc, #88]	; (8001dec <fsErrName+0xf0>)
 8001d92:	e00c      	b.n	8001dae <fsErrName+0xb2>
		case FR_MKFS_ABORTED://		(14) The f_mkfs() aborted due to any problem
			return "f_mkfs() aborted";
 8001d94:	4b16      	ldr	r3, [pc, #88]	; (8001df0 <fsErrName+0xf4>)
 8001d96:	e00a      	b.n	8001dae <fsErrName+0xb2>
		case FR_TIMEOUT://			(15) Could not get a grant to access the volume within defined period
			return "Timeout access";
 8001d98:	4b16      	ldr	r3, [pc, #88]	; (8001df4 <fsErrName+0xf8>)
 8001d9a:	e008      	b.n	8001dae <fsErrName+0xb2>
		case FR_LOCKED://			(16) The operation is rejected according to the file sharing policy
			return "File locked";
 8001d9c:	4b16      	ldr	r3, [pc, #88]	; (8001df8 <fsErrName+0xfc>)
 8001d9e:	e006      	b.n	8001dae <fsErrName+0xb2>
		case FR_NOT_ENOUGH_CORE://	(17) LFN working buffer could not be allocated
			return "Allocated buf error";
 8001da0:	4b16      	ldr	r3, [pc, #88]	; (8001dfc <fsErrName+0x100>)
 8001da2:	e004      	b.n	8001dae <fsErrName+0xb2>
		case FR_TOO_MANY_OPEN_FILES://	(18) Number of open files > _FS_LOCK
			return "Open file limit";
 8001da4:	4b16      	ldr	r3, [pc, #88]	; (8001e00 <fsErrName+0x104>)
 8001da6:	e002      	b.n	8001dae <fsErrName+0xb2>
		case FR_INVALID_PARAMETER://	(19) Given parameter is invalid
			return "Invalid parameter";
 8001da8:	4b16      	ldr	r3, [pc, #88]	; (8001e04 <fsErrName+0x108>)
 8001daa:	e000      	b.n	8001dae <fsErrName+0xb2>
	}
	return "Unknown error";
 8001dac:	4b16      	ldr	r3, [pc, #88]	; (8001e08 <fsErrName+0x10c>)
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	370c      	adds	r7, #12
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	080164b4 	.word	0x080164b4
 8001dc0:	080164c0 	.word	0x080164c0
 8001dc4:	080164d0 	.word	0x080164d0
 8001dc8:	080164e4 	.word	0x080164e4
 8001dcc:	080164f4 	.word	0x080164f4
 8001dd0:	080164fc 	.word	0x080164fc
 8001dd4:	08016504 	.word	0x08016504
 8001dd8:	08016510 	.word	0x08016510
 8001ddc:	08016520 	.word	0x08016520
 8001de0:	08016534 	.word	0x08016534
 8001de4:	08016544 	.word	0x08016544
 8001de8:	0801655c 	.word	0x0801655c
 8001dec:	0801656c 	.word	0x0801656c
 8001df0:	08016584 	.word	0x08016584
 8001df4:	08016598 	.word	0x08016598
 8001df8:	080165a8 	.word	0x080165a8
 8001dfc:	080165b4 	.word	0x080165b4
 8001e00:	080165c8 	.word	0x080165c8
 8001e04:	080165d8 	.word	0x080165d8
 8001e08:	080165ec 	.word	0x080165ec

08001e0c <attrName>:
//------------------------------------------------------------------------------------------
static char *attrName(uint8_t attr)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	4603      	mov	r3, r0
 8001e14:	71fb      	strb	r3, [r7, #7]
	switch (attr) {
 8001e16:	79fb      	ldrb	r3, [r7, #7]
 8001e18:	3b01      	subs	r3, #1
 8001e1a:	2b1f      	cmp	r3, #31
 8001e1c:	d84c      	bhi.n	8001eb8 <attrName+0xac>
 8001e1e:	a201      	add	r2, pc, #4	; (adr r2, 8001e24 <attrName+0x18>)
 8001e20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e24:	08001ea5 	.word	0x08001ea5
 8001e28:	08001ea9 	.word	0x08001ea9
 8001e2c:	08001eb9 	.word	0x08001eb9
 8001e30:	08001ead 	.word	0x08001ead
 8001e34:	08001eb9 	.word	0x08001eb9
 8001e38:	08001eb9 	.word	0x08001eb9
 8001e3c:	08001eb9 	.word	0x08001eb9
 8001e40:	08001eb9 	.word	0x08001eb9
 8001e44:	08001eb9 	.word	0x08001eb9
 8001e48:	08001eb9 	.word	0x08001eb9
 8001e4c:	08001eb9 	.word	0x08001eb9
 8001e50:	08001eb9 	.word	0x08001eb9
 8001e54:	08001eb9 	.word	0x08001eb9
 8001e58:	08001eb9 	.word	0x08001eb9
 8001e5c:	08001eb9 	.word	0x08001eb9
 8001e60:	08001eb1 	.word	0x08001eb1
 8001e64:	08001eb9 	.word	0x08001eb9
 8001e68:	08001eb9 	.word	0x08001eb9
 8001e6c:	08001eb9 	.word	0x08001eb9
 8001e70:	08001eb9 	.word	0x08001eb9
 8001e74:	08001eb9 	.word	0x08001eb9
 8001e78:	08001eb9 	.word	0x08001eb9
 8001e7c:	08001eb9 	.word	0x08001eb9
 8001e80:	08001eb9 	.word	0x08001eb9
 8001e84:	08001eb9 	.word	0x08001eb9
 8001e88:	08001eb9 	.word	0x08001eb9
 8001e8c:	08001eb9 	.word	0x08001eb9
 8001e90:	08001eb9 	.word	0x08001eb9
 8001e94:	08001eb9 	.word	0x08001eb9
 8001e98:	08001eb9 	.word	0x08001eb9
 8001e9c:	08001eb9 	.word	0x08001eb9
 8001ea0:	08001eb5 	.word	0x08001eb5
		case AM_RDO://	0x01	/* Read only */
			return "Read only";
 8001ea4:	4b08      	ldr	r3, [pc, #32]	; (8001ec8 <attrName+0xbc>)
 8001ea6:	e008      	b.n	8001eba <attrName+0xae>
		case AM_HID://	0x02	/* Hidden */
			return "Hidden";
 8001ea8:	4b08      	ldr	r3, [pc, #32]	; (8001ecc <attrName+0xc0>)
 8001eaa:	e006      	b.n	8001eba <attrName+0xae>
		case AM_SYS://	0x04	/* System */
			return "System";
 8001eac:	4b08      	ldr	r3, [pc, #32]	; (8001ed0 <attrName+0xc4>)
 8001eae:	e004      	b.n	8001eba <attrName+0xae>
		case AM_DIR://	0x10	/* Directory */
			return "Directory";
 8001eb0:	4b08      	ldr	r3, [pc, #32]	; (8001ed4 <attrName+0xc8>)
 8001eb2:	e002      	b.n	8001eba <attrName+0xae>
		case AM_ARC://	0x20	/* Archive */
			return "Archive";
 8001eb4:	4b08      	ldr	r3, [pc, #32]	; (8001ed8 <attrName+0xcc>)
 8001eb6:	e000      	b.n	8001eba <attrName+0xae>
		default : return "Unknown";
 8001eb8:	4b08      	ldr	r3, [pc, #32]	; (8001edc <attrName+0xd0>)
	}
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	370c      	adds	r7, #12
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	080165fc 	.word	0x080165fc
 8001ecc:	08016608 	.word	0x08016608
 8001ed0:	08016610 	.word	0x08016610
 8001ed4:	08016618 	.word	0x08016618
 8001ed8:	08016624 	.word	0x08016624
 8001edc:	0801662c 	.word	0x0801662c

08001ee0 <drvMount>:
//------------------------------------------------------------------------------------------
bool drvMount(const char *path)
{
 8001ee0:	b590      	push	{r4, r7, lr}
 8001ee2:	b087      	sub	sp, #28
 8001ee4:	af02      	add	r7, sp, #8
 8001ee6:	6078      	str	r0, [r7, #4]
bool ret = false;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	73fb      	strb	r3, [r7, #15]

	if (!validChipID) return ret;
 8001eec:	4b32      	ldr	r3, [pc, #200]	; (8001fb8 <drvMount+0xd8>)
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	f083 0301 	eor.w	r3, r3, #1
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <drvMount+0x1e>
 8001efa:	7bfb      	ldrb	r3, [r7, #15]
 8001efc:	e057      	b.n	8001fae <drvMount+0xce>

	FRESULT res = f_mount(&FatFs, path, 1);
 8001efe:	2201      	movs	r2, #1
 8001f00:	6879      	ldr	r1, [r7, #4]
 8001f02:	482e      	ldr	r0, [pc, #184]	; (8001fbc <drvMount+0xdc>)
 8001f04:	f00e fa94 	bl	8010430 <f_mount>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	73bb      	strb	r3, [r7, #14]
	if (res == FR_NO_FILESYSTEM) {
 8001f0c:	7bbb      	ldrb	r3, [r7, #14]
 8001f0e:	2b0d      	cmp	r3, #13
 8001f10:	d134      	bne.n	8001f7c <drvMount+0x9c>
		Report(1, "Mount drive '%s' error #%u (%s)\r\n", path, res, fsErrName(res));
 8001f12:	7bbc      	ldrb	r4, [r7, #14]
 8001f14:	7bbb      	ldrb	r3, [r7, #14]
 8001f16:	4618      	mov	r0, r3
 8001f18:	f7ff fef0 	bl	8001cfc <fsErrName>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	9300      	str	r3, [sp, #0]
 8001f20:	4623      	mov	r3, r4
 8001f22:	687a      	ldr	r2, [r7, #4]
 8001f24:	4926      	ldr	r1, [pc, #152]	; (8001fc0 <drvMount+0xe0>)
 8001f26:	2001      	movs	r0, #1
 8001f28:	f002 fb18 	bl	800455c <Report>
		res = f_mkfs(path, FM_FAT, W25qxx_getBlockSize(), fs_work, sizeof(fs_work));
 8001f2c:	f004 f9d2 	bl	80062d4 <W25qxx_getBlockSize>
 8001f30:	4602      	mov	r2, r0
 8001f32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f36:	9300      	str	r3, [sp, #0]
 8001f38:	4b22      	ldr	r3, [pc, #136]	; (8001fc4 <drvMount+0xe4>)
 8001f3a:	2101      	movs	r1, #1
 8001f3c:	6878      	ldr	r0, [r7, #4]
 8001f3e:	f00f f8ad 	bl	801109c <f_mkfs>
 8001f42:	4603      	mov	r3, r0
 8001f44:	73bb      	strb	r3, [r7, #14]
		if (!res) {
 8001f46:	7bbb      	ldrb	r3, [r7, #14]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d10c      	bne.n	8001f66 <drvMount+0x86>
			Report(1, "Make FAT fs on drive '%s' OK\r\n", path);
 8001f4c:	687a      	ldr	r2, [r7, #4]
 8001f4e:	491e      	ldr	r1, [pc, #120]	; (8001fc8 <drvMount+0xe8>)
 8001f50:	2001      	movs	r0, #1
 8001f52:	f002 fb03 	bl	800455c <Report>
			res = f_mount(&FatFs, path, 1);
 8001f56:	2201      	movs	r2, #1
 8001f58:	6879      	ldr	r1, [r7, #4]
 8001f5a:	4818      	ldr	r0, [pc, #96]	; (8001fbc <drvMount+0xdc>)
 8001f5c:	f00e fa68 	bl	8010430 <f_mount>
 8001f60:	4603      	mov	r3, r0
 8001f62:	73bb      	strb	r3, [r7, #14]
 8001f64:	e00a      	b.n	8001f7c <drvMount+0x9c>
    	} else {
    		Report(1, "Make FAT fs error #%u (%s)\r\n", res, fsErrName(res));
 8001f66:	7bbc      	ldrb	r4, [r7, #14]
 8001f68:	7bbb      	ldrb	r3, [r7, #14]
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f7ff fec6 	bl	8001cfc <fsErrName>
 8001f70:	4603      	mov	r3, r0
 8001f72:	4622      	mov	r2, r4
 8001f74:	4915      	ldr	r1, [pc, #84]	; (8001fcc <drvMount+0xec>)
 8001f76:	2001      	movs	r0, #1
 8001f78:	f002 faf0 	bl	800455c <Report>
    	}
	}
	if (!res) {
 8001f7c:	7bbb      	ldrb	r3, [r7, #14]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d107      	bne.n	8001f92 <drvMount+0xb2>
		ret = true;
 8001f82:	2301      	movs	r3, #1
 8001f84:	73fb      	strb	r3, [r7, #15]
		Report(1, "Mount drive '%s' OK\r\n", path);
 8001f86:	687a      	ldr	r2, [r7, #4]
 8001f88:	4911      	ldr	r1, [pc, #68]	; (8001fd0 <drvMount+0xf0>)
 8001f8a:	2001      	movs	r0, #1
 8001f8c:	f002 fae6 	bl	800455c <Report>
 8001f90:	e00c      	b.n	8001fac <drvMount+0xcc>
	} else {
		Report(1, "Mount drive '%s' error #%u (%s)\r\n", path, res, fsErrName(res));
 8001f92:	7bbc      	ldrb	r4, [r7, #14]
 8001f94:	7bbb      	ldrb	r3, [r7, #14]
 8001f96:	4618      	mov	r0, r3
 8001f98:	f7ff feb0 	bl	8001cfc <fsErrName>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	9300      	str	r3, [sp, #0]
 8001fa0:	4623      	mov	r3, r4
 8001fa2:	687a      	ldr	r2, [r7, #4]
 8001fa4:	4906      	ldr	r1, [pc, #24]	; (8001fc0 <drvMount+0xe0>)
 8001fa6:	2001      	movs	r0, #1
 8001fa8:	f002 fad8 	bl	800455c <Report>
	}

	return ret;
 8001fac:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3714      	adds	r7, #20
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd90      	pop	{r4, r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	20002cb5 	.word	0x20002cb5
 8001fbc:	20002cc0 	.word	0x20002cc0
 8001fc0:	08016634 	.word	0x08016634
 8001fc4:	200018b4 	.word	0x200018b4
 8001fc8:	08016658 	.word	0x08016658
 8001fcc:	08016678 	.word	0x08016678
 8001fd0:	08016698 	.word	0x08016698

08001fd4 <dirList>:
//------------------------------------------------------------------------------------------
void dirList(const char *name_dir)
{
 8001fd4:	b590      	push	{r4, r7, lr}
 8001fd6:	b099      	sub	sp, #100	; 0x64
 8001fd8:	af02      	add	r7, sp, #8
 8001fda:	6078      	str	r0, [r7, #4]
DIR dir;

	FRESULT res = f_opendir(&dir, name_dir);
 8001fdc:	f107 0320 	add.w	r3, r7, #32
 8001fe0:	6879      	ldr	r1, [r7, #4]
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f00e ff84 	bl	8010ef0 <f_opendir>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
	if (!res) {
 8001fee:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d14a      	bne.n	800208c <dirList+0xb8>
		FILINFO fno;
		int cnt = -1;
 8001ff6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ffa:	657b      	str	r3, [r7, #84]	; 0x54
		Report(1, "Read folder '%s':\r\n", name_dir);
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	4925      	ldr	r1, [pc, #148]	; (8002094 <dirList+0xc0>)
 8002000:	2001      	movs	r0, #1
 8002002:	f002 faab 	bl	800455c <Report>
		for (;;) {
			res = f_readdir(&dir, &fno);
 8002006:	f107 0208 	add.w	r2, r7, #8
 800200a:	f107 0320 	add.w	r3, r7, #32
 800200e:	4611      	mov	r1, r2
 8002010:	4618      	mov	r0, r3
 8002012:	f00f f806 	bl	8011022 <f_readdir>
 8002016:	4603      	mov	r3, r0
 8002018:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			cnt++;
 800201c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800201e:	3301      	adds	r3, #1
 8002020:	657b      	str	r3, [r7, #84]	; 0x54
			if (res || fno.fname[0] == 0) {
 8002022:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8002026:	2b00      	cmp	r3, #0
 8002028:	d102      	bne.n	8002030 <dirList+0x5c>
 800202a:	7c7b      	ldrb	r3, [r7, #17]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d108      	bne.n	8002042 <dirList+0x6e>
				if (!cnt) Report(0, "\tFolder '%s' is empty\r\n", name_dir);
 8002030:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002032:	2b00      	cmp	r3, #0
 8002034:	d124      	bne.n	8002080 <dirList+0xac>
 8002036:	687a      	ldr	r2, [r7, #4]
 8002038:	4917      	ldr	r1, [pc, #92]	; (8002098 <dirList+0xc4>)
 800203a:	2000      	movs	r0, #0
 800203c:	f002 fa8e 	bl	800455c <Report>
				break;
 8002040:	e01e      	b.n	8002080 <dirList+0xac>
			} else if (fno.fattrib & AM_DIR) {// It is a directory
 8002042:	7c3b      	ldrb	r3, [r7, #16]
 8002044:	f003 0310 	and.w	r3, r3, #16
 8002048:	2b00      	cmp	r3, #0
 800204a:	d008      	beq.n	800205e <dirList+0x8a>
				Report(0, "\tIt is folder -> '%s'\r\n", fno.fname);
 800204c:	f107 0308 	add.w	r3, r7, #8
 8002050:	3309      	adds	r3, #9
 8002052:	461a      	mov	r2, r3
 8002054:	4911      	ldr	r1, [pc, #68]	; (800209c <dirList+0xc8>)
 8002056:	2000      	movs	r0, #0
 8002058:	f002 fa80 	bl	800455c <Report>
 800205c:	e7d3      	b.n	8002006 <dirList+0x32>
			} else {// It is a file.
				Report(0, "\tname:%s, size:%u bytes, attr:%s\r\n",
 800205e:	68bc      	ldr	r4, [r7, #8]
 8002060:	7c3b      	ldrb	r3, [r7, #16]
 8002062:	4618      	mov	r0, r3
 8002064:	f7ff fed2 	bl	8001e0c <attrName>
 8002068:	4601      	mov	r1, r0
 800206a:	f107 0308 	add.w	r3, r7, #8
 800206e:	f103 0209 	add.w	r2, r3, #9
 8002072:	9100      	str	r1, [sp, #0]
 8002074:	4623      	mov	r3, r4
 8002076:	490a      	ldr	r1, [pc, #40]	; (80020a0 <dirList+0xcc>)
 8002078:	2000      	movs	r0, #0
 800207a:	f002 fa6f 	bl	800455c <Report>
			res = f_readdir(&dir, &fno);
 800207e:	e7c2      	b.n	8002006 <dirList+0x32>
				break;
 8002080:	bf00      	nop
									fno.fname,
									fno.fsize,
									attrName(fno.fattrib));
			}
		}
		f_closedir(&dir);
 8002082:	f107 0320 	add.w	r3, r7, #32
 8002086:	4618      	mov	r0, r3
 8002088:	f00e ffa5 	bl	8010fd6 <f_closedir>
	}
}
 800208c:	bf00      	nop
 800208e:	375c      	adds	r7, #92	; 0x5c
 8002090:	46bd      	mov	sp, r7
 8002092:	bd90      	pop	{r4, r7, pc}
 8002094:	080166b0 	.word	0x080166b0
 8002098:	080166c4 	.word	0x080166c4
 800209c:	080166dc 	.word	0x080166dc
 80020a0:	080166f4 	.word	0x080166f4

080020a4 <wrFile>:
//------------------------------------------------------------------------------------------
void wrFile(const char *name, const char *text, bool update)
{
 80020a4:	b590      	push	{r4, r7, lr}
 80020a6:	f5ad 5d86 	sub.w	sp, sp, #4288	; 0x10c0
 80020aa:	b085      	sub	sp, #20
 80020ac:	af02      	add	r7, sp, #8
 80020ae:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80020b2:	f843 0cbc 	str.w	r0, [r3, #-188]
 80020b6:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80020ba:	f843 1cc0 	str.w	r1, [r3, #-192]
 80020be:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80020c2:	f803 2cc1 	strb.w	r2, [r3, #-193]
char tmp[128];
FIL fp;
FRESULT res = FR_NO_FILE;
 80020c6:	2304      	movs	r3, #4
 80020c8:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 80020cc:	f102 0207 	add.w	r2, r2, #7
 80020d0:	7013      	strb	r3, [r2, #0]

	sprintf(tmp, "/%s", cfg);
 80020d2:	4b4b      	ldr	r3, [pc, #300]	; (8002200 <wrFile+0x15c>)
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80020da:	f103 0304 	add.w	r3, r3, #4
 80020de:	4949      	ldr	r1, [pc, #292]	; (8002204 <wrFile+0x160>)
 80020e0:	4618      	mov	r0, r3
 80020e2:	f010 fa91 	bl	8012608 <siprintf>
	if (!update) {
 80020e6:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80020ea:	f813 3cc1 	ldrb.w	r3, [r3, #-193]
 80020ee:	f083 0301 	eor.w	r3, r3, #1
 80020f2:	b2db      	uxtb	r3, r3
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d02d      	beq.n	8002154 <wrFile+0xb0>
		res = f_open(&fp, tmp, FA_READ);
 80020f8:	f507 5182 	add.w	r1, r7, #4160	; 0x1040
 80020fc:	f101 0104 	add.w	r1, r1, #4
 8002100:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002104:	3b14      	subs	r3, #20
 8002106:	2201      	movs	r2, #1
 8002108:	4618      	mov	r0, r3
 800210a:	f00e f9d7 	bl	80104bc <f_open>
 800210e:	4603      	mov	r3, r0
 8002110:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 8002114:	f102 0207 	add.w	r2, r2, #7
 8002118:	7013      	strb	r3, [r2, #0]
		if (res == FR_OK) {
 800211a:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 800211e:	f103 0307 	add.w	r3, r3, #7
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d115      	bne.n	8002154 <wrFile+0xb0>
			res = f_close(&fp);
 8002128:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800212c:	3b14      	subs	r3, #20
 800212e:	4618      	mov	r0, r3
 8002130:	f00e feb4 	bl	8010e9c <f_close>
 8002134:	4603      	mov	r3, r0
 8002136:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 800213a:	f102 0207 	add.w	r2, r2, #7
 800213e:	7013      	strb	r3, [r2, #0]
			Report(1, "File '%s' allready present and update has't been ordered\r\n", tmp);
 8002140:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8002144:	f103 0304 	add.w	r3, r3, #4
 8002148:	461a      	mov	r2, r3
 800214a:	492f      	ldr	r1, [pc, #188]	; (8002208 <wrFile+0x164>)
 800214c:	2001      	movs	r0, #1
 800214e:	f002 fa05 	bl	800455c <Report>
 8002152:	e04f      	b.n	80021f4 <wrFile+0x150>
			return;
		}
	}

	res = f_open(&fp, tmp, FA_CREATE_ALWAYS | FA_WRITE);
 8002154:	f507 5182 	add.w	r1, r7, #4160	; 0x1040
 8002158:	f101 0104 	add.w	r1, r1, #4
 800215c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002160:	3b14      	subs	r3, #20
 8002162:	220a      	movs	r2, #10
 8002164:	4618      	mov	r0, r3
 8002166:	f00e f9a9 	bl	80104bc <f_open>
 800216a:	4603      	mov	r3, r0
 800216c:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 8002170:	f102 0207 	add.w	r2, r2, #7
 8002174:	7013      	strb	r3, [r2, #0]
	if (!res) {
 8002176:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 800217a:	f103 0307 	add.w	r3, r3, #7
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d11f      	bne.n	80021c4 <wrFile+0x120>
		f_puts(text, &fp);
 8002184:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002188:	3b14      	subs	r3, #20
 800218a:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800218e:	4619      	mov	r1, r3
 8002190:	f852 0cc0 	ldr.w	r0, [r2, #-192]
 8002194:	f00f fc57 	bl	8011a46 <f_puts>
		Report(1, "File file '%s' write OK\r\n", tmp);
 8002198:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800219c:	f103 0304 	add.w	r3, r3, #4
 80021a0:	461a      	mov	r2, r3
 80021a2:	491a      	ldr	r1, [pc, #104]	; (800220c <wrFile+0x168>)
 80021a4:	2001      	movs	r0, #1
 80021a6:	f002 f9d9 	bl	800455c <Report>

		res = f_close(&fp);
 80021aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021ae:	3b14      	subs	r3, #20
 80021b0:	4618      	mov	r0, r3
 80021b2:	f00e fe73 	bl	8010e9c <f_close>
 80021b6:	4603      	mov	r3, r0
 80021b8:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 80021bc:	f102 0207 	add.w	r2, r2, #7
 80021c0:	7013      	strb	r3, [r2, #0]
 80021c2:	e017      	b.n	80021f4 <wrFile+0x150>
	} else Report(1, "Create new file '%s' error #%u (%s)\r\n", tmp, res, fsErrName(res));
 80021c4:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 80021c8:	f103 0307 	add.w	r3, r3, #7
 80021cc:	781c      	ldrb	r4, [r3, #0]
 80021ce:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 80021d2:	f103 0307 	add.w	r3, r3, #7
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	4618      	mov	r0, r3
 80021da:	f7ff fd8f 	bl	8001cfc <fsErrName>
 80021de:	4603      	mov	r3, r0
 80021e0:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80021e4:	f102 0204 	add.w	r2, r2, #4
 80021e8:	9300      	str	r3, [sp, #0]
 80021ea:	4623      	mov	r3, r4
 80021ec:	4908      	ldr	r1, [pc, #32]	; (8002210 <wrFile+0x16c>)
 80021ee:	2001      	movs	r0, #1
 80021f0:	f002 f9b4 	bl	800455c <Report>

}
 80021f4:	f507 5786 	add.w	r7, r7, #4288	; 0x10c0
 80021f8:	370c      	adds	r7, #12
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd90      	pop	{r4, r7, pc}
 80021fe:	bf00      	nop
 8002200:	200001d0 	.word	0x200001d0
 8002204:	08016718 	.word	0x08016718
 8002208:	0801671c 	.word	0x0801671c
 800220c:	08016758 	.word	0x08016758
 8002210:	08016774 	.word	0x08016774

08002214 <rdFile>:
//------------------------------------------------------------------------------------------
bool rdFile(const char *name, char *txt)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	f5ad 5d86 	sub.w	sp, sp, #4288	; 0x10c0
 800221a:	af00      	add	r7, sp, #0
 800221c:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002220:	f843 0cbc 	str.w	r0, [r3, #-188]
 8002224:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002228:	f843 1cc0 	str.w	r1, [r3, #-192]
bool ret = false;
 800222c:	2300      	movs	r3, #0
 800222e:	f507 5285 	add.w	r2, r7, #4256	; 0x10a0
 8002232:	f102 021f 	add.w	r2, r2, #31
 8002236:	7013      	strb	r3, [r2, #0]
char tmp[128];
FIL fp;

	*txt = '\0';
 8002238:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800223c:	f853 3cc0 	ldr.w	r3, [r3, #-192]
 8002240:	2200      	movs	r2, #0
 8002242:	701a      	strb	r2, [r3, #0]
	if (!f_open(&fp, name, FA_READ)) {
 8002244:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002248:	4619      	mov	r1, r3
 800224a:	f107 0320 	add.w	r3, r7, #32
 800224e:	3b14      	subs	r3, #20
 8002250:	2201      	movs	r2, #1
 8002252:	f851 1cbc 	ldr.w	r1, [r1, #-188]
 8002256:	4618      	mov	r0, r3
 8002258:	f00e f930 	bl	80104bc <f_open>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d13e      	bne.n	80022e0 <rdFile+0xcc>
		Report(1, "File '%s' open for reading OK\r\n", name);
 8002262:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002266:	f853 2cbc 	ldr.w	r2, [r3, #-188]
 800226a:	4926      	ldr	r1, [pc, #152]	; (8002304 <rdFile+0xf0>)
 800226c:	2001      	movs	r0, #1
 800226e:	f002 f975 	bl	800455c <Report>
		while (f_gets(tmp, sizeof(tmp) - 1, &fp) != NULL) {
 8002272:	e01a      	b.n	80022aa <rdFile+0x96>
			if (txt)
 8002274:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002278:	f853 3cc0 	ldr.w	r3, [r3, #-192]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d00b      	beq.n	8002298 <rdFile+0x84>
				strcat(txt, tmp);
 8002280:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002284:	f103 031c 	add.w	r3, r3, #28
 8002288:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 800228c:	4619      	mov	r1, r3
 800228e:	f852 0cc0 	ldr.w	r0, [r2, #-192]
 8002292:	f010 f9d9 	bl	8012648 <strcat>
 8002296:	e008      	b.n	80022aa <rdFile+0x96>
			else
				Report(0, "%s", tmp);
 8002298:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800229c:	f103 031c 	add.w	r3, r3, #28
 80022a0:	461a      	mov	r2, r3
 80022a2:	4919      	ldr	r1, [pc, #100]	; (8002308 <rdFile+0xf4>)
 80022a4:	2000      	movs	r0, #0
 80022a6:	f002 f959 	bl	800455c <Report>
		while (f_gets(tmp, sizeof(tmp) - 1, &fp) != NULL) {
 80022aa:	f107 0320 	add.w	r3, r7, #32
 80022ae:	3b14      	subs	r3, #20
 80022b0:	f507 5081 	add.w	r0, r7, #4128	; 0x1020
 80022b4:	f100 001c 	add.w	r0, r0, #28
 80022b8:	461a      	mov	r2, r3
 80022ba:	217f      	movs	r1, #127	; 0x7f
 80022bc:	f00f fb1a 	bl	80118f4 <f_gets>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d1d6      	bne.n	8002274 <rdFile+0x60>
		}

		f_close(&fp);
 80022c6:	f107 0320 	add.w	r3, r7, #32
 80022ca:	3b14      	subs	r3, #20
 80022cc:	4618      	mov	r0, r3
 80022ce:	f00e fde5 	bl	8010e9c <f_close>

		ret = true;
 80022d2:	2301      	movs	r3, #1
 80022d4:	f507 5285 	add.w	r2, r7, #4256	; 0x10a0
 80022d8:	f102 021f 	add.w	r2, r2, #31
 80022dc:	7013      	strb	r3, [r2, #0]
 80022de:	e007      	b.n	80022f0 <rdFile+0xdc>
	} else {
		Report(1, "Error while open for reading file '%s'\r\n", name);
 80022e0:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80022e4:	f853 2cbc 	ldr.w	r2, [r3, #-188]
 80022e8:	4908      	ldr	r1, [pc, #32]	; (800230c <rdFile+0xf8>)
 80022ea:	2001      	movs	r0, #1
 80022ec:	f002 f936 	bl	800455c <Report>
	}

	return ret;
 80022f0:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 80022f4:	f103 031f 	add.w	r3, r3, #31
 80022f8:	781b      	ldrb	r3, [r3, #0]
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	f507 5786 	add.w	r7, r7, #4288	; 0x10c0
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	0801679c 	.word	0x0801679c
 8002308:	080167bc 	.word	0x080167bc
 800230c:	080167c0 	.word	0x080167c0

08002310 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002310:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002314:	f5ad 6dab 	sub.w	sp, sp, #1368	; 0x558
 8002318:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800231a:	f004 fb74 	bl	8006a06 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800231e:	f001 fa89 	bl	8003834 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002322:	f001 fcc1 	bl	8003ca8 <MX_GPIO_Init>
  MX_TIM4_Init();
 8002326:	f001 fbef 	bl	8003b08 <MX_TIM4_Init>
  MX_DMA_Init();
 800232a:	f001 fc6b 	bl	8003c04 <MX_DMA_Init>
  MX_RTC_Init();
 800232e:	f001 fb13 	bl	8003958 <MX_RTC_Init>
  MX_USART2_UART_Init();
 8002332:	f001 fc37 	bl	8003ba4 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8002336:	f001 fba9 	bl	8003a8c <MX_SPI2_Init>
  MX_SPI1_Init();
 800233a:	f001 fb69 	bl	8003a10 <MX_SPI1_Init>
  MX_I2C1_Init();
 800233e:	f001 facb 	bl	80038d8 <MX_I2C1_Init>
  MX_FATFS_Init();
 8002342:	f00c f997 	bl	800e674 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */


  if (HAL_TIM_Base_Start_IT(tikPort) != HAL_OK) devError |= devTIK;
 8002346:	4bb9      	ldr	r3, [pc, #740]	; (800262c <main+0x31c>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4618      	mov	r0, r3
 800234c:	f00a f8de 	bl	800c50c <HAL_TIM_Base_Start_IT>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d006      	beq.n	8002364 <main+0x54>
 8002356:	4bb6      	ldr	r3, [pc, #728]	; (8002630 <main+0x320>)
 8002358:	881b      	ldrh	r3, [r3, #0]
 800235a:	f043 0301 	orr.w	r3, r3, #1
 800235e:	b29a      	uxth	r2, r3
 8002360:	4bb3      	ldr	r3, [pc, #716]	; (8002630 <main+0x320>)
 8002362:	801a      	strh	r2, [r3, #0]

  for (int8_t i = 0; i < 4; i++) {
 8002364:	2300      	movs	r3, #0
 8002366:	f887 3537 	strb.w	r3, [r7, #1335]	; 0x537
 800236a:	e012      	b.n	8002392 <main+0x82>
	  errLedOn(true);
 800236c:	2001      	movs	r0, #1
 800236e:	f001 ffd5 	bl	800431c <errLedOn>
	  HAL_Delay(150);
 8002372:	2096      	movs	r0, #150	; 0x96
 8002374:	f004 fbbc 	bl	8006af0 <HAL_Delay>
	  errLedOn(false);
 8002378:	2000      	movs	r0, #0
 800237a:	f001 ffcf 	bl	800431c <errLedOn>
	  HAL_Delay(150);
 800237e:	2096      	movs	r0, #150	; 0x96
 8002380:	f004 fbb6 	bl	8006af0 <HAL_Delay>
  for (int8_t i = 0; i < 4; i++) {
 8002384:	f997 3537 	ldrsb.w	r3, [r7, #1335]	; 0x537
 8002388:	b2db      	uxtb	r3, r3
 800238a:	3301      	adds	r3, #1
 800238c:	b2db      	uxtb	r3, r3
 800238e:	f887 3537 	strb.w	r3, [r7, #1335]	; 0x537
 8002392:	f997 3537 	ldrsb.w	r3, [r7, #1335]	; 0x537
 8002396:	2b03      	cmp	r3, #3
 8002398:	dde8      	ble.n	800236c <main+0x5c>
  }

  if (HAL_UART_Receive_IT(cmdPort, &rxByte, 1) != HAL_OK) devError |= devUART;
 800239a:	4ba6      	ldr	r3, [pc, #664]	; (8002634 <main+0x324>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	2201      	movs	r2, #1
 80023a0:	49a5      	ldr	r1, [pc, #660]	; (8002638 <main+0x328>)
 80023a2:	4618      	mov	r0, r3
 80023a4:	f00a fd8a 	bl	800cebc <HAL_UART_Receive_IT>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d006      	beq.n	80023bc <main+0xac>
 80023ae:	4ba0      	ldr	r3, [pc, #640]	; (8002630 <main+0x320>)
 80023b0:	881b      	ldrh	r3, [r3, #0]
 80023b2:	f043 0302 	orr.w	r3, r3, #2
 80023b6:	b29a      	uxth	r2, r3
 80023b8:	4b9d      	ldr	r3, [pc, #628]	; (8002630 <main+0x320>)
 80023ba:	801a      	strh	r2, [r3, #0]

  set_Date(epoch);
 80023bc:	4b9f      	ldr	r3, [pc, #636]	; (800263c <main+0x32c>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4618      	mov	r0, r3
 80023c2:	f001 ffd1 	bl	8004368 <set_Date>

  HAL_Delay(250);
 80023c6:	20fa      	movs	r0, #250	; 0xfa
 80023c8:	f004 fb92 	bl	8006af0 <HAL_Delay>

  Report(1, "[que:%u] Start application ver.%s\r\n", cntEvt, ver);
 80023cc:	4b9c      	ldr	r3, [pc, #624]	; (8002640 <main+0x330>)
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	461a      	mov	r2, r3
 80023d4:	4b9b      	ldr	r3, [pc, #620]	; (8002644 <main+0x334>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	499b      	ldr	r1, [pc, #620]	; (8002648 <main+0x338>)
 80023da:	2001      	movs	r0, #1
 80023dc:	f002 f8be 	bl	800455c <Report>

#ifdef SET_W25FLASH
    chipPresent = W25qxx_Init();
 80023e0:	f003 fe8c 	bl	80060fc <W25qxx_Init>
 80023e4:	4603      	mov	r3, r0
 80023e6:	461a      	mov	r2, r3
 80023e8:	4b98      	ldr	r3, [pc, #608]	; (800264c <main+0x33c>)
 80023ea:	701a      	strb	r2, [r3, #0]
    uint32_t cid = W25qxx_getChipID();
 80023ec:	f003 ff40 	bl	8006270 <W25qxx_getChipID>
 80023f0:	f8c7 0508 	str.w	r0, [r7, #1288]	; 0x508
    if ( chipPresent && ((cid >= W25Q10) && (cid <= W25Q128)) ) validChipID = true;
 80023f4:	4b95      	ldr	r3, [pc, #596]	; (800264c <main+0x33c>)
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d00a      	beq.n	8002412 <main+0x102>
 80023fc:	f8d7 3508 	ldr.w	r3, [r7, #1288]	; 0x508
 8002400:	2b00      	cmp	r3, #0
 8002402:	d006      	beq.n	8002412 <main+0x102>
 8002404:	f8d7 3508 	ldr.w	r3, [r7, #1288]	; 0x508
 8002408:	2b08      	cmp	r3, #8
 800240a:	d802      	bhi.n	8002412 <main+0x102>
 800240c:	4b90      	ldr	r3, [pc, #576]	; (8002650 <main+0x340>)
 800240e:	2201      	movs	r2, #1
 8002410:	701a      	strb	r2, [r3, #0]
    list_sector = W25qxx_getPageSize() << 1;
 8002412:	f003 ff51 	bl	80062b8 <W25qxx_getPageSize>
 8002416:	4603      	mov	r3, r0
 8002418:	005b      	lsls	r3, r3, #1
 800241a:	461a      	mov	r2, r3
 800241c:	4b8d      	ldr	r3, [pc, #564]	; (8002654 <main+0x344>)
 800241e:	601a      	str	r2, [r3, #0]
    //
    listSize = sizeof(rec_t) * MAX_LIST;
 8002420:	4b8d      	ldr	r3, [pc, #564]	; (8002658 <main+0x348>)
 8002422:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002426:	801a      	strh	r2, [r3, #0]
    memset((uint8_t *)&list[0].freq, 0, listSize);
 8002428:	4b8b      	ldr	r3, [pc, #556]	; (8002658 <main+0x348>)
 800242a:	881b      	ldrh	r3, [r3, #0]
 800242c:	461a      	mov	r2, r3
 800242e:	2100      	movs	r1, #0
 8002430:	488a      	ldr	r0, [pc, #552]	; (800265c <main+0x34c>)
 8002432:	f00f fc77 	bl	8011d24 <memset>
    //
	#ifdef SET_FAT_FS
    	int8_t ix = 0;
 8002436:	2300      	movs	r3, #0
 8002438:	f887 3536 	strb.w	r3, [r7, #1334]	; 0x536
      	mnt = drvMount(USERPath);
 800243c:	4888      	ldr	r0, [pc, #544]	; (8002660 <main+0x350>)
 800243e:	f7ff fd4f 	bl	8001ee0 <drvMount>
 8002442:	4603      	mov	r3, r0
 8002444:	461a      	mov	r2, r3
 8002446:	4b87      	ldr	r3, [pc, #540]	; (8002664 <main+0x354>)
 8002448:	701a      	strb	r2, [r3, #0]
      	if (mnt) {
 800244a:	4b86      	ldr	r3, [pc, #536]	; (8002664 <main+0x354>)
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	2b00      	cmp	r3, #0
 8002450:	f000 811f 	beq.w	8002692 <main+0x382>
      		dirList(dirName);
 8002454:	4b84      	ldr	r3, [pc, #528]	; (8002668 <main+0x358>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4618      	mov	r0, r3
 800245a:	f7ff fdbb 	bl	8001fd4 <dirList>
      		//
      		char txt[MAX_UART_BUF] = {0};
 800245e:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8002462:	f5a3 639f 	sub.w	r3, r3, #1272	; 0x4f8
 8002466:	2200      	movs	r2, #0
 8002468:	601a      	str	r2, [r3, #0]
 800246a:	3304      	adds	r3, #4
 800246c:	f44f 727f 	mov.w	r2, #1020	; 0x3fc
 8002470:	2100      	movs	r1, #0
 8002472:	4618      	mov	r0, r3
 8002474:	f00f fc56 	bl	8011d24 <memset>
      		cfg_present = rdFile(cfg, txt);
 8002478:	4b7c      	ldr	r3, [pc, #496]	; (800266c <main+0x35c>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8002480:	4611      	mov	r1, r2
 8002482:	4618      	mov	r0, r3
 8002484:	f7ff fec6 	bl	8002214 <rdFile>
 8002488:	4603      	mov	r3, r0
 800248a:	461a      	mov	r2, r3
 800248c:	4b78      	ldr	r3, [pc, #480]	; (8002670 <main+0x360>)
 800248e:	701a      	strb	r2, [r3, #0]
      		if (!cfg_present) {
 8002490:	4b77      	ldr	r3, [pc, #476]	; (8002670 <main+0x360>)
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	f083 0301 	eor.w	r3, r3, #1
 8002498:	b2db      	uxtb	r3, r3
 800249a:	2b00      	cmp	r3, #0
 800249c:	d03f      	beq.n	800251e <main+0x20e>
      			//
      			for (int i = 0; i < MAX_LIST; i++) {
 800249e:	2300      	movs	r3, #0
 80024a0:	f8c7 3530 	str.w	r3, [r7, #1328]	; 0x530
 80024a4:	e023      	b.n	80024ee <main+0x1de>
      				sprintf(txt+strlen(txt), "%.1f:%s\r\n", def_list[i].freq, def_list[i].name);
 80024a6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7fd fe90 	bl	80001d0 <strlen>
 80024b0:	4602      	mov	r2, r0
 80024b2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80024b6:	189c      	adds	r4, r3, r2
 80024b8:	4a6e      	ldr	r2, [pc, #440]	; (8002674 <main+0x364>)
 80024ba:	f8d7 3530 	ldr.w	r3, [r7, #1328]	; 0x530
 80024be:	015b      	lsls	r3, r3, #5
 80024c0:	4413      	add	r3, r2
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4618      	mov	r0, r3
 80024c6:	f7fe f83f 	bl	8000548 <__aeabi_f2d>
 80024ca:	4602      	mov	r2, r0
 80024cc:	460b      	mov	r3, r1
 80024ce:	f8d7 1530 	ldr.w	r1, [r7, #1328]	; 0x530
 80024d2:	0149      	lsls	r1, r1, #5
 80024d4:	4867      	ldr	r0, [pc, #412]	; (8002674 <main+0x364>)
 80024d6:	4401      	add	r1, r0
 80024d8:	3104      	adds	r1, #4
 80024da:	9100      	str	r1, [sp, #0]
 80024dc:	4966      	ldr	r1, [pc, #408]	; (8002678 <main+0x368>)
 80024de:	4620      	mov	r0, r4
 80024e0:	f010 f892 	bl	8012608 <siprintf>
      			for (int i = 0; i < MAX_LIST; i++) {
 80024e4:	f8d7 3530 	ldr.w	r3, [r7, #1328]	; 0x530
 80024e8:	3301      	adds	r3, #1
 80024ea:	f8c7 3530 	str.w	r3, [r7, #1328]	; 0x530
 80024ee:	f8d7 3530 	ldr.w	r3, [r7, #1328]	; 0x530
 80024f2:	2b17      	cmp	r3, #23
 80024f4:	ddd7      	ble.n	80024a6 <main+0x196>
      			}
      			wrFile(cfg, txt, true);
 80024f6:	4b5d      	ldr	r3, [pc, #372]	; (800266c <main+0x35c>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80024fe:	2201      	movs	r2, #1
 8002500:	4618      	mov	r0, r3
 8002502:	f7ff fdcf 	bl	80020a4 <wrFile>
      			//
      			cfg_present = rdFile(cfg, txt);
 8002506:	4b59      	ldr	r3, [pc, #356]	; (800266c <main+0x35c>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800250e:	4611      	mov	r1, r2
 8002510:	4618      	mov	r0, r3
 8002512:	f7ff fe7f 	bl	8002214 <rdFile>
 8002516:	4603      	mov	r3, r0
 8002518:	461a      	mov	r2, r3
 800251a:	4b55      	ldr	r3, [pc, #340]	; (8002670 <main+0x360>)
 800251c:	701a      	strb	r2, [r3, #0]
      		}
      		if (cfg_present) {
 800251e:	4b54      	ldr	r3, [pc, #336]	; (8002670 <main+0x360>)
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	2b00      	cmp	r3, #0
 8002524:	f000 80b5 	beq.w	8002692 <main+0x382>
      			char *uks = txt, *uke = NULL, *uend = txt + strlen(txt);
 8002528:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800252c:	f8c7 352c 	str.w	r3, [r7, #1324]	; 0x52c
 8002530:	2300      	movs	r3, #0
 8002532:	f8c7 3504 	str.w	r3, [r7, #1284]	; 0x504
 8002536:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800253a:	4618      	mov	r0, r3
 800253c:	f7fd fe48 	bl	80001d0 <strlen>
 8002540:	4602      	mov	r2, r0
 8002542:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002546:	4413      	add	r3, r2
 8002548:	f8c7 3500 	str.w	r3, [r7, #1280]	; 0x500
      			char tmp[64] = {0};
 800254c:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8002550:	f5a3 63a7 	sub.w	r3, r3, #1336	; 0x538
 8002554:	2200      	movs	r2, #0
 8002556:	601a      	str	r2, [r3, #0]
 8002558:	3304      	adds	r3, #4
 800255a:	223c      	movs	r2, #60	; 0x3c
 800255c:	2100      	movs	r1, #0
 800255e:	4618      	mov	r0, r3
 8002560:	f00f fbe0 	bl	8011d24 <memset>
      			while (uks < uend) {
 8002564:	e058      	b.n	8002618 <main+0x308>
      				uke = strstr(uks, "\r\n");
 8002566:	4945      	ldr	r1, [pc, #276]	; (800267c <main+0x36c>)
 8002568:	f8d7 052c 	ldr.w	r0, [r7, #1324]	; 0x52c
 800256c:	f010 f8af 	bl	80126ce <strstr>
 8002570:	f8c7 0504 	str.w	r0, [r7, #1284]	; 0x504
      				if (uke) {
 8002574:	f8d7 3504 	ldr.w	r3, [r7, #1284]	; 0x504
 8002578:	2b00      	cmp	r3, #0
 800257a:	d054      	beq.n	8002626 <main+0x316>
      					memset(tmp, 0, sizeof(tmp));
 800257c:	463b      	mov	r3, r7
 800257e:	2240      	movs	r2, #64	; 0x40
 8002580:	2100      	movs	r1, #0
 8002582:	4618      	mov	r0, r3
 8002584:	f00f fbce 	bl	8011d24 <memset>
      					memcpy(tmp, uks, uke - uks);
 8002588:	f8d7 2504 	ldr.w	r2, [r7, #1284]	; 0x504
 800258c:	f8d7 352c 	ldr.w	r3, [r7, #1324]	; 0x52c
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	461a      	mov	r2, r3
 8002594:	463b      	mov	r3, r7
 8002596:	f8d7 152c 	ldr.w	r1, [r7, #1324]	; 0x52c
 800259a:	4618      	mov	r0, r3
 800259c:	f00f fbb4 	bl	8011d08 <memcpy>
      					uks = uke + 2;
 80025a0:	f8d7 3504 	ldr.w	r3, [r7, #1284]	; 0x504
 80025a4:	3302      	adds	r3, #2
 80025a6:	f8c7 352c 	str.w	r3, [r7, #1324]	; 0x52c
      					uke = strchr(tmp, ':');
 80025aa:	463b      	mov	r3, r7
 80025ac:	213a      	movs	r1, #58	; 0x3a
 80025ae:	4618      	mov	r0, r3
 80025b0:	f010 f859 	bl	8012666 <strchr>
 80025b4:	f8c7 0504 	str.w	r0, [r7, #1284]	; 0x504
      					if (uke) {
 80025b8:	f8d7 3504 	ldr.w	r3, [r7, #1284]	; 0x504
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d010      	beq.n	80025e2 <main+0x2d2>
      						strncpy(&list[ix].name[0], uke + 1, MAX_SIZE_NAME - 1);
 80025c0:	f997 3536 	ldrsb.w	r3, [r7, #1334]	; 0x536
 80025c4:	015b      	lsls	r3, r3, #5
 80025c6:	4a25      	ldr	r2, [pc, #148]	; (800265c <main+0x34c>)
 80025c8:	4413      	add	r3, r2
 80025ca:	1d18      	adds	r0, r3, #4
 80025cc:	f8d7 3504 	ldr.w	r3, [r7, #1284]	; 0x504
 80025d0:	3301      	adds	r3, #1
 80025d2:	221b      	movs	r2, #27
 80025d4:	4619      	mov	r1, r3
 80025d6:	f010 f867 	bl	80126a8 <strncpy>
      						*uke = '\0';
 80025da:	f8d7 3504 	ldr.w	r3, [r7, #1284]	; 0x504
 80025de:	2200      	movs	r2, #0
 80025e0:	701a      	strb	r2, [r3, #0]
      					}
      					list[ix].freq = (float)atof(tmp);
 80025e2:	463b      	mov	r3, r7
 80025e4:	4618      	mov	r0, r3
 80025e6:	f00f faae 	bl	8011b46 <atof>
 80025ea:	ec53 2b10 	vmov	r2, r3, d0
 80025ee:	f997 4536 	ldrsb.w	r4, [r7, #1334]	; 0x536
 80025f2:	4610      	mov	r0, r2
 80025f4:	4619      	mov	r1, r3
 80025f6:	f7fe faf7 	bl	8000be8 <__aeabi_d2f>
 80025fa:	4602      	mov	r2, r0
 80025fc:	4917      	ldr	r1, [pc, #92]	; (800265c <main+0x34c>)
 80025fe:	0163      	lsls	r3, r4, #5
 8002600:	440b      	add	r3, r1
 8002602:	601a      	str	r2, [r3, #0]
      					if (++ix == MAX_LIST) break;
 8002604:	f897 3536 	ldrb.w	r3, [r7, #1334]	; 0x536
 8002608:	3301      	adds	r3, #1
 800260a:	b2db      	uxtb	r3, r3
 800260c:	f887 3536 	strb.w	r3, [r7, #1334]	; 0x536
 8002610:	f997 3536 	ldrsb.w	r3, [r7, #1334]	; 0x536
 8002614:	2b18      	cmp	r3, #24
 8002616:	d033      	beq.n	8002680 <main+0x370>
      			while (uks < uend) {
 8002618:	f8d7 252c 	ldr.w	r2, [r7, #1324]	; 0x52c
 800261c:	f8d7 3500 	ldr.w	r3, [r7, #1280]	; 0x500
 8002620:	429a      	cmp	r2, r3
 8002622:	d3a0      	bcc.n	8002566 <main+0x256>
 8002624:	e02d      	b.n	8002682 <main+0x372>
      				} else {
      					break;
 8002626:	bf00      	nop
 8002628:	e02b      	b.n	8002682 <main+0x372>
 800262a:	bf00      	nop
 800262c:	20000008 	.word	0x20000008
 8002630:	20001480 	.word	0x20001480
 8002634:	20000010 	.word	0x20000010
 8002638:	20001490 	.word	0x20001490
 800263c:	20000018 	.word	0x20000018
 8002640:	2000189c 	.word	0x2000189c
 8002644:	20000004 	.word	0x20000004
 8002648:	080167ec 	.word	0x080167ec
 800264c:	20002cb4 	.word	0x20002cb4
 8002650:	20002cb5 	.word	0x20002cb5
 8002654:	200018a8 	.word	0x200018a8
 8002658:	2000400c 	.word	0x2000400c
 800265c:	20003d0c 	.word	0x20003d0c
 8002660:	20004160 	.word	0x20004160
 8002664:	20003cf1 	.word	0x20003cf1
 8002668:	200001d4 	.word	0x200001d4
 800266c:	200001d0 	.word	0x200001d0
 8002670:	20003cf0 	.word	0x20003cf0
 8002674:	080177b8 	.word	0x080177b8
 8002678:	08016810 	.word	0x08016810
 800267c:	0801681c 	.word	0x0801681c
      					if (++ix == MAX_LIST) break;
 8002680:	bf00      	nop
      				}
      			}
      			Report(1, "Readed %d records from '%s' file\r\n", ix, cfg);
 8002682:	f997 2536 	ldrsb.w	r2, [r7, #1334]	; 0x536
 8002686:	4bb2      	ldr	r3, [pc, #712]	; (8002950 <main+0x640>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	49b2      	ldr	r1, [pc, #712]	; (8002954 <main+0x644>)
 800268c:	2001      	movs	r0, #1
 800268e:	f001 ff65 	bl	800455c <Report>
      		}
      	}
      	if (!ix) {
 8002692:	f997 3536 	ldrsb.w	r3, [r7, #1334]	; 0x536
 8002696:	2b00      	cmp	r3, #0
 8002698:	d10d      	bne.n	80026b6 <main+0x3a6>
      		memcpy((uint8_t *)&list[0].freq, (uint8_t *)&def_list[0].freq, listSize);
 800269a:	4baf      	ldr	r3, [pc, #700]	; (8002958 <main+0x648>)
 800269c:	881b      	ldrh	r3, [r3, #0]
 800269e:	461a      	mov	r2, r3
 80026a0:	49ae      	ldr	r1, [pc, #696]	; (800295c <main+0x64c>)
 80026a2:	48af      	ldr	r0, [pc, #700]	; (8002960 <main+0x650>)
 80026a4:	f00f fb30 	bl	8011d08 <memcpy>
      		devError |= devFS;
 80026a8:	4bae      	ldr	r3, [pc, #696]	; (8002964 <main+0x654>)
 80026aa:	881b      	ldrh	r3, [r3, #0]
 80026ac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026b0:	b29a      	uxth	r2, r3
 80026b2:	4bac      	ldr	r3, [pc, #688]	; (8002964 <main+0x654>)
 80026b4:	801a      	strh	r2, [r3, #0]
#endif


#ifdef SET_RDA_CHIP

    rdaID = rda5807_init(&Freq);
 80026b6:	48ac      	ldr	r0, [pc, #688]	; (8002968 <main+0x658>)
 80026b8:	f002 fb4a 	bl	8004d50 <rda5807_init>
 80026bc:	4603      	mov	r3, r0
 80026be:	461a      	mov	r2, r3
 80026c0:	4baa      	ldr	r3, [pc, #680]	; (800296c <main+0x65c>)
 80026c2:	701a      	strb	r2, [r3, #0]
    RSSI = rda5807_rssi();
 80026c4:	f002 fbb2 	bl	8004e2c <rda5807_rssi>
 80026c8:	4603      	mov	r3, r0
 80026ca:	461a      	mov	r2, r3
 80026cc:	4ba8      	ldr	r3, [pc, #672]	; (8002970 <main+0x660>)
 80026ce:	801a      	strh	r2, [r3, #0]
    rda5807_SetVolume(Volume);
 80026d0:	4ba8      	ldr	r3, [pc, #672]	; (8002974 <main+0x664>)
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	4618      	mov	r0, r3
 80026d6:	f002 fd87 	bl	80051e8 <rda5807_SetVolume>
    rda5807_SetBassBoost(BassBoost);
 80026da:	4ba7      	ldr	r3, [pc, #668]	; (8002978 <main+0x668>)
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	4618      	mov	r0, r3
 80026e0:	f002 fdca 	bl	8005278 <rda5807_SetBassBoost>
    stereo = rda5807_Get_StereoMonoFlag();
 80026e4:	f002 fede 	bl	80054a4 <rda5807_Get_StereoMonoFlag>
 80026e8:	4603      	mov	r3, r0
 80026ea:	461a      	mov	r2, r3
 80026ec:	4ba3      	ldr	r3, [pc, #652]	; (800297c <main+0x66c>)
 80026ee:	701a      	strb	r2, [r3, #0]
    Chan = rda5807_Get_Channel();
 80026f0:	f002 fef0 	bl	80054d4 <rda5807_Get_Channel>
 80026f4:	4603      	mov	r3, r0
 80026f6:	461a      	mov	r2, r3
 80026f8:	4ba1      	ldr	r3, [pc, #644]	; (8002980 <main+0x670>)
 80026fa:	801a      	strh	r2, [r3, #0]
#endif

#ifdef SET_DISPLAY

	#ifdef FONT_6x8
  		FontDef_t Font_6x8 = { 6, 8, Font6x8 };
 80026fc:	4aa1      	ldr	r2, [pc, #644]	; (8002984 <main+0x674>)
 80026fe:	f507 639a 	add.w	r3, r7, #1232	; 0x4d0
 8002702:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002706:	6018      	str	r0, [r3, #0]
 8002708:	3304      	adds	r3, #4
 800270a:	8019      	strh	r1, [r3, #0]
  		lfnt = &Font_6x8;
 800270c:	4a9e      	ldr	r2, [pc, #632]	; (8002988 <main+0x678>)
 800270e:	f507 639a 	add.w	r3, r7, #1232	; 0x4d0
 8002712:	6013      	str	r3, [r2, #0]
	#endif


  	uint16_t lin1 = 1;
 8002714:	2301      	movs	r3, #1
 8002716:	f8a7 34fe 	strh.w	r3, [r7, #1278]	; 0x4fe
  	uint16_t lin2 = lin1 + Font_6x8.FontHeight;//chipID...
 800271a:	f897 34d1 	ldrb.w	r3, [r7, #1233]	; 0x4d1
 800271e:	b29a      	uxth	r2, r3
 8002720:	f8b7 34fe 	ldrh.w	r3, [r7, #1278]	; 0x4fe
 8002724:	4413      	add	r3, r2
 8002726:	f8a7 34fc 	strh.w	r3, [r7, #1276]	; 0x4fc
  	uint16_t lin3 = lin2 + Font_6x8.FontHeight + 1;//Band...
 800272a:	f897 34d1 	ldrb.w	r3, [r7, #1233]	; 0x4d1
 800272e:	b29a      	uxth	r2, r3
 8002730:	f8b7 34fc 	ldrh.w	r3, [r7, #1276]	; 0x4fc
 8002734:	4413      	add	r3, r2
 8002736:	b29b      	uxth	r3, r3
 8002738:	3301      	adds	r3, #1
 800273a:	f8a7 34fa 	strh.w	r3, [r7, #1274]	; 0x4fa
  	uint16_t lin4 = lin3 + Font_6x8.FontHeight + 1;//Volume...//Freq...
 800273e:	f897 34d1 	ldrb.w	r3, [r7, #1233]	; 0x4d1
 8002742:	b29a      	uxth	r2, r3
 8002744:	f8b7 34fa 	ldrh.w	r3, [r7, #1274]	; 0x4fa
 8002748:	4413      	add	r3, r2
 800274a:	b29b      	uxth	r3, r3
 800274c:	3301      	adds	r3, #1
 800274e:	f8a7 34f8 	strh.w	r3, [r7, #1272]	; 0x4f8
  	uint16_t lin5 = lin4 + Font_6x8.FontHeight + 1;//Freq...//Volume...
 8002752:	f897 34d1 	ldrb.w	r3, [r7, #1233]	; 0x4d1
 8002756:	b29a      	uxth	r2, r3
 8002758:	f8b7 34f8 	ldrh.w	r3, [r7, #1272]	; 0x4f8
 800275c:	4413      	add	r3, r2
 800275e:	b29b      	uxth	r3, r3
 8002760:	3301      	adds	r3, #1
 8002762:	f8a7 34f6 	strh.w	r3, [r7, #1270]	; 0x4f6
  	uint16_t lin6 = lin5 + Font_6x8.FontHeight + 1;//Station
 8002766:	f897 34d1 	ldrb.w	r3, [r7, #1233]	; 0x4d1
 800276a:	b29a      	uxth	r2, r3
 800276c:	f8b7 34f6 	ldrh.w	r3, [r7, #1270]	; 0x4f6
 8002770:	4413      	add	r3, r2
 8002772:	b29b      	uxth	r3, r3
 8002774:	3301      	adds	r3, #1
 8002776:	f8a7 34f4 	strh.w	r3, [r7, #1268]	; 0x4f4
  	char st[64];
  	char sta[32];
  	char stb[32];

  	ST7565_Reset();
 800277a:	f7fe fca5 	bl	80010c8 <ST7565_Reset>
  	ST7565_Init();
 800277e:	f7fe fdbb 	bl	80012f8 <ST7565_Init>

  	ST7565_CMD_DISPLAY(CMD_DISPLAY_ON);
 8002782:	20af      	movs	r0, #175	; 0xaf
 8002784:	f7fe fdd2 	bl	800132c <ST7565_CMD_DISPLAY>

    int dl = sprintf(tmp, "Ver.%s", ver);
 8002788:	4b80      	ldr	r3, [pc, #512]	; (800298c <main+0x67c>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	461a      	mov	r2, r3
 800278e:	4980      	ldr	r1, [pc, #512]	; (8002990 <main+0x680>)
 8002790:	4880      	ldr	r0, [pc, #512]	; (8002994 <main+0x684>)
 8002792:	f00f ff39 	bl	8012608 <siprintf>
 8002796:	f8c7 0528 	str.w	r0, [r7, #1320]	; 0x528
    uint16_t x = ((SCREEN_WIDTH - (Font_6x8.FontWidth * dl)) >> 1) & 0x7f;
 800279a:	f897 34d0 	ldrb.w	r3, [r7, #1232]	; 0x4d0
 800279e:	461a      	mov	r2, r3
 80027a0:	f8d7 3528 	ldr.w	r3, [r7, #1320]	; 0x528
 80027a4:	fb02 f303 	mul.w	r3, r2, r3
 80027a8:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80027ac:	105b      	asrs	r3, r3, #1
 80027ae:	b29b      	uxth	r3, r3
 80027b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80027b4:	f8a7 34f2 	strh.w	r3, [r7, #1266]	; 0x4f2
    ST7565_Print(x, SCREEN_HEIGHT - Font_6x8.FontHeight, tmp, &Font_6x8, 1, PIX_ON);//      (PIX_ON-, PIX_OFF-)
 80027b8:	f9b7 04f2 	ldrsh.w	r0, [r7, #1266]	; 0x4f2
 80027bc:	f897 34d1 	ldrb.w	r3, [r7, #1233]	; 0x4d1
 80027c0:	b29b      	uxth	r3, r3
 80027c2:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80027c6:	b29b      	uxth	r3, r3
 80027c8:	b219      	sxth	r1, r3
 80027ca:	f507 639a 	add.w	r3, r7, #1232	; 0x4d0
 80027ce:	2201      	movs	r2, #1
 80027d0:	9201      	str	r2, [sp, #4]
 80027d2:	2201      	movs	r2, #1
 80027d4:	9200      	str	r2, [sp, #0]
 80027d6:	4a6f      	ldr	r2, [pc, #444]	; (8002994 <main+0x684>)
 80027d8:	f7fe ffc8 	bl	800176c <ST7565_Print>

	#ifdef SET_RDA_CHIP
    	int il = sprintf(st, "RDA5807 chipID:0x%x", rdaID);
 80027dc:	4b63      	ldr	r3, [pc, #396]	; (800296c <main+0x65c>)
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	461a      	mov	r2, r3
 80027e2:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 80027e6:	496c      	ldr	r1, [pc, #432]	; (8002998 <main+0x688>)
 80027e8:	4618      	mov	r0, r3
 80027ea:	f00f ff0d 	bl	8012608 <siprintf>
 80027ee:	f8c7 0524 	str.w	r0, [r7, #1316]	; 0x524
    	uint16_t xf = ((SCREEN_WIDTH - (Font_6x8.FontWidth * il)) >> 1) & 0x7f;
 80027f2:	f897 34d0 	ldrb.w	r3, [r7, #1232]	; 0x4d0
 80027f6:	461a      	mov	r2, r3
 80027f8:	f8d7 3524 	ldr.w	r3, [r7, #1316]	; 0x524
 80027fc:	fb02 f303 	mul.w	r3, r2, r3
 8002800:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8002804:	105b      	asrs	r3, r3, #1
 8002806:	b29b      	uxth	r3, r3
 8002808:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800280c:	f8a7 3522 	strh.w	r3, [r7, #1314]	; 0x522
    	if (!xf) xf = 1;
 8002810:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002814:	2b00      	cmp	r3, #0
 8002816:	d102      	bne.n	800281e <main+0x50e>
 8002818:	2301      	movs	r3, #1
 800281a:	f8a7 3522 	strh.w	r3, [r7, #1314]	; 0x522
    	ST7565_Print(xf, lin2, st, &Font_6x8, 1, PIX_ON);
 800281e:	f9b7 0522 	ldrsh.w	r0, [r7, #1314]	; 0x522
 8002822:	f9b7 14fc 	ldrsh.w	r1, [r7, #1276]	; 0x4fc
 8002826:	f507 639a 	add.w	r3, r7, #1232	; 0x4d0
 800282a:	f507 6292 	add.w	r2, r7, #1168	; 0x490
 800282e:	2401      	movs	r4, #1
 8002830:	9401      	str	r4, [sp, #4]
 8002832:	2401      	movs	r4, #1
 8002834:	9400      	str	r4, [sp, #0]
 8002836:	f7fe ff99 	bl	800176c <ST7565_Print>

    	int it = sprintf(stb, "FM Band:%s", allBands[Band]);//(uint16_t)lBand, (uint16_t)rBand);
 800283a:	4b58      	ldr	r3, [pc, #352]	; (800299c <main+0x68c>)
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	461a      	mov	r2, r3
 8002840:	4b57      	ldr	r3, [pc, #348]	; (80029a0 <main+0x690>)
 8002842:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002846:	f507 638a 	add.w	r3, r7, #1104	; 0x450
 800284a:	4956      	ldr	r1, [pc, #344]	; (80029a4 <main+0x694>)
 800284c:	4618      	mov	r0, r3
 800284e:	f00f fedb 	bl	8012608 <siprintf>
 8002852:	f8c7 04ec 	str.w	r0, [r7, #1260]	; 0x4ec
    	int lit = it;
 8002856:	f8d7 34ec 	ldr.w	r3, [r7, #1260]	; 0x4ec
 800285a:	f8c7 344c 	str.w	r3, [r7, #1100]	; 0x44c
    	xf = ((SCREEN_WIDTH - (Font_6x8.FontWidth * it)) >> 1) & 0x7f;
 800285e:	f897 34d0 	ldrb.w	r3, [r7, #1232]	; 0x4d0
 8002862:	461a      	mov	r2, r3
 8002864:	f8d7 34ec 	ldr.w	r3, [r7, #1260]	; 0x4ec
 8002868:	fb02 f303 	mul.w	r3, r2, r3
 800286c:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8002870:	105b      	asrs	r3, r3, #1
 8002872:	b29b      	uxth	r3, r3
 8002874:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002878:	f8a7 3522 	strh.w	r3, [r7, #1314]	; 0x522
    	if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 800287c:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002880:	2b00      	cmp	r3, #0
 8002882:	d003      	beq.n	800288c <main+0x57c>
 8002884:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002888:	2b7d      	cmp	r3, #125	; 0x7d
 800288a:	d902      	bls.n	8002892 <main+0x582>
 800288c:	2301      	movs	r3, #1
 800288e:	f8a7 3522 	strh.w	r3, [r7, #1314]	; 0x522
    	ST7565_Print(xf, lin3, stb, &Font_6x8, 1, PIX_ON);
 8002892:	f9b7 0522 	ldrsh.w	r0, [r7, #1314]	; 0x522
 8002896:	f9b7 14fa 	ldrsh.w	r1, [r7, #1274]	; 0x4fa
 800289a:	f507 639a 	add.w	r3, r7, #1232	; 0x4d0
 800289e:	f507 628a 	add.w	r2, r7, #1104	; 0x450
 80028a2:	2401      	movs	r4, #1
 80028a4:	9401      	str	r4, [sp, #4]
 80028a6:	2401      	movs	r4, #1
 80028a8:	9400      	str	r4, [sp, #0]
 80028aa:	f7fe ff5f 	bl	800176c <ST7565_Print>

    	int im = sprintf(st, "Bass:%u Vol:%u", BassBoost, Volume);
 80028ae:	4b32      	ldr	r3, [pc, #200]	; (8002978 <main+0x668>)
 80028b0:	781b      	ldrb	r3, [r3, #0]
 80028b2:	461a      	mov	r2, r3
 80028b4:	4b2f      	ldr	r3, [pc, #188]	; (8002974 <main+0x664>)
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	f507 6092 	add.w	r0, r7, #1168	; 0x490
 80028bc:	493a      	ldr	r1, [pc, #232]	; (80029a8 <main+0x698>)
 80028be:	f00f fea3 	bl	8012608 <siprintf>
 80028c2:	f8c7 04e8 	str.w	r0, [r7, #1256]	; 0x4e8
    	int lim = im;
 80028c6:	f8d7 34e8 	ldr.w	r3, [r7, #1256]	; 0x4e8
 80028ca:	f8c7 3448 	str.w	r3, [r7, #1096]	; 0x448
    	xf = ((SCREEN_WIDTH - (Font_6x8.FontWidth * im)) >> 1) & 0x7f;
 80028ce:	f897 34d0 	ldrb.w	r3, [r7, #1232]	; 0x4d0
 80028d2:	461a      	mov	r2, r3
 80028d4:	f8d7 34e8 	ldr.w	r3, [r7, #1256]	; 0x4e8
 80028d8:	fb02 f303 	mul.w	r3, r2, r3
 80028dc:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80028e0:	105b      	asrs	r3, r3, #1
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80028e8:	f8a7 3522 	strh.w	r3, [r7, #1314]	; 0x522
    	if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 80028ec:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d003      	beq.n	80028fc <main+0x5ec>
 80028f4:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 80028f8:	2b7d      	cmp	r3, #125	; 0x7d
 80028fa:	d902      	bls.n	8002902 <main+0x5f2>
 80028fc:	2301      	movs	r3, #1
 80028fe:	f8a7 3522 	strh.w	r3, [r7, #1314]	; 0x522
    	ST7565_Print(xf, lin4, st, &Font_6x8, 1, PIX_ON);
 8002902:	f9b7 0522 	ldrsh.w	r0, [r7, #1314]	; 0x522
 8002906:	f9b7 14f8 	ldrsh.w	r1, [r7, #1272]	; 0x4f8
 800290a:	f507 639a 	add.w	r3, r7, #1232	; 0x4d0
 800290e:	f507 6292 	add.w	r2, r7, #1168	; 0x490
 8002912:	2401      	movs	r4, #1
 8002914:	9401      	str	r4, [sp, #4]
 8002916:	2401      	movs	r4, #1
 8002918:	9400      	str	r4, [sp, #0]
 800291a:	f7fe ff27 	bl	800176c <ST7565_Print>

    	if (stereo)
 800291e:	4b17      	ldr	r3, [pc, #92]	; (800297c <main+0x66c>)
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d044      	beq.n	80029b0 <main+0x6a0>
    		il = sprintf(st, "Rssi:%u Freq:%.1f S", RSSI, Freq);
 8002926:	4b12      	ldr	r3, [pc, #72]	; (8002970 <main+0x660>)
 8002928:	881b      	ldrh	r3, [r3, #0]
 800292a:	461c      	mov	r4, r3
 800292c:	4b0e      	ldr	r3, [pc, #56]	; (8002968 <main+0x658>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4618      	mov	r0, r3
 8002932:	f7fd fe09 	bl	8000548 <__aeabi_f2d>
 8002936:	4602      	mov	r2, r0
 8002938:	460b      	mov	r3, r1
 800293a:	f507 6092 	add.w	r0, r7, #1168	; 0x490
 800293e:	e9cd 2300 	strd	r2, r3, [sp]
 8002942:	4622      	mov	r2, r4
 8002944:	4919      	ldr	r1, [pc, #100]	; (80029ac <main+0x69c>)
 8002946:	f00f fe5f 	bl	8012608 <siprintf>
 800294a:	f8c7 0524 	str.w	r0, [r7, #1316]	; 0x524
 800294e:	e043      	b.n	80029d8 <main+0x6c8>
 8002950:	200001d0 	.word	0x200001d0
 8002954:	08016820 	.word	0x08016820
 8002958:	2000400c 	.word	0x2000400c
 800295c:	080177b8 	.word	0x080177b8
 8002960:	20003d0c 	.word	0x20003d0c
 8002964:	20001480 	.word	0x20001480
 8002968:	200001d8 	.word	0x200001d8
 800296c:	20003d04 	.word	0x20003d04
 8002970:	20003d02 	.word	0x20003d02
 8002974:	200001e3 	.word	0x200001e3
 8002978:	20003d06 	.word	0x20003d06
 800297c:	20003d08 	.word	0x20003d08
 8002980:	20003d00 	.word	0x20003d00
 8002984:	08016b5c 	.word	0x08016b5c
 8002988:	20003cf4 	.word	0x20003cf4
 800298c:	20000004 	.word	0x20000004
 8002990:	08016844 	.word	0x08016844
 8002994:	20001000 	.word	0x20001000
 8002998:	0801684c 	.word	0x0801684c
 800299c:	200001e0 	.word	0x200001e0
 80029a0:	200001ec 	.word	0x200001ec
 80029a4:	08016860 	.word	0x08016860
 80029a8:	0801686c 	.word	0x0801686c
 80029ac:	0801687c 	.word	0x0801687c
    	else
    		il = sprintf(st, "Rssi:%u Freq:%.1f", RSSI, Freq);
 80029b0:	4bb2      	ldr	r3, [pc, #712]	; (8002c7c <main+0x96c>)
 80029b2:	881b      	ldrh	r3, [r3, #0]
 80029b4:	461c      	mov	r4, r3
 80029b6:	4bb2      	ldr	r3, [pc, #712]	; (8002c80 <main+0x970>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4618      	mov	r0, r3
 80029bc:	f7fd fdc4 	bl	8000548 <__aeabi_f2d>
 80029c0:	4602      	mov	r2, r0
 80029c2:	460b      	mov	r3, r1
 80029c4:	f507 6092 	add.w	r0, r7, #1168	; 0x490
 80029c8:	e9cd 2300 	strd	r2, r3, [sp]
 80029cc:	4622      	mov	r2, r4
 80029ce:	49ad      	ldr	r1, [pc, #692]	; (8002c84 <main+0x974>)
 80029d0:	f00f fe1a 	bl	8012608 <siprintf>
 80029d4:	f8c7 0524 	str.w	r0, [r7, #1316]	; 0x524
    	int lil = il;
 80029d8:	f8d7 3524 	ldr.w	r3, [r7, #1316]	; 0x524
 80029dc:	f8c7 3444 	str.w	r3, [r7, #1092]	; 0x444
    	xf = ((SCREEN_WIDTH - (Font_6x8.FontWidth * il)) >> 1) & 0x7f;
 80029e0:	f897 34d0 	ldrb.w	r3, [r7, #1232]	; 0x4d0
 80029e4:	461a      	mov	r2, r3
 80029e6:	f8d7 3524 	ldr.w	r3, [r7, #1316]	; 0x524
 80029ea:	fb02 f303 	mul.w	r3, r2, r3
 80029ee:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80029f2:	105b      	asrs	r3, r3, #1
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80029fa:	f8a7 3522 	strh.w	r3, [r7, #1314]	; 0x522
    	if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 80029fe:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d003      	beq.n	8002a0e <main+0x6fe>
 8002a06:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002a0a:	2b7d      	cmp	r3, #125	; 0x7d
 8002a0c:	d902      	bls.n	8002a14 <main+0x704>
 8002a0e:	2301      	movs	r3, #1
 8002a10:	f8a7 3522 	strh.w	r3, [r7, #1314]	; 0x522
    	ST7565_Print(xf, lin5, st, &Font_6x8, 1, PIX_ON);
 8002a14:	f9b7 0522 	ldrsh.w	r0, [r7, #1314]	; 0x522
 8002a18:	f9b7 14f6 	ldrsh.w	r1, [r7, #1270]	; 0x4f6
 8002a1c:	f507 639a 	add.w	r3, r7, #1232	; 0x4d0
 8002a20:	f507 6292 	add.w	r2, r7, #1168	; 0x490
 8002a24:	2401      	movs	r4, #1
 8002a26:	9401      	str	r4, [sp, #4]
 8002a28:	2401      	movs	r4, #1
 8002a2a:	9400      	str	r4, [sp, #0]
 8002a2c:	f7fe fe9e 	bl	800176c <ST7565_Print>

    	int ia = sprintf(sta, "%s", nameStation(Freq));
 8002a30:	4b93      	ldr	r3, [pc, #588]	; (8002c80 <main+0x970>)
 8002a32:	edd3 7a00 	vldr	s15, [r3]
 8002a36:	eeb0 0a67 	vmov.f32	s0, s15
 8002a3a:	f001 fb53 	bl	80040e4 <nameStation>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8002a44:	4990      	ldr	r1, [pc, #576]	; (8002c88 <main+0x978>)
 8002a46:	4618      	mov	r0, r3
 8002a48:	f00f fdde 	bl	8012608 <siprintf>
 8002a4c:	f8c7 04e4 	str.w	r0, [r7, #1252]	; 0x4e4
    	int lia = ia;
 8002a50:	f8d7 34e4 	ldr.w	r3, [r7, #1252]	; 0x4e4
 8002a54:	f8c7 3440 	str.w	r3, [r7, #1088]	; 0x440
    	xf = ((SCREEN_WIDTH - (Font_6x8.FontWidth * ia)) >> 1) & 0x7f;
 8002a58:	f897 34d0 	ldrb.w	r3, [r7, #1232]	; 0x4d0
 8002a5c:	461a      	mov	r2, r3
 8002a5e:	f8d7 34e4 	ldr.w	r3, [r7, #1252]	; 0x4e4
 8002a62:	fb02 f303 	mul.w	r3, r2, r3
 8002a66:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8002a6a:	105b      	asrs	r3, r3, #1
 8002a6c:	b29b      	uxth	r3, r3
 8002a6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a72:	f8a7 3522 	strh.w	r3, [r7, #1314]	; 0x522
    	if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 8002a76:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d003      	beq.n	8002a86 <main+0x776>
 8002a7e:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002a82:	2b7d      	cmp	r3, #125	; 0x7d
 8002a84:	d902      	bls.n	8002a8c <main+0x77c>
 8002a86:	2301      	movs	r3, #1
 8002a88:	f8a7 3522 	strh.w	r3, [r7, #1314]	; 0x522
    	ST7565_Print(xf, lin6, sta, &Font_6x8, 1, PIX_ON);
 8002a8c:	f9b7 0522 	ldrsh.w	r0, [r7, #1314]	; 0x522
 8002a90:	f9b7 14f4 	ldrsh.w	r1, [r7, #1268]	; 0x4f4
 8002a94:	f507 639a 	add.w	r3, r7, #1232	; 0x4d0
 8002a98:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8002a9c:	2401      	movs	r4, #1
 8002a9e:	9401      	str	r4, [sp, #4]
 8002aa0:	2401      	movs	r4, #1
 8002aa2:	9400      	str	r4, [sp, #0]
 8002aa4:	f7fe fe62 	bl	800176c <ST7565_Print>

    	Report(1, "ChipID:0x%x Chan:%u Freq:%.2f %s RSSI:%u Band:%s Vol:%u BassEn:%u\r\n",
 8002aa8:	4b78      	ldr	r3, [pc, #480]	; (8002c8c <main+0x97c>)
 8002aaa:	781b      	ldrb	r3, [r3, #0]
 8002aac:	461e      	mov	r6, r3
 8002aae:	4b78      	ldr	r3, [pc, #480]	; (8002c90 <main+0x980>)
 8002ab0:	881b      	ldrh	r3, [r3, #0]
 8002ab2:	4698      	mov	r8, r3
 8002ab4:	4b72      	ldr	r3, [pc, #456]	; (8002c80 <main+0x970>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f7fd fd45 	bl	8000548 <__aeabi_f2d>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	460b      	mov	r3, r1
 8002ac2:	496e      	ldr	r1, [pc, #440]	; (8002c7c <main+0x96c>)
 8002ac4:	8809      	ldrh	r1, [r1, #0]
 8002ac6:	460c      	mov	r4, r1
 8002ac8:	4972      	ldr	r1, [pc, #456]	; (8002c94 <main+0x984>)
 8002aca:	7809      	ldrb	r1, [r1, #0]
 8002acc:	4608      	mov	r0, r1
 8002ace:	4972      	ldr	r1, [pc, #456]	; (8002c98 <main+0x988>)
 8002ad0:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8002ad4:	4871      	ldr	r0, [pc, #452]	; (8002c9c <main+0x98c>)
 8002ad6:	7800      	ldrb	r0, [r0, #0]
 8002ad8:	4605      	mov	r5, r0
 8002ada:	4871      	ldr	r0, [pc, #452]	; (8002ca0 <main+0x990>)
 8002adc:	7800      	ldrb	r0, [r0, #0]
 8002ade:	9006      	str	r0, [sp, #24]
 8002ae0:	9505      	str	r5, [sp, #20]
 8002ae2:	9104      	str	r1, [sp, #16]
 8002ae4:	9403      	str	r4, [sp, #12]
 8002ae6:	f507 618e 	add.w	r1, r7, #1136	; 0x470
 8002aea:	9102      	str	r1, [sp, #8]
 8002aec:	e9cd 2300 	strd	r2, r3, [sp]
 8002af0:	4643      	mov	r3, r8
 8002af2:	4632      	mov	r2, r6
 8002af4:	496b      	ldr	r1, [pc, #428]	; (8002ca4 <main+0x994>)
 8002af6:	2001      	movs	r0, #1
 8002af8:	f001 fd30 	bl	800455c <Report>
    			rdaID, Chan, Freq, sta, RSSI, allBands[Band], Volume, BassBoost);
	#endif

    ST7565_DrawRectangle(0, Font_6x8.FontHeight, SCREEN_WIDTH - 1, SCREEN_HEIGHT - (Font_6x8.FontHeight << 1) - 2, PIX_ON);
 8002afc:	f897 34d1 	ldrb.w	r3, [r7, #1233]	; 0x4d1
 8002b00:	b219      	sxth	r1, r3
 8002b02:	f897 34d1 	ldrb.w	r3, [r7, #1233]	; 0x4d1
 8002b06:	b29b      	uxth	r3, r3
 8002b08:	005b      	lsls	r3, r3, #1
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	f1c3 033e 	rsb	r3, r3, #62	; 0x3e
 8002b10:	b29b      	uxth	r3, r3
 8002b12:	b21b      	sxth	r3, r3
 8002b14:	2201      	movs	r2, #1
 8002b16:	9200      	str	r2, [sp, #0]
 8002b18:	227f      	movs	r2, #127	; 0x7f
 8002b1a:	2000      	movs	r0, #0
 8002b1c:	f7fe fffd 	bl	8001b1a <ST7565_DrawRectangle>
    ST7565_DrawFilledRectangle(0, 0, SCREEN_WIDTH - 1, Font_6x8.FontHeight, PIX_ON);
 8002b20:	f897 34d1 	ldrb.w	r3, [r7, #1233]	; 0x4d1
 8002b24:	b21b      	sxth	r3, r3
 8002b26:	2201      	movs	r2, #1
 8002b28:	9200      	str	r2, [sp, #0]
 8002b2a:	227f      	movs	r2, #127	; 0x7f
 8002b2c:	2100      	movs	r1, #0
 8002b2e:	2000      	movs	r0, #0
 8002b30:	f7ff f875 	bl	8001c1e <ST7565_DrawFilledRectangle>
    ST7565_Update();
 8002b34:	f7fe fc6a 	bl	800140c <ST7565_Update>

    startSec = true;
 8002b38:	4b5b      	ldr	r3, [pc, #364]	; (8002ca8 <main+0x998>)
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	701a      	strb	r2, [r3, #0]

#endif

    uint16_t lastErr = devOK;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	f8a7 3520 	strh.w	r3, [r7, #1312]	; 0x520

    putEvt(evt_Freq);
 8002b44:	200c      	movs	r0, #12
 8002b46:	f001 fa1b 	bl	8003f80 <putEvt>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


    while (!restart) {
 8002b4a:	f000 be19 	b.w	8003780 <main+0x1470>


#ifdef SET_FIFO_MODE
    	evt = getEvt();
 8002b4e:	f001 fa89 	bl	8004064 <getEvt>
 8002b52:	4603      	mov	r3, r0
 8002b54:	4a55      	ldr	r2, [pc, #340]	; (8002cac <main+0x99c>)
 8002b56:	6013      	str	r3, [r2, #0]
    	if (evt != evt_None) {
 8002b58:	4b54      	ldr	r3, [pc, #336]	; (8002cac <main+0x99c>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b60:	f000 85c0 	beq.w	80036e4 <main+0x13d4>
    		cntEvt = getEvtCount();
 8002b64:	f001 fa00 	bl	8003f68 <getEvtCount>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	4b50      	ldr	r3, [pc, #320]	; (8002cb0 <main+0x9a0>)
 8002b6e:	701a      	strb	r2, [r3, #0]
    		if (evt != evt_Sec) {
 8002b70:	4b4e      	ldr	r3, [pc, #312]	; (8002cac <main+0x99c>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	2b08      	cmp	r3, #8
 8002b76:	d050      	beq.n	8002c1a <main+0x90a>
    			Report(1, "[que:%u] get event '%s'\r\n", cntEvt, str_cmds[evt]);
 8002b78:	4b4d      	ldr	r3, [pc, #308]	; (8002cb0 <main+0x9a0>)
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	4619      	mov	r1, r3
 8002b80:	4b4a      	ldr	r3, [pc, #296]	; (8002cac <main+0x99c>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a4b      	ldr	r2, [pc, #300]	; (8002cb4 <main+0x9a4>)
 8002b86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b8a:	460a      	mov	r2, r1
 8002b8c:	494a      	ldr	r1, [pc, #296]	; (8002cb8 <main+0x9a8>)
 8002b8e:	2001      	movs	r0, #1
 8002b90:	f001 fce4 	bl	800455c <Report>
#ifdef SET_DISPLAY
    			ST7565_DrawFilledRectangle(0, SCREEN_HEIGHT - Font_6x8.FontHeight, SCREEN_WIDTH - 1, Font_6x8.FontHeight, PIX_OFF);
 8002b94:	f897 34d1 	ldrb.w	r3, [r7, #1233]	; 0x4d1
 8002b98:	b29b      	uxth	r3, r3
 8002b9a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8002b9e:	b29b      	uxth	r3, r3
 8002ba0:	b219      	sxth	r1, r3
 8002ba2:	f897 34d1 	ldrb.w	r3, [r7, #1233]	; 0x4d1
 8002ba6:	b21b      	sxth	r3, r3
 8002ba8:	2200      	movs	r2, #0
 8002baa:	9200      	str	r2, [sp, #0]
 8002bac:	227f      	movs	r2, #127	; 0x7f
 8002bae:	2000      	movs	r0, #0
 8002bb0:	f7ff f835 	bl	8001c1e <ST7565_DrawFilledRectangle>
    			dl = sprintf(tmp, "evt(%u) : %s", cntEvt, str_cmds[evt]);
 8002bb4:	4b3e      	ldr	r3, [pc, #248]	; (8002cb0 <main+0x9a0>)
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	4619      	mov	r1, r3
 8002bbc:	4b3b      	ldr	r3, [pc, #236]	; (8002cac <main+0x99c>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a3c      	ldr	r2, [pc, #240]	; (8002cb4 <main+0x9a4>)
 8002bc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bc6:	460a      	mov	r2, r1
 8002bc8:	493c      	ldr	r1, [pc, #240]	; (8002cbc <main+0x9ac>)
 8002bca:	483d      	ldr	r0, [pc, #244]	; (8002cc0 <main+0x9b0>)
 8002bcc:	f00f fd1c 	bl	8012608 <siprintf>
 8002bd0:	f8c7 0528 	str.w	r0, [r7, #1320]	; 0x528
    			x = ((SCREEN_WIDTH - (Font_6x8.FontWidth * dl)) >> 1) & 0x7f;
 8002bd4:	f897 34d0 	ldrb.w	r3, [r7, #1232]	; 0x4d0
 8002bd8:	461a      	mov	r2, r3
 8002bda:	f8d7 3528 	ldr.w	r3, [r7, #1320]	; 0x528
 8002bde:	fb02 f303 	mul.w	r3, r2, r3
 8002be2:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8002be6:	105b      	asrs	r3, r3, #1
 8002be8:	b29b      	uxth	r3, r3
 8002bea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002bee:	f8a7 34f2 	strh.w	r3, [r7, #1266]	; 0x4f2
    			ST7565_Print(x, SCREEN_HEIGHT - Font_6x8.FontHeight, tmp, &Font_6x8, 1, PIX_ON);//      (PIX_ON-, PIX_OFF-)
 8002bf2:	f9b7 04f2 	ldrsh.w	r0, [r7, #1266]	; 0x4f2
 8002bf6:	f897 34d1 	ldrb.w	r3, [r7, #1233]	; 0x4d1
 8002bfa:	b29b      	uxth	r3, r3
 8002bfc:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	b219      	sxth	r1, r3
 8002c04:	f507 639a 	add.w	r3, r7, #1232	; 0x4d0
 8002c08:	2201      	movs	r2, #1
 8002c0a:	9201      	str	r2, [sp, #4]
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	9200      	str	r2, [sp, #0]
 8002c10:	4a2b      	ldr	r2, [pc, #172]	; (8002cc0 <main+0x9b0>)
 8002c12:	f7fe fdab 	bl	800176c <ST7565_Print>
    			ST7565_Update();
 8002c16:	f7fe fbf9 	bl	800140c <ST7565_Update>
#endif
    		}
    		switch (evt) {
 8002c1a:	4b24      	ldr	r3, [pc, #144]	; (8002cac <main+0x99c>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	2b13      	cmp	r3, #19
 8002c20:	f200 8550 	bhi.w	80036c4 <main+0x13b4>
 8002c24:	a201      	add	r2, pc, #4	; (adr r2, 8002c2c <main+0x91c>)
 8002c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c2a:	bf00      	nop
 8002c2c:	080033c5 	.word	0x080033c5
 8002c30:	08003413 	.word	0x08003413
 8002c34:	0800342b 	.word	0x0800342b
 8002c38:	0800344b 	.word	0x0800344b
 8002c3c:	0800345d 	.word	0x0800345d
 8002c40:	0800366d 	.word	0x0800366d
 8002c44:	0800345d 	.word	0x0800345d
 8002c48:	0800357f 	.word	0x0800357f
 8002c4c:	08003125 	.word	0x08003125
 8002c50:	08003115 	.word	0x08003115
 8002c54:	080033ad 	.word	0x080033ad
 8002c58:	080030f5 	.word	0x080030f5
 8002c5c:	08002f47 	.word	0x08002f47
 8002c60:	08002e43 	.word	0x08002e43
 8002c64:	08002ebd 	.word	0x08002ebd
 8002c68:	08002dc7 	.word	0x08002dc7
 8002c6c:	08002da5 	.word	0x08002da5
 8002c70:	08002cc5 	.word	0x08002cc5
 8002c74:	08002d73 	.word	0x08002d73
 8002c78:	08002d8b 	.word	0x08002d8b
 8002c7c:	20003d02 	.word	0x20003d02
 8002c80:	200001d8 	.word	0x200001d8
 8002c84:	08016890 	.word	0x08016890
 8002c88:	080167bc 	.word	0x080167bc
 8002c8c:	20003d04 	.word	0x20003d04
 8002c90:	20003d00 	.word	0x20003d00
 8002c94:	200001e0 	.word	0x200001e0
 8002c98:	200001ec 	.word	0x200001ec
 8002c9c:	200001e3 	.word	0x200001e3
 8002ca0:	20003d06 	.word	0x20003d06
 8002ca4:	080168a4 	.word	0x080168a4
 8002ca8:	20003cf2 	.word	0x20003cf2
 8002cac:	200001bc 	.word	0x200001bc
 8002cb0:	2000189c 	.word	0x2000189c
 8002cb4:	2000006c 	.word	0x2000006c
 8002cb8:	080168e8 	.word	0x080168e8
 8002cbc:	08016904 	.word	0x08016904
 8002cc0:	20001000 	.word	0x20001000
    			case evt_Band:
    				Band = newBand;
 8002cc4:	4bac      	ldr	r3, [pc, #688]	; (8002f78 <main+0xc68>)
 8002cc6:	781a      	ldrb	r2, [r3, #0]
 8002cc8:	4bac      	ldr	r3, [pc, #688]	; (8002f7c <main+0xc6c>)
 8002cca:	701a      	strb	r2, [r3, #0]
    				if (!rda5807_Set_Band(Band)) {
 8002ccc:	4bab      	ldr	r3, [pc, #684]	; (8002f7c <main+0xc6c>)
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f002 fc11 	bl	80054f8 <rda5807_Set_Band>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	f040 84e6 	bne.w	80036aa <main+0x139a>
    					sprintf(stb, "FM Band:%s", allBands[Band]);//(uint16_t)lBand, (uint16_t)rBand);
 8002cde:	4ba7      	ldr	r3, [pc, #668]	; (8002f7c <main+0xc6c>)
 8002ce0:	781b      	ldrb	r3, [r3, #0]
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	4ba6      	ldr	r3, [pc, #664]	; (8002f80 <main+0xc70>)
 8002ce6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002cea:	f507 638a 	add.w	r3, r7, #1104	; 0x450
 8002cee:	49a5      	ldr	r1, [pc, #660]	; (8002f84 <main+0xc74>)
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f00f fc89 	bl	8012608 <siprintf>
    					showLine(stb, lin3, &lit, true);
 8002cf6:	f207 424c 	addw	r2, r7, #1100	; 0x44c
 8002cfa:	f8b7 14fa 	ldrh.w	r1, [r7, #1274]	; 0x4fa
 8002cfe:	f507 608a 	add.w	r0, r7, #1104	; 0x450
 8002d02:	2301      	movs	r3, #1
 8002d04:	f001 fa9c 	bl	8004240 <showLine>
    					Report(1, "[que:%u] set new band=%u '%s'\r\n", cntEvt, Band, allBands[Band]);
 8002d08:	4b9f      	ldr	r3, [pc, #636]	; (8002f88 <main+0xc78>)
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	4619      	mov	r1, r3
 8002d10:	4b9a      	ldr	r3, [pc, #616]	; (8002f7c <main+0xc6c>)
 8002d12:	781b      	ldrb	r3, [r3, #0]
 8002d14:	4618      	mov	r0, r3
 8002d16:	4b99      	ldr	r3, [pc, #612]	; (8002f7c <main+0xc6c>)
 8002d18:	781b      	ldrb	r3, [r3, #0]
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	4b98      	ldr	r3, [pc, #608]	; (8002f80 <main+0xc70>)
 8002d1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d22:	9300      	str	r3, [sp, #0]
 8002d24:	4603      	mov	r3, r0
 8002d26:	460a      	mov	r2, r1
 8002d28:	4998      	ldr	r1, [pc, #608]	; (8002f8c <main+0xc7c>)
 8002d2a:	2001      	movs	r0, #1
 8002d2c:	f001 fc16 	bl	800455c <Report>
    					if ((Freq < lBand) || (Freq > rBand)) {
 8002d30:	4b97      	ldr	r3, [pc, #604]	; (8002f90 <main+0xc80>)
 8002d32:	ed93 7a00 	vldr	s14, [r3]
 8002d36:	4b97      	ldr	r3, [pc, #604]	; (8002f94 <main+0xc84>)
 8002d38:	edd3 7a00 	vldr	s15, [r3]
 8002d3c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d44:	d40c      	bmi.n	8002d60 <main+0xa50>
 8002d46:	4b92      	ldr	r3, [pc, #584]	; (8002f90 <main+0xc80>)
 8002d48:	ed93 7a00 	vldr	s14, [r3]
 8002d4c:	4b92      	ldr	r3, [pc, #584]	; (8002f98 <main+0xc88>)
 8002d4e:	edd3 7a00 	vldr	s15, [r3]
 8002d52:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d5a:	dc01      	bgt.n	8002d60 <main+0xa50>
    						newFreq = lBand;
    						putEvt(evt_Freq);
    					}
    				}
    			break;
 8002d5c:	f000 bca5 	b.w	80036aa <main+0x139a>
    						newFreq = lBand;
 8002d60:	4b8c      	ldr	r3, [pc, #560]	; (8002f94 <main+0xc84>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a8d      	ldr	r2, [pc, #564]	; (8002f9c <main+0xc8c>)
 8002d66:	6013      	str	r3, [r2, #0]
    						putEvt(evt_Freq);
 8002d68:	200c      	movs	r0, #12
 8002d6a:	f001 f909 	bl	8003f80 <putEvt>
    			break;
 8002d6e:	f000 bc9c 	b.w	80036aa <main+0x139a>
#ifdef SET_FAT_FS
    			case evt_Dir:
    				if (mnt) dirList(dirName);
 8002d72:	4b8b      	ldr	r3, [pc, #556]	; (8002fa0 <main+0xc90>)
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	f000 8499 	beq.w	80036ae <main+0x139e>
 8002d7c:	4b89      	ldr	r3, [pc, #548]	; (8002fa4 <main+0xc94>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4618      	mov	r0, r3
 8002d82:	f7ff f927 	bl	8001fd4 <dirList>
    			break;
 8002d86:	f000 bc92 	b.w	80036ae <main+0x139e>
    			case evt_Cat:
    				if (mnt) rdFile(cfg, NULL);
 8002d8a:	4b85      	ldr	r3, [pc, #532]	; (8002fa0 <main+0xc90>)
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	f000 848f 	beq.w	80036b2 <main+0x13a2>
 8002d94:	4b84      	ldr	r3, [pc, #528]	; (8002fa8 <main+0xc98>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	2100      	movs	r1, #0
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f7ff fa3a 	bl	8002214 <rdFile>
    			break;
 8002da0:	f000 bc87 	b.w	80036b2 <main+0x13a2>
#endif
    			case evt_List:
    				newFreq = getNextList(Freq);
 8002da4:	4b7a      	ldr	r3, [pc, #488]	; (8002f90 <main+0xc80>)
 8002da6:	edd3 7a00 	vldr	s15, [r3]
 8002daa:	eeb0 0a67 	vmov.f32	s0, s15
 8002dae:	f001 f9d7 	bl	8004160 <getNextList>
 8002db2:	eef0 7a40 	vmov.f32	s15, s0
 8002db6:	4b79      	ldr	r3, [pc, #484]	; (8002f9c <main+0xc8c>)
 8002db8:	edc3 7a00 	vstr	s15, [r3]
    				putEvt(evt_Freq);
 8002dbc:	200c      	movs	r0, #12
 8002dbe:	f001 f8df 	bl	8003f80 <putEvt>
    			break;
 8002dc2:	f000 bc7f 	b.w	80036c4 <main+0x13b4>
    			case evt_Bass:
    				if (newBassBoost != BassBoost) {
 8002dc6:	4b79      	ldr	r3, [pc, #484]	; (8002fac <main+0xc9c>)
 8002dc8:	781a      	ldrb	r2, [r3, #0]
 8002dca:	4b79      	ldr	r3, [pc, #484]	; (8002fb0 <main+0xca0>)
 8002dcc:	781b      	ldrb	r3, [r3, #0]
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	f000 8471 	beq.w	80036b6 <main+0x13a6>
    					BassBoost = newBassBoost;
 8002dd4:	4b75      	ldr	r3, [pc, #468]	; (8002fac <main+0xc9c>)
 8002dd6:	781a      	ldrb	r2, [r3, #0]
 8002dd8:	4b75      	ldr	r3, [pc, #468]	; (8002fb0 <main+0xca0>)
 8002dda:	701a      	strb	r2, [r3, #0]
    					rda5807_SetBassBoost(BassBoost);
 8002ddc:	4b74      	ldr	r3, [pc, #464]	; (8002fb0 <main+0xca0>)
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	4618      	mov	r0, r3
 8002de2:	f002 fa49 	bl	8005278 <rda5807_SetBassBoost>
    					//
    					if (noMute)
 8002de6:	4b73      	ldr	r3, [pc, #460]	; (8002fb4 <main+0xca4>)
 8002de8:	781b      	ldrb	r3, [r3, #0]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d00a      	beq.n	8002e04 <main+0xaf4>
    						sprintf(st, "Bass:%u Vol:%u", BassBoost, Volume);
 8002dee:	4b70      	ldr	r3, [pc, #448]	; (8002fb0 <main+0xca0>)
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	461a      	mov	r2, r3
 8002df4:	4b70      	ldr	r3, [pc, #448]	; (8002fb8 <main+0xca8>)
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	f507 6092 	add.w	r0, r7, #1168	; 0x490
 8002dfc:	496f      	ldr	r1, [pc, #444]	; (8002fbc <main+0xcac>)
 8002dfe:	f00f fc03 	bl	8012608 <siprintf>
 8002e02:	e009      	b.n	8002e18 <main+0xb08>
    					else
    						sprintf(st, "Bass:%u Vol:%u M", BassBoost, Volume);
 8002e04:	4b6a      	ldr	r3, [pc, #424]	; (8002fb0 <main+0xca0>)
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	461a      	mov	r2, r3
 8002e0a:	4b6b      	ldr	r3, [pc, #428]	; (8002fb8 <main+0xca8>)
 8002e0c:	781b      	ldrb	r3, [r3, #0]
 8002e0e:	f507 6092 	add.w	r0, r7, #1168	; 0x490
 8002e12:	496b      	ldr	r1, [pc, #428]	; (8002fc0 <main+0xcb0>)
 8002e14:	f00f fbf8 	bl	8012608 <siprintf>
    					showLine(st, lin4, &lim, true);
 8002e18:	f507 6289 	add.w	r2, r7, #1096	; 0x448
 8002e1c:	f8b7 14f8 	ldrh.w	r1, [r7, #1272]	; 0x4f8
 8002e20:	f507 6092 	add.w	r0, r7, #1168	; 0x490
 8002e24:	2301      	movs	r3, #1
 8002e26:	f001 fa0b 	bl	8004240 <showLine>
    					Report(1, "[que:%u] set new BassBoost to %u\r\n", cntEvt, BassBoost);
 8002e2a:	4b57      	ldr	r3, [pc, #348]	; (8002f88 <main+0xc78>)
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	461a      	mov	r2, r3
 8002e32:	4b5f      	ldr	r3, [pc, #380]	; (8002fb0 <main+0xca0>)
 8002e34:	781b      	ldrb	r3, [r3, #0]
 8002e36:	4963      	ldr	r1, [pc, #396]	; (8002fc4 <main+0xcb4>)
 8002e38:	2001      	movs	r0, #1
 8002e3a:	f001 fb8f 	bl	800455c <Report>
    				}
    			break;
 8002e3e:	f000 bc3a 	b.w	80036b6 <main+0x13a6>
    			case evt_Vol:
    				if (newVolume != Volume) {
 8002e42:	4b61      	ldr	r3, [pc, #388]	; (8002fc8 <main+0xcb8>)
 8002e44:	781a      	ldrb	r2, [r3, #0]
 8002e46:	4b5c      	ldr	r3, [pc, #368]	; (8002fb8 <main+0xca8>)
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	f000 8435 	beq.w	80036ba <main+0x13aa>
    					Volume = newVolume;
 8002e50:	4b5d      	ldr	r3, [pc, #372]	; (8002fc8 <main+0xcb8>)
 8002e52:	781a      	ldrb	r2, [r3, #0]
 8002e54:	4b58      	ldr	r3, [pc, #352]	; (8002fb8 <main+0xca8>)
 8002e56:	701a      	strb	r2, [r3, #0]
    					rda5807_SetVolume(Volume);
 8002e58:	4b57      	ldr	r3, [pc, #348]	; (8002fb8 <main+0xca8>)
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f002 f9c3 	bl	80051e8 <rda5807_SetVolume>
    					//
    					if (noMute)
 8002e62:	4b54      	ldr	r3, [pc, #336]	; (8002fb4 <main+0xca4>)
 8002e64:	781b      	ldrb	r3, [r3, #0]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d00a      	beq.n	8002e80 <main+0xb70>
    						sprintf(st, "Bass:%u Vol:%u", BassBoost, Volume);
 8002e6a:	4b51      	ldr	r3, [pc, #324]	; (8002fb0 <main+0xca0>)
 8002e6c:	781b      	ldrb	r3, [r3, #0]
 8002e6e:	461a      	mov	r2, r3
 8002e70:	4b51      	ldr	r3, [pc, #324]	; (8002fb8 <main+0xca8>)
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	f507 6092 	add.w	r0, r7, #1168	; 0x490
 8002e78:	4950      	ldr	r1, [pc, #320]	; (8002fbc <main+0xcac>)
 8002e7a:	f00f fbc5 	bl	8012608 <siprintf>
 8002e7e:	e009      	b.n	8002e94 <main+0xb84>
    					else
    						sprintf(st, "Bass:%u Vol:%u M", BassBoost, Volume);
 8002e80:	4b4b      	ldr	r3, [pc, #300]	; (8002fb0 <main+0xca0>)
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	461a      	mov	r2, r3
 8002e86:	4b4c      	ldr	r3, [pc, #304]	; (8002fb8 <main+0xca8>)
 8002e88:	781b      	ldrb	r3, [r3, #0]
 8002e8a:	f507 6092 	add.w	r0, r7, #1168	; 0x490
 8002e8e:	494c      	ldr	r1, [pc, #304]	; (8002fc0 <main+0xcb0>)
 8002e90:	f00f fbba 	bl	8012608 <siprintf>
    					showLine(st, lin4, &lim, true);
 8002e94:	f507 6289 	add.w	r2, r7, #1096	; 0x448
 8002e98:	f8b7 14f8 	ldrh.w	r1, [r7, #1272]	; 0x4f8
 8002e9c:	f507 6092 	add.w	r0, r7, #1168	; 0x490
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	f001 f9cd 	bl	8004240 <showLine>
    					Report(1, "[que:%u] set new Volume to %u\r\n", cntEvt, Volume);
 8002ea6:	4b38      	ldr	r3, [pc, #224]	; (8002f88 <main+0xc78>)
 8002ea8:	781b      	ldrb	r3, [r3, #0]
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	461a      	mov	r2, r3
 8002eae:	4b42      	ldr	r3, [pc, #264]	; (8002fb8 <main+0xca8>)
 8002eb0:	781b      	ldrb	r3, [r3, #0]
 8002eb2:	4946      	ldr	r1, [pc, #280]	; (8002fcc <main+0xcbc>)
 8002eb4:	2001      	movs	r0, #1
 8002eb6:	f001 fb51 	bl	800455c <Report>
    				}
    			break;
 8002eba:	e3fe      	b.n	80036ba <main+0x13aa>
    			case evt_Mute:
    				noMute = (~noMute) & 1;
 8002ebc:	4b3d      	ldr	r3, [pc, #244]	; (8002fb4 <main+0xca4>)
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	f003 0301 	and.w	r3, r3, #1
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	bf0c      	ite	eq
 8002ec8:	2301      	moveq	r3, #1
 8002eca:	2300      	movne	r3, #0
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	461a      	mov	r2, r3
 8002ed0:	4b38      	ldr	r3, [pc, #224]	; (8002fb4 <main+0xca4>)
 8002ed2:	701a      	strb	r2, [r3, #0]
    				rda5807_Set_Mute(noMute);
 8002ed4:	4b37      	ldr	r3, [pc, #220]	; (8002fb4 <main+0xca4>)
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f002 fb79 	bl	80055d0 <rda5807_Set_Mute>
    				//
    				if (noMute)
 8002ede:	4b35      	ldr	r3, [pc, #212]	; (8002fb4 <main+0xca4>)
 8002ee0:	781b      	ldrb	r3, [r3, #0]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d00a      	beq.n	8002efc <main+0xbec>
    					sprintf(st, "Bass:%u Vol:%u", BassBoost, Volume);
 8002ee6:	4b32      	ldr	r3, [pc, #200]	; (8002fb0 <main+0xca0>)
 8002ee8:	781b      	ldrb	r3, [r3, #0]
 8002eea:	461a      	mov	r2, r3
 8002eec:	4b32      	ldr	r3, [pc, #200]	; (8002fb8 <main+0xca8>)
 8002eee:	781b      	ldrb	r3, [r3, #0]
 8002ef0:	f507 6092 	add.w	r0, r7, #1168	; 0x490
 8002ef4:	4931      	ldr	r1, [pc, #196]	; (8002fbc <main+0xcac>)
 8002ef6:	f00f fb87 	bl	8012608 <siprintf>
 8002efa:	e009      	b.n	8002f10 <main+0xc00>
    				else
    					sprintf(st, "Bass:%u Vol:%u M", BassBoost, Volume);
 8002efc:	4b2c      	ldr	r3, [pc, #176]	; (8002fb0 <main+0xca0>)
 8002efe:	781b      	ldrb	r3, [r3, #0]
 8002f00:	461a      	mov	r2, r3
 8002f02:	4b2d      	ldr	r3, [pc, #180]	; (8002fb8 <main+0xca8>)
 8002f04:	781b      	ldrb	r3, [r3, #0]
 8002f06:	f507 6092 	add.w	r0, r7, #1168	; 0x490
 8002f0a:	492d      	ldr	r1, [pc, #180]	; (8002fc0 <main+0xcb0>)
 8002f0c:	f00f fb7c 	bl	8012608 <siprintf>
    				showLine(st, lin4, &lim, true);
 8002f10:	f507 6289 	add.w	r2, r7, #1096	; 0x448
 8002f14:	f8b7 14f8 	ldrh.w	r1, [r7, #1272]	; 0x4f8
 8002f18:	f507 6092 	add.w	r0, r7, #1168	; 0x490
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	f001 f98f 	bl	8004240 <showLine>
    				Report(1, "[que:%u] set Mute to %u\r\n", cntEvt, (~noMute) & 1);
 8002f22:	4b19      	ldr	r3, [pc, #100]	; (8002f88 <main+0xc78>)
 8002f24:	781b      	ldrb	r3, [r3, #0]
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	461a      	mov	r2, r3
 8002f2a:	4b22      	ldr	r3, [pc, #136]	; (8002fb4 <main+0xca4>)
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	f003 0301 	and.w	r3, r3, #1
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	bf0c      	ite	eq
 8002f36:	2301      	moveq	r3, #1
 8002f38:	2300      	movne	r3, #0
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	4924      	ldr	r1, [pc, #144]	; (8002fd0 <main+0xcc0>)
 8002f3e:	2001      	movs	r0, #1
 8002f40:	f001 fb0c 	bl	800455c <Report>
    			break;
 8002f44:	e3be      	b.n	80036c4 <main+0x13b4>
    			case evt_Freq:
    				if ((newFreq >= lBand) && (newFreq <= rBand)) {
 8002f46:	4b15      	ldr	r3, [pc, #84]	; (8002f9c <main+0xc8c>)
 8002f48:	ed93 7a00 	vldr	s14, [r3]
 8002f4c:	4b11      	ldr	r3, [pc, #68]	; (8002f94 <main+0xc84>)
 8002f4e:	edd3 7a00 	vldr	s15, [r3]
 8002f52:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f5a:	da00      	bge.n	8002f5e <main+0xc4e>
    						sprintf(sta, "%s", nameStation(Freq));
    						showLine(sta, lin6, &lia, true);
    						Report(1, "[que:%u] set new Freq to %.1f %s (Chan:%u)\r\n", cntEvt, Freq, sta, Chan);
    					}
    				}
				break;
 8002f5c:	e3af      	b.n	80036be <main+0x13ae>
    				if ((newFreq >= lBand) && (newFreq <= rBand)) {
 8002f5e:	4b0f      	ldr	r3, [pc, #60]	; (8002f9c <main+0xc8c>)
 8002f60:	ed93 7a00 	vldr	s14, [r3]
 8002f64:	4b0c      	ldr	r3, [pc, #48]	; (8002f98 <main+0xc88>)
 8002f66:	edd3 7a00 	vldr	s15, [r3]
 8002f6a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f72:	d92f      	bls.n	8002fd4 <main+0xcc4>
				break;
 8002f74:	e3a3      	b.n	80036be <main+0x13ae>
 8002f76:	bf00      	nop
 8002f78:	200001e1 	.word	0x200001e1
 8002f7c:	200001e0 	.word	0x200001e0
 8002f80:	200001ec 	.word	0x200001ec
 8002f84:	08016860 	.word	0x08016860
 8002f88:	2000189c 	.word	0x2000189c
 8002f8c:	08016914 	.word	0x08016914
 8002f90:	200001d8 	.word	0x200001d8
 8002f94:	20003cf8 	.word	0x20003cf8
 8002f98:	20003cfc 	.word	0x20003cfc
 8002f9c:	200001dc 	.word	0x200001dc
 8002fa0:	20003cf1 	.word	0x20003cf1
 8002fa4:	200001d4 	.word	0x200001d4
 8002fa8:	200001d0 	.word	0x200001d0
 8002fac:	20003d07 	.word	0x20003d07
 8002fb0:	20003d06 	.word	0x20003d06
 8002fb4:	200001e5 	.word	0x200001e5
 8002fb8:	200001e3 	.word	0x200001e3
 8002fbc:	0801686c 	.word	0x0801686c
 8002fc0:	08016934 	.word	0x08016934
 8002fc4:	08016948 	.word	0x08016948
 8002fc8:	200001e4 	.word	0x200001e4
 8002fcc:	0801696c 	.word	0x0801696c
 8002fd0:	0801698c 	.word	0x0801698c
    					if (newFreq != Freq) {
 8002fd4:	4bbd      	ldr	r3, [pc, #756]	; (80032cc <main+0xfbc>)
 8002fd6:	ed93 7a00 	vldr	s14, [r3]
 8002fda:	4bbd      	ldr	r3, [pc, #756]	; (80032d0 <main+0xfc0>)
 8002fdc:	edd3 7a00 	vldr	s15, [r3]
 8002fe0:	eeb4 7a67 	vcmp.f32	s14, s15
 8002fe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fe8:	f000 8369 	beq.w	80036be <main+0x13ae>
    						Freq = newFreq;
 8002fec:	4bb7      	ldr	r3, [pc, #732]	; (80032cc <main+0xfbc>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4ab7      	ldr	r2, [pc, #732]	; (80032d0 <main+0xfc0>)
 8002ff2:	6013      	str	r3, [r2, #0]
    						uint16_t fr = (uint16_t)(Freq * 10);
 8002ff4:	4bb6      	ldr	r3, [pc, #728]	; (80032d0 <main+0xfc0>)
 8002ff6:	edd3 7a00 	vldr	s15, [r3]
 8002ffa:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002ffe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003002:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003006:	ee17 3a90 	vmov	r3, s15
 800300a:	f8a7 34e2 	strh.w	r3, [r7, #1250]	; 0x4e2
    						rda5807_SetFreq_In100Khz(fr);
 800300e:	f8b7 34e2 	ldrh.w	r3, [r7, #1250]	; 0x4e2
 8003012:	4618      	mov	r0, r3
 8003014:	f002 f950 	bl	80052b8 <rda5807_SetFreq_In100Khz>
    						stereo = rda5807_Get_StereoMonoFlag();
 8003018:	f002 fa44 	bl	80054a4 <rda5807_Get_StereoMonoFlag>
 800301c:	4603      	mov	r3, r0
 800301e:	461a      	mov	r2, r3
 8003020:	4bac      	ldr	r3, [pc, #688]	; (80032d4 <main+0xfc4>)
 8003022:	701a      	strb	r2, [r3, #0]
    						Chan = rda5807_Get_Channel();
 8003024:	f002 fa56 	bl	80054d4 <rda5807_Get_Channel>
 8003028:	4603      	mov	r3, r0
 800302a:	461a      	mov	r2, r3
 800302c:	4baa      	ldr	r3, [pc, #680]	; (80032d8 <main+0xfc8>)
 800302e:	801a      	strh	r2, [r3, #0]
    						if (stereo)
 8003030:	4ba8      	ldr	r3, [pc, #672]	; (80032d4 <main+0xfc4>)
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d012      	beq.n	800305e <main+0xd4e>
    							sprintf(st, "Rssi:%u Freq:%.1f S", RSSI, Freq);
 8003038:	4ba8      	ldr	r3, [pc, #672]	; (80032dc <main+0xfcc>)
 800303a:	881b      	ldrh	r3, [r3, #0]
 800303c:	461c      	mov	r4, r3
 800303e:	4ba4      	ldr	r3, [pc, #656]	; (80032d0 <main+0xfc0>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4618      	mov	r0, r3
 8003044:	f7fd fa80 	bl	8000548 <__aeabi_f2d>
 8003048:	4602      	mov	r2, r0
 800304a:	460b      	mov	r3, r1
 800304c:	f507 6092 	add.w	r0, r7, #1168	; 0x490
 8003050:	e9cd 2300 	strd	r2, r3, [sp]
 8003054:	4622      	mov	r2, r4
 8003056:	49a2      	ldr	r1, [pc, #648]	; (80032e0 <main+0xfd0>)
 8003058:	f00f fad6 	bl	8012608 <siprintf>
 800305c:	e011      	b.n	8003082 <main+0xd72>
    							sprintf(st, "Rssi:%u Freq:%.1f", RSSI, Freq);
 800305e:	4b9f      	ldr	r3, [pc, #636]	; (80032dc <main+0xfcc>)
 8003060:	881b      	ldrh	r3, [r3, #0]
 8003062:	461c      	mov	r4, r3
 8003064:	4b9a      	ldr	r3, [pc, #616]	; (80032d0 <main+0xfc0>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4618      	mov	r0, r3
 800306a:	f7fd fa6d 	bl	8000548 <__aeabi_f2d>
 800306e:	4602      	mov	r2, r0
 8003070:	460b      	mov	r3, r1
 8003072:	f507 6092 	add.w	r0, r7, #1168	; 0x490
 8003076:	e9cd 2300 	strd	r2, r3, [sp]
 800307a:	4622      	mov	r2, r4
 800307c:	4999      	ldr	r1, [pc, #612]	; (80032e4 <main+0xfd4>)
 800307e:	f00f fac3 	bl	8012608 <siprintf>
    						showLine(st, lin5, &lil, false);
 8003082:	f207 4244 	addw	r2, r7, #1092	; 0x444
 8003086:	f8b7 14f6 	ldrh.w	r1, [r7, #1270]	; 0x4f6
 800308a:	f507 6092 	add.w	r0, r7, #1168	; 0x490
 800308e:	2300      	movs	r3, #0
 8003090:	f001 f8d6 	bl	8004240 <showLine>
    						sprintf(sta, "%s", nameStation(Freq));
 8003094:	4b8e      	ldr	r3, [pc, #568]	; (80032d0 <main+0xfc0>)
 8003096:	edd3 7a00 	vldr	s15, [r3]
 800309a:	eeb0 0a67 	vmov.f32	s0, s15
 800309e:	f001 f821 	bl	80040e4 <nameStation>
 80030a2:	4602      	mov	r2, r0
 80030a4:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80030a8:	498f      	ldr	r1, [pc, #572]	; (80032e8 <main+0xfd8>)
 80030aa:	4618      	mov	r0, r3
 80030ac:	f00f faac 	bl	8012608 <siprintf>
    						showLine(sta, lin6, &lia, true);
 80030b0:	f507 6288 	add.w	r2, r7, #1088	; 0x440
 80030b4:	f8b7 14f4 	ldrh.w	r1, [r7, #1268]	; 0x4f4
 80030b8:	f507 608e 	add.w	r0, r7, #1136	; 0x470
 80030bc:	2301      	movs	r3, #1
 80030be:	f001 f8bf 	bl	8004240 <showLine>
    						Report(1, "[que:%u] set new Freq to %.1f %s (Chan:%u)\r\n", cntEvt, Freq, sta, Chan);
 80030c2:	4b8a      	ldr	r3, [pc, #552]	; (80032ec <main+0xfdc>)
 80030c4:	781b      	ldrb	r3, [r3, #0]
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	461c      	mov	r4, r3
 80030ca:	4b81      	ldr	r3, [pc, #516]	; (80032d0 <main+0xfc0>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7fd fa3a 	bl	8000548 <__aeabi_f2d>
 80030d4:	4602      	mov	r2, r0
 80030d6:	460b      	mov	r3, r1
 80030d8:	497f      	ldr	r1, [pc, #508]	; (80032d8 <main+0xfc8>)
 80030da:	8809      	ldrh	r1, [r1, #0]
 80030dc:	9103      	str	r1, [sp, #12]
 80030de:	f507 618e 	add.w	r1, r7, #1136	; 0x470
 80030e2:	9102      	str	r1, [sp, #8]
 80030e4:	e9cd 2300 	strd	r2, r3, [sp]
 80030e8:	4622      	mov	r2, r4
 80030ea:	4981      	ldr	r1, [pc, #516]	; (80032f0 <main+0xfe0>)
 80030ec:	2001      	movs	r0, #1
 80030ee:	f001 fa35 	bl	800455c <Report>
				break;
 80030f2:	e2e4      	b.n	80036be <main+0x13ae>
    			case evt_Scan:
    				if (!scan) {
 80030f4:	4b7f      	ldr	r3, [pc, #508]	; (80032f4 <main+0xfe4>)
 80030f6:	781b      	ldrb	r3, [r3, #0]
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	f040 82e1 	bne.w	80036c2 <main+0x13b2>
    					scan = 1;
 8003100:	4b7c      	ldr	r3, [pc, #496]	; (80032f4 <main+0xfe4>)
 8003102:	2201      	movs	r2, #1
 8003104:	701a      	strb	r2, [r3, #0]
    					rda5807_StartSeek(seek_up);
 8003106:	4b7c      	ldr	r3, [pc, #496]	; (80032f8 <main+0xfe8>)
 8003108:	781b      	ldrb	r3, [r3, #0]
 800310a:	b2db      	uxtb	r3, r3
 800310c:	4618      	mov	r0, r3
 800310e:	f002 f98d 	bl	800542c <rda5807_StartSeek>
    				}
    			break;
 8003112:	e2d6      	b.n	80036c2 <main+0x13b2>
    			case evt_Ver:
    				Report(1, "Ver.%s\r\n", ver);
 8003114:	4b79      	ldr	r3, [pc, #484]	; (80032fc <main+0xfec>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	461a      	mov	r2, r3
 800311a:	4979      	ldr	r1, [pc, #484]	; (8003300 <main+0xff0>)
 800311c:	2001      	movs	r0, #1
 800311e:	f001 fa1d 	bl	800455c <Report>
    			break;
 8003122:	e2cf      	b.n	80036c4 <main+0x13b4>
    			case evt_Sec:
    			{
#ifdef SET_DISPLAY
    				dl = sec2str(st);
 8003124:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8003128:	4618      	mov	r0, r3
 800312a:	f001 f97d 	bl	8004428 <sec2str>
 800312e:	f8c7 0528 	str.w	r0, [r7, #1320]	; 0x528
    				x = ((SCREEN_WIDTH - (Font_6x8.FontWidth * dl)) >> 1) & 0x7f;
 8003132:	f897 34d0 	ldrb.w	r3, [r7, #1232]	; 0x4d0
 8003136:	461a      	mov	r2, r3
 8003138:	f8d7 3528 	ldr.w	r3, [r7, #1320]	; 0x528
 800313c:	fb02 f303 	mul.w	r3, r2, r3
 8003140:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8003144:	105b      	asrs	r3, r3, #1
 8003146:	b29b      	uxth	r3, r3
 8003148:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800314c:	f8a7 34f2 	strh.w	r3, [r7, #1266]	; 0x4f2
    				ST7565_Print(x, lin1, st, &Font_6x8, 0, PIX_OFF);
 8003150:	f9b7 04f2 	ldrsh.w	r0, [r7, #1266]	; 0x4f2
 8003154:	f9b7 14fe 	ldrsh.w	r1, [r7, #1278]	; 0x4fe
 8003158:	f507 639a 	add.w	r3, r7, #1232	; 0x4d0
 800315c:	f507 6292 	add.w	r2, r7, #1168	; 0x490
 8003160:	2400      	movs	r4, #0
 8003162:	9401      	str	r4, [sp, #4]
 8003164:	2400      	movs	r4, #0
 8003166:	9400      	str	r4, [sp, #0]
 8003168:	f7fe fb00 	bl	800176c <ST7565_Print>
#endif
    				//
    				if (scan) {
 800316c:	4b61      	ldr	r3, [pc, #388]	; (80032f4 <main+0xfe4>)
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	b2db      	uxtb	r3, r3
 8003172:	2b00      	cmp	r3, #0
 8003174:	d050      	beq.n	8003218 <main+0xf08>
    					if (rda5807_Get_SeekTuneReadyFlag()) {
 8003176:	f002 f983 	bl	8005480 <rda5807_Get_SeekTuneReadyFlag>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d04b      	beq.n	8003218 <main+0xf08>
    						Freq = (float)rda5807_GetFreq_In100Khz();
 8003180:	f002 f914 	bl	80053ac <rda5807_GetFreq_In100Khz>
 8003184:	4603      	mov	r3, r0
 8003186:	ee07 3a90 	vmov	s15, r3
 800318a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800318e:	4b50      	ldr	r3, [pc, #320]	; (80032d0 <main+0xfc0>)
 8003190:	edc3 7a00 	vstr	s15, [r3]
    						Freq /= 10;
 8003194:	4b4e      	ldr	r3, [pc, #312]	; (80032d0 <main+0xfc0>)
 8003196:	ed93 7a00 	vldr	s14, [r3]
 800319a:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800319e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80031a2:	4b4b      	ldr	r3, [pc, #300]	; (80032d0 <main+0xfc0>)
 80031a4:	edc3 7a00 	vstr	s15, [r3]
    						scan = 0;
 80031a8:	4b52      	ldr	r3, [pc, #328]	; (80032f4 <main+0xfe4>)
 80031aa:	2200      	movs	r2, #0
 80031ac:	701a      	strb	r2, [r3, #0]
    						Chan = rda5807_Get_Channel();
 80031ae:	f002 f991 	bl	80054d4 <rda5807_Get_Channel>
 80031b2:	4603      	mov	r3, r0
 80031b4:	461a      	mov	r2, r3
 80031b6:	4b48      	ldr	r3, [pc, #288]	; (80032d8 <main+0xfc8>)
 80031b8:	801a      	strh	r2, [r3, #0]
    						sprintf(sta, "%s", nameStation(Freq));
 80031ba:	4b45      	ldr	r3, [pc, #276]	; (80032d0 <main+0xfc0>)
 80031bc:	edd3 7a00 	vldr	s15, [r3]
 80031c0:	eeb0 0a67 	vmov.f32	s0, s15
 80031c4:	f000 ff8e 	bl	80040e4 <nameStation>
 80031c8:	4602      	mov	r2, r0
 80031ca:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 80031ce:	4946      	ldr	r1, [pc, #280]	; (80032e8 <main+0xfd8>)
 80031d0:	4618      	mov	r0, r3
 80031d2:	f00f fa19 	bl	8012608 <siprintf>
    						showLine(sta, lin6, &lia, true);
 80031d6:	f507 6288 	add.w	r2, r7, #1088	; 0x440
 80031da:	f8b7 14f4 	ldrh.w	r1, [r7, #1268]	; 0x4f4
 80031de:	f507 608e 	add.w	r0, r7, #1136	; 0x470
 80031e2:	2301      	movs	r3, #1
 80031e4:	f001 f82c 	bl	8004240 <showLine>
    						Report(1, "[que:%u] set new Freq to %.1f %s (Chan:%u)\r\n", cntEvt, Freq, sta, Chan);
 80031e8:	4b40      	ldr	r3, [pc, #256]	; (80032ec <main+0xfdc>)
 80031ea:	781b      	ldrb	r3, [r3, #0]
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	461c      	mov	r4, r3
 80031f0:	4b37      	ldr	r3, [pc, #220]	; (80032d0 <main+0xfc0>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4618      	mov	r0, r3
 80031f6:	f7fd f9a7 	bl	8000548 <__aeabi_f2d>
 80031fa:	4602      	mov	r2, r0
 80031fc:	460b      	mov	r3, r1
 80031fe:	4936      	ldr	r1, [pc, #216]	; (80032d8 <main+0xfc8>)
 8003200:	8809      	ldrh	r1, [r1, #0]
 8003202:	9103      	str	r1, [sp, #12]
 8003204:	f507 618e 	add.w	r1, r7, #1136	; 0x470
 8003208:	9102      	str	r1, [sp, #8]
 800320a:	e9cd 2300 	strd	r2, r3, [sp]
 800320e:	4622      	mov	r2, r4
 8003210:	4937      	ldr	r1, [pc, #220]	; (80032f0 <main+0xfe0>)
 8003212:	2001      	movs	r0, #1
 8003214:	f001 f9a2 	bl	800455c <Report>
    					}
    				}
    				//
    				uint16_t rssi = rda5807_rssi();
 8003218:	f001 fe08 	bl	8004e2c <rda5807_rssi>
 800321c:	4603      	mov	r3, r0
 800321e:	f8a7 34e0 	strh.w	r3, [r7, #1248]	; 0x4e0
    				if (rssi != RSSI) {
 8003222:	4b2e      	ldr	r3, [pc, #184]	; (80032dc <main+0xfcc>)
 8003224:	881b      	ldrh	r3, [r3, #0]
 8003226:	f8b7 24e0 	ldrh.w	r2, [r7, #1248]	; 0x4e0
 800322a:	429a      	cmp	r2, r3
 800322c:	d03b      	beq.n	80032a6 <main+0xf96>
    					RSSI = rssi;
 800322e:	4a2b      	ldr	r2, [pc, #172]	; (80032dc <main+0xfcc>)
 8003230:	f8b7 34e0 	ldrh.w	r3, [r7, #1248]	; 0x4e0
 8003234:	8013      	strh	r3, [r2, #0]
    					stereo = rda5807_Get_StereoMonoFlag();
 8003236:	f002 f935 	bl	80054a4 <rda5807_Get_StereoMonoFlag>
 800323a:	4603      	mov	r3, r0
 800323c:	461a      	mov	r2, r3
 800323e:	4b25      	ldr	r3, [pc, #148]	; (80032d4 <main+0xfc4>)
 8003240:	701a      	strb	r2, [r3, #0]
#ifdef SET_DISPLAY
    					if (stereo)
 8003242:	4b24      	ldr	r3, [pc, #144]	; (80032d4 <main+0xfc4>)
 8003244:	781b      	ldrb	r3, [r3, #0]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d012      	beq.n	8003270 <main+0xf60>
    						sprintf(st, "Rssi:%u Freq:%.1f S", RSSI, Freq);
 800324a:	4b24      	ldr	r3, [pc, #144]	; (80032dc <main+0xfcc>)
 800324c:	881b      	ldrh	r3, [r3, #0]
 800324e:	461c      	mov	r4, r3
 8003250:	4b1f      	ldr	r3, [pc, #124]	; (80032d0 <main+0xfc0>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4618      	mov	r0, r3
 8003256:	f7fd f977 	bl	8000548 <__aeabi_f2d>
 800325a:	4602      	mov	r2, r0
 800325c:	460b      	mov	r3, r1
 800325e:	f507 6092 	add.w	r0, r7, #1168	; 0x490
 8003262:	e9cd 2300 	strd	r2, r3, [sp]
 8003266:	4622      	mov	r2, r4
 8003268:	491d      	ldr	r1, [pc, #116]	; (80032e0 <main+0xfd0>)
 800326a:	f00f f9cd 	bl	8012608 <siprintf>
 800326e:	e011      	b.n	8003294 <main+0xf84>
    					else
    						sprintf(st, "Rssi:%u Freq:%.1f", RSSI, Freq);
 8003270:	4b1a      	ldr	r3, [pc, #104]	; (80032dc <main+0xfcc>)
 8003272:	881b      	ldrh	r3, [r3, #0]
 8003274:	461c      	mov	r4, r3
 8003276:	4b16      	ldr	r3, [pc, #88]	; (80032d0 <main+0xfc0>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4618      	mov	r0, r3
 800327c:	f7fd f964 	bl	8000548 <__aeabi_f2d>
 8003280:	4602      	mov	r2, r0
 8003282:	460b      	mov	r3, r1
 8003284:	f507 6092 	add.w	r0, r7, #1168	; 0x490
 8003288:	e9cd 2300 	strd	r2, r3, [sp]
 800328c:	4622      	mov	r2, r4
 800328e:	4915      	ldr	r1, [pc, #84]	; (80032e4 <main+0xfd4>)
 8003290:	f00f f9ba 	bl	8012608 <siprintf>
    					showLine(st, lin5, &lil, false);
 8003294:	f207 4244 	addw	r2, r7, #1092	; 0x444
 8003298:	f8b7 14f6 	ldrh.w	r1, [r7, #1270]	; 0x4f6
 800329c:	f507 6092 	add.w	r0, r7, #1168	; 0x490
 80032a0:	2300      	movs	r3, #0
 80032a2:	f000 ffcd 	bl	8004240 <showLine>
    					//showLine(sta, lin6, &lia, true);
    					////Report(1, "ChipID:0x%x Chan:%u Freq:%.2f RSSI:%u\r\n", rdaID, Chan, Freq, RSSI);
#endif
    				}
    				//
    				if (devError) {
 80032a6:	4b17      	ldr	r3, [pc, #92]	; (8003304 <main+0xff4>)
 80032a8:	881b      	ldrh	r3, [r3, #0]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d030      	beq.n	8003310 <main+0x1000>
    					dl = sprintf(tmp, "devError : 0x%04X", devError);
 80032ae:	4b15      	ldr	r3, [pc, #84]	; (8003304 <main+0xff4>)
 80032b0:	881b      	ldrh	r3, [r3, #0]
 80032b2:	461a      	mov	r2, r3
 80032b4:	4914      	ldr	r1, [pc, #80]	; (8003308 <main+0xff8>)
 80032b6:	4815      	ldr	r0, [pc, #84]	; (800330c <main+0xffc>)
 80032b8:	f00f f9a6 	bl	8012608 <siprintf>
 80032bc:	f8c7 0528 	str.w	r0, [r7, #1320]	; 0x528
    					lastErr = devError;
 80032c0:	4b10      	ldr	r3, [pc, #64]	; (8003304 <main+0xff4>)
 80032c2:	881b      	ldrh	r3, [r3, #0]
 80032c4:	f8a7 3520 	strh.w	r3, [r7, #1312]	; 0x520
 80032c8:	e036      	b.n	8003338 <main+0x1028>
 80032ca:	bf00      	nop
 80032cc:	200001dc 	.word	0x200001dc
 80032d0:	200001d8 	.word	0x200001d8
 80032d4:	20003d08 	.word	0x20003d08
 80032d8:	20003d00 	.word	0x20003d00
 80032dc:	20003d02 	.word	0x20003d02
 80032e0:	0801687c 	.word	0x0801687c
 80032e4:	08016890 	.word	0x08016890
 80032e8:	080167bc 	.word	0x080167bc
 80032ec:	2000189c 	.word	0x2000189c
 80032f0:	080169a8 	.word	0x080169a8
 80032f4:	20003d05 	.word	0x20003d05
 80032f8:	200001e2 	.word	0x200001e2
 80032fc:	20000004 	.word	0x20000004
 8003300:	080169d8 	.word	0x080169d8
 8003304:	20001480 	.word	0x20001480
 8003308:	080169e4 	.word	0x080169e4
 800330c:	20001000 	.word	0x20001000
    				} else {
    					if (lastErr) {
 8003310:	f8b7 3520 	ldrh.w	r3, [r7, #1312]	; 0x520
 8003314:	2b00      	cmp	r3, #0
 8003316:	d00c      	beq.n	8003332 <main+0x1022>
    						dl = sprintf(tmp, "Ver.%s", ver);
 8003318:	4bb9      	ldr	r3, [pc, #740]	; (8003600 <main+0x12f0>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	461a      	mov	r2, r3
 800331e:	49b9      	ldr	r1, [pc, #740]	; (8003604 <main+0x12f4>)
 8003320:	48b9      	ldr	r0, [pc, #740]	; (8003608 <main+0x12f8>)
 8003322:	f00f f971 	bl	8012608 <siprintf>
 8003326:	f8c7 0528 	str.w	r0, [r7, #1320]	; 0x528
    						lastErr = devOK;
 800332a:	2300      	movs	r3, #0
 800332c:	f8a7 3520 	strh.w	r3, [r7, #1312]	; 0x520
 8003330:	e002      	b.n	8003338 <main+0x1028>
    					} else dl = 0;
 8003332:	2300      	movs	r3, #0
 8003334:	f8c7 3528 	str.w	r3, [r7, #1320]	; 0x528
    				}
#ifdef SET_DISPLAY
    				if (dl) {
 8003338:	f8d7 3528 	ldr.w	r3, [r7, #1320]	; 0x528
 800333c:	2b00      	cmp	r3, #0
 800333e:	d032      	beq.n	80033a6 <main+0x1096>
    					ST7565_DrawFilledRectangle(0, SCREEN_HEIGHT - Font_6x8.FontHeight, SCREEN_WIDTH - 1, Font_6x8.FontHeight, PIX_OFF);
 8003340:	f897 34d1 	ldrb.w	r3, [r7, #1233]	; 0x4d1
 8003344:	b29b      	uxth	r3, r3
 8003346:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800334a:	b29b      	uxth	r3, r3
 800334c:	b219      	sxth	r1, r3
 800334e:	f897 34d1 	ldrb.w	r3, [r7, #1233]	; 0x4d1
 8003352:	b21b      	sxth	r3, r3
 8003354:	2200      	movs	r2, #0
 8003356:	9200      	str	r2, [sp, #0]
 8003358:	227f      	movs	r2, #127	; 0x7f
 800335a:	2000      	movs	r0, #0
 800335c:	f7fe fc5f 	bl	8001c1e <ST7565_DrawFilledRectangle>
    					x = ((SCREEN_WIDTH - (Font_6x8.FontWidth * dl)) >> 1) & 0x7f;
 8003360:	f897 34d0 	ldrb.w	r3, [r7, #1232]	; 0x4d0
 8003364:	461a      	mov	r2, r3
 8003366:	f8d7 3528 	ldr.w	r3, [r7, #1320]	; 0x528
 800336a:	fb02 f303 	mul.w	r3, r2, r3
 800336e:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8003372:	105b      	asrs	r3, r3, #1
 8003374:	b29b      	uxth	r3, r3
 8003376:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800337a:	f8a7 34f2 	strh.w	r3, [r7, #1266]	; 0x4f2
    					ST7565_Print(x, SCREEN_HEIGHT - Font_6x8.FontHeight, tmp, &Font_6x8, 1, PIX_ON);
 800337e:	f9b7 04f2 	ldrsh.w	r0, [r7, #1266]	; 0x4f2
 8003382:	f897 34d1 	ldrb.w	r3, [r7, #1233]	; 0x4d1
 8003386:	b29b      	uxth	r3, r3
 8003388:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800338c:	b29b      	uxth	r3, r3
 800338e:	b219      	sxth	r1, r3
 8003390:	f507 639a 	add.w	r3, r7, #1232	; 0x4d0
 8003394:	2201      	movs	r2, #1
 8003396:	9201      	str	r2, [sp, #4]
 8003398:	2201      	movs	r2, #1
 800339a:	9200      	str	r2, [sp, #0]
 800339c:	4a9a      	ldr	r2, [pc, #616]	; (8003608 <main+0x12f8>)
 800339e:	f7fe f9e5 	bl	800176c <ST7565_Print>
    					ST7565_Update();
 80033a2:	f7fe f833 	bl	800140c <ST7565_Update>
    				}
    				//
    				ST7565_Update();
 80033a6:	f7fe f831 	bl	800140c <ST7565_Update>
#endif
    			}
    			break;
 80033aa:	e18b      	b.n	80036c4 <main+0x13b4>
    			case evt_Clr:
    				devError = devOK;
 80033ac:	4b97      	ldr	r3, [pc, #604]	; (800360c <main+0x12fc>)
 80033ae:	2200      	movs	r2, #0
 80033b0:	801a      	strh	r2, [r3, #0]
    				Report(1, "[que:%u] Clear all Errors...\r\n", cntEvt);
 80033b2:	4b97      	ldr	r3, [pc, #604]	; (8003610 <main+0x1300>)
 80033b4:	781b      	ldrb	r3, [r3, #0]
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	461a      	mov	r2, r3
 80033ba:	4996      	ldr	r1, [pc, #600]	; (8003614 <main+0x1304>)
 80033bc:	2001      	movs	r0, #1
 80033be:	f001 f8cd 	bl	800455c <Report>
    			break;
 80033c2:	e17f      	b.n	80036c4 <main+0x13b4>
    			case evt_Help:
    				stx[0] = '\0';
 80033c4:	4b94      	ldr	r3, [pc, #592]	; (8003618 <main+0x1308>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	701a      	strb	r2, [r3, #0]
    				for (int8_t i = 0; i < MAX_CMDS; i++) sprintf(stx+strlen(stx), "\t%s\r\n", s_cmds[i]);
 80033ca:	2300      	movs	r3, #0
 80033cc:	f887 351f 	strb.w	r3, [r7, #1311]	; 0x51f
 80033d0:	e015      	b.n	80033fe <main+0x10ee>
 80033d2:	4891      	ldr	r0, [pc, #580]	; (8003618 <main+0x1308>)
 80033d4:	f7fc fefc 	bl	80001d0 <strlen>
 80033d8:	4603      	mov	r3, r0
 80033da:	4a8f      	ldr	r2, [pc, #572]	; (8003618 <main+0x1308>)
 80033dc:	1898      	adds	r0, r3, r2
 80033de:	f997 351f 	ldrsb.w	r3, [r7, #1311]	; 0x51f
 80033e2:	4a8e      	ldr	r2, [pc, #568]	; (800361c <main+0x130c>)
 80033e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033e8:	461a      	mov	r2, r3
 80033ea:	498d      	ldr	r1, [pc, #564]	; (8003620 <main+0x1310>)
 80033ec:	f00f f90c 	bl	8012608 <siprintf>
 80033f0:	f997 351f 	ldrsb.w	r3, [r7, #1311]	; 0x51f
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	3301      	adds	r3, #1
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	f887 351f 	strb.w	r3, [r7, #1311]	; 0x51f
 80033fe:	f997 351f 	ldrsb.w	r3, [r7, #1311]	; 0x51f
 8003402:	2b13      	cmp	r3, #19
 8003404:	dde5      	ble.n	80033d2 <main+0x10c2>
    				Report(0, "%s", stx);
 8003406:	4a84      	ldr	r2, [pc, #528]	; (8003618 <main+0x1308>)
 8003408:	4986      	ldr	r1, [pc, #536]	; (8003624 <main+0x1314>)
 800340a:	2000      	movs	r0, #0
 800340c:	f001 f8a6 	bl	800455c <Report>
    			break;
 8003410:	e158      	b.n	80036c4 <main+0x13b4>
    			case evt_Restart:
    				restart = 1;
 8003412:	4b85      	ldr	r3, [pc, #532]	; (8003628 <main+0x1318>)
 8003414:	2201      	movs	r2, #1
 8003416:	701a      	strb	r2, [r3, #0]
    				Report(1, "[que:%u] Restart system...\r\n", cntEvt);
 8003418:	4b7d      	ldr	r3, [pc, #500]	; (8003610 <main+0x1300>)
 800341a:	781b      	ldrb	r3, [r3, #0]
 800341c:	b2db      	uxtb	r3, r3
 800341e:	461a      	mov	r2, r3
 8003420:	4982      	ldr	r1, [pc, #520]	; (800362c <main+0x131c>)
 8003422:	2001      	movs	r0, #1
 8003424:	f001 f89a 	bl	800455c <Report>
    			break;
 8003428:	e14c      	b.n	80036c4 <main+0x13b4>
    			case evt_Epoch:
    				set_Date(epoch);
 800342a:	4b81      	ldr	r3, [pc, #516]	; (8003630 <main+0x1320>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4618      	mov	r0, r3
 8003430:	f000 ff9a 	bl	8004368 <set_Date>
    				Report(1, "[que:%u] Set Unix TimeStamp to %lu\r\n", cntEvt, epoch);
 8003434:	4b76      	ldr	r3, [pc, #472]	; (8003610 <main+0x1300>)
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	b2db      	uxtb	r3, r3
 800343a:	461a      	mov	r2, r3
 800343c:	4b7c      	ldr	r3, [pc, #496]	; (8003630 <main+0x1320>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	497c      	ldr	r1, [pc, #496]	; (8003634 <main+0x1324>)
 8003442:	2001      	movs	r0, #1
 8003444:	f001 f88a 	bl	800455c <Report>
    			break;
 8003448:	e13c      	b.n	80036c4 <main+0x13b4>
    			case evt_Err:
    				Report(1, "[que:%u] Error input from uart\r\n", cntEvt);
 800344a:	4b71      	ldr	r3, [pc, #452]	; (8003610 <main+0x1300>)
 800344c:	781b      	ldrb	r3, [r3, #0]
 800344e:	b2db      	uxtb	r3, r3
 8003450:	461a      	mov	r2, r3
 8003452:	4979      	ldr	r1, [pc, #484]	; (8003638 <main+0x1328>)
 8003454:	2001      	movs	r0, #1
 8003456:	f001 f881 	bl	800455c <Report>
    			break;
 800345a:	e133      	b.n	80036c4 <main+0x13b4>
#ifdef SET_W25FLASH
    			case evt_sRead:
    			case evt_sNext:
    			{
    				uint32_t w25_adr = (adr_sector * W25qxx_getSectorSize()) + offset_sector;
 800345c:	f002 ff20 	bl	80062a0 <W25qxx_getSectorSize>
 8003460:	4603      	mov	r3, r0
 8003462:	4a76      	ldr	r2, [pc, #472]	; (800363c <main+0x132c>)
 8003464:	6812      	ldr	r2, [r2, #0]
 8003466:	fb02 f303 	mul.w	r3, r2, r3
 800346a:	4a75      	ldr	r2, [pc, #468]	; (8003640 <main+0x1330>)
 800346c:	6812      	ldr	r2, [r2, #0]
 800346e:	4413      	add	r3, r2
 8003470:	f8c7 3518 	str.w	r3, [r7, #1304]	; 0x518
    				uint32_t dlin = list_sector;
 8003474:	4b73      	ldr	r3, [pc, #460]	; (8003644 <main+0x1334>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f8c7 34dc 	str.w	r3, [r7, #1244]	; 0x4dc
    				int step = 32;
 800347c:	2320      	movs	r3, #32
 800347e:	f8c7 34d8 	str.w	r3, [r7, #1240]	; 0x4d8
    				uint32_t ind = 0;
 8003482:	2300      	movs	r3, #0
 8003484:	f8c7 3514 	str.w	r3, [r7, #1300]	; 0x514
    				W25qxx_ReadSector(fs_work, adr_sector, offset_sector, dlin);
 8003488:	4b6c      	ldr	r3, [pc, #432]	; (800363c <main+0x132c>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4619      	mov	r1, r3
 800348e:	4b6c      	ldr	r3, [pc, #432]	; (8003640 <main+0x1330>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	461a      	mov	r2, r3
 8003494:	f8d7 34dc 	ldr.w	r3, [r7, #1244]	; 0x4dc
 8003498:	486b      	ldr	r0, [pc, #428]	; (8003648 <main+0x1338>)
 800349a:	f003 fa1f 	bl	80068dc <W25qxx_ReadSector>
    				Report(0, "Read sector:%d offset:%d len:%u\r\n", adr_sector, offset_sector, dlin);
 800349e:	4b67      	ldr	r3, [pc, #412]	; (800363c <main+0x132c>)
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	4b67      	ldr	r3, [pc, #412]	; (8003640 <main+0x1330>)
 80034a4:	6819      	ldr	r1, [r3, #0]
 80034a6:	f8d7 34dc 	ldr.w	r3, [r7, #1244]	; 0x4dc
 80034aa:	9300      	str	r3, [sp, #0]
 80034ac:	460b      	mov	r3, r1
 80034ae:	4967      	ldr	r1, [pc, #412]	; (800364c <main+0x133c>)
 80034b0:	2000      	movs	r0, #0
 80034b2:	f001 f853 	bl	800455c <Report>
    				while (ind < dlin) {
 80034b6:	e05b      	b.n	8003570 <main+0x1260>
    					strf[0] = '\0';
 80034b8:	4b65      	ldr	r3, [pc, #404]	; (8003650 <main+0x1340>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	701a      	strb	r2, [r3, #0]
    					while (1) {
    						sprintf(strf+strlen(strf), "%06X ", (unsigned int)w25_adr);
 80034be:	4864      	ldr	r0, [pc, #400]	; (8003650 <main+0x1340>)
 80034c0:	f7fc fe86 	bl	80001d0 <strlen>
 80034c4:	4603      	mov	r3, r0
 80034c6:	4a62      	ldr	r2, [pc, #392]	; (8003650 <main+0x1340>)
 80034c8:	4413      	add	r3, r2
 80034ca:	f8d7 2518 	ldr.w	r2, [r7, #1304]	; 0x518
 80034ce:	4961      	ldr	r1, [pc, #388]	; (8003654 <main+0x1344>)
 80034d0:	4618      	mov	r0, r3
 80034d2:	f00f f899 	bl	8012608 <siprintf>
    						for (int i = 0; i < step; i++) sprintf(strf+strlen(strf), " %02X", fs_work[i + ind]);
 80034d6:	2300      	movs	r3, #0
 80034d8:	f8c7 3510 	str.w	r3, [r7, #1296]	; 0x510
 80034dc:	e015      	b.n	800350a <main+0x11fa>
 80034de:	485c      	ldr	r0, [pc, #368]	; (8003650 <main+0x1340>)
 80034e0:	f7fc fe76 	bl	80001d0 <strlen>
 80034e4:	4603      	mov	r3, r0
 80034e6:	4a5a      	ldr	r2, [pc, #360]	; (8003650 <main+0x1340>)
 80034e8:	1898      	adds	r0, r3, r2
 80034ea:	f8d7 2510 	ldr.w	r2, [r7, #1296]	; 0x510
 80034ee:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 80034f2:	4413      	add	r3, r2
 80034f4:	4a54      	ldr	r2, [pc, #336]	; (8003648 <main+0x1338>)
 80034f6:	5cd3      	ldrb	r3, [r2, r3]
 80034f8:	461a      	mov	r2, r3
 80034fa:	4957      	ldr	r1, [pc, #348]	; (8003658 <main+0x1348>)
 80034fc:	f00f f884 	bl	8012608 <siprintf>
 8003500:	f8d7 3510 	ldr.w	r3, [r7, #1296]	; 0x510
 8003504:	3301      	adds	r3, #1
 8003506:	f8c7 3510 	str.w	r3, [r7, #1296]	; 0x510
 800350a:	f8d7 2510 	ldr.w	r2, [r7, #1296]	; 0x510
 800350e:	f8d7 34d8 	ldr.w	r3, [r7, #1240]	; 0x4d8
 8003512:	429a      	cmp	r2, r3
 8003514:	dbe3      	blt.n	80034de <main+0x11ce>
    						strcat(strf, "\r\n");
 8003516:	484e      	ldr	r0, [pc, #312]	; (8003650 <main+0x1340>)
 8003518:	f7fc fe5a 	bl	80001d0 <strlen>
 800351c:	4603      	mov	r3, r0
 800351e:	461a      	mov	r2, r3
 8003520:	4b4b      	ldr	r3, [pc, #300]	; (8003650 <main+0x1340>)
 8003522:	4413      	add	r3, r2
 8003524:	4a4d      	ldr	r2, [pc, #308]	; (800365c <main+0x134c>)
 8003526:	8811      	ldrh	r1, [r2, #0]
 8003528:	7892      	ldrb	r2, [r2, #2]
 800352a:	8019      	strh	r1, [r3, #0]
 800352c:	709a      	strb	r2, [r3, #2]
    						w25_adr += step;
 800352e:	f8d7 34d8 	ldr.w	r3, [r7, #1240]	; 0x4d8
 8003532:	f8d7 2518 	ldr.w	r2, [r7, #1304]	; 0x518
 8003536:	4413      	add	r3, r2
 8003538:	f8c7 3518 	str.w	r3, [r7, #1304]	; 0x518
    						ind += step;
 800353c:	f8d7 34d8 	ldr.w	r3, [r7, #1240]	; 0x4d8
 8003540:	f8d7 2514 	ldr.w	r2, [r7, #1300]	; 0x514
 8003544:	4413      	add	r3, r2
 8003546:	f8c7 3514 	str.w	r3, [r7, #1300]	; 0x514
    						if (!(ind % W25qxx_getPageSize())) break;
 800354a:	f002 feb5 	bl	80062b8 <W25qxx_getPageSize>
 800354e:	4602      	mov	r2, r0
 8003550:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 8003554:	fbb3 f1f2 	udiv	r1, r3, r2
 8003558:	fb01 f202 	mul.w	r2, r1, r2
 800355c:	1a9b      	subs	r3, r3, r2
 800355e:	2b00      	cmp	r3, #0
 8003560:	d000      	beq.n	8003564 <main+0x1254>
    						sprintf(strf+strlen(strf), "%06X ", (unsigned int)w25_adr);
 8003562:	e7ac      	b.n	80034be <main+0x11ae>
    						if (!(ind % W25qxx_getPageSize())) break;
 8003564:	bf00      	nop
    					}
    					Report(0, "%s", strf);
 8003566:	4a3a      	ldr	r2, [pc, #232]	; (8003650 <main+0x1340>)
 8003568:	492e      	ldr	r1, [pc, #184]	; (8003624 <main+0x1314>)
 800356a:	2000      	movs	r0, #0
 800356c:	f000 fff6 	bl	800455c <Report>
    				while (ind < dlin) {
 8003570:	f8d7 2514 	ldr.w	r2, [r7, #1300]	; 0x514
 8003574:	f8d7 34dc 	ldr.w	r3, [r7, #1244]	; 0x4dc
 8003578:	429a      	cmp	r2, r3
 800357a:	d39d      	bcc.n	80034b8 <main+0x11a8>
    				}
    			}
    			break;
 800357c:	e0a2      	b.n	80036c4 <main+0x13b4>
    			case evt_sWrite:
    			{
    				uint32_t ss = W25qxx_getSectorSize();
 800357e:	f002 fe8f 	bl	80062a0 <W25qxx_getSectorSize>
 8003582:	f8c7 050c 	str.w	r0, [r7, #1292]	; 0x50c
    				if (!W25qxx_IsEmptySector(adr_sector, 0, ss)) W25qxx_EraseSector(adr_sector);
 8003586:	4b2d      	ldr	r3, [pc, #180]	; (800363c <main+0x132c>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f8d7 250c 	ldr.w	r2, [r7, #1292]	; 0x50c
 800358e:	2100      	movs	r1, #0
 8003590:	4618      	mov	r0, r3
 8003592:	f002 ff07 	bl	80063a4 <W25qxx_IsEmptySector>
 8003596:	4603      	mov	r3, r0
 8003598:	f083 0301 	eor.w	r3, r3, #1
 800359c:	b2db      	uxtb	r3, r3
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d004      	beq.n	80035ac <main+0x129c>
 80035a2:	4b26      	ldr	r3, [pc, #152]	; (800363c <main+0x132c>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4618      	mov	r0, r3
 80035a8:	f002 fea0 	bl	80062ec <W25qxx_EraseSector>
    				memset(fs_work, byte_write, ss);
 80035ac:	4b2c      	ldr	r3, [pc, #176]	; (8003660 <main+0x1350>)
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	f8d7 250c 	ldr.w	r2, [r7, #1292]	; 0x50c
 80035b4:	4619      	mov	r1, r3
 80035b6:	4824      	ldr	r0, [pc, #144]	; (8003648 <main+0x1338>)
 80035b8:	f00e fbb4 	bl	8011d24 <memset>
    				if (len_write != -1) ss = len_write;
 80035bc:	4b29      	ldr	r3, [pc, #164]	; (8003664 <main+0x1354>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035c4:	d003      	beq.n	80035ce <main+0x12be>
 80035c6:	4b27      	ldr	r3, [pc, #156]	; (8003664 <main+0x1354>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
    				W25qxx_WriteSector(fs_work, adr_sector, offset_sector, ss);
 80035ce:	4b1b      	ldr	r3, [pc, #108]	; (800363c <main+0x132c>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4619      	mov	r1, r3
 80035d4:	4b1a      	ldr	r3, [pc, #104]	; (8003640 <main+0x1330>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	461a      	mov	r2, r3
 80035da:	f8d7 350c 	ldr.w	r3, [r7, #1292]	; 0x50c
 80035de:	481a      	ldr	r0, [pc, #104]	; (8003648 <main+0x1338>)
 80035e0:	f003 f854 	bl	800668c <W25qxx_WriteSector>
    				Report(0, "Fill sector:%d byte:%02X len:%d done\r\n", adr_sector, byte_write, ss);
 80035e4:	4b15      	ldr	r3, [pc, #84]	; (800363c <main+0x132c>)
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	4b1d      	ldr	r3, [pc, #116]	; (8003660 <main+0x1350>)
 80035ea:	781b      	ldrb	r3, [r3, #0]
 80035ec:	4619      	mov	r1, r3
 80035ee:	f8d7 350c 	ldr.w	r3, [r7, #1292]	; 0x50c
 80035f2:	9300      	str	r3, [sp, #0]
 80035f4:	460b      	mov	r3, r1
 80035f6:	491c      	ldr	r1, [pc, #112]	; (8003668 <main+0x1358>)
 80035f8:	2000      	movs	r0, #0
 80035fa:	f000 ffaf 	bl	800455c <Report>
    			}
    			break;
 80035fe:	e061      	b.n	80036c4 <main+0x13b4>
 8003600:	20000004 	.word	0x20000004
 8003604:	08016844 	.word	0x08016844
 8003608:	20001000 	.word	0x20001000
 800360c:	20001480 	.word	0x20001480
 8003610:	2000189c 	.word	0x2000189c
 8003614:	080169f8 	.word	0x080169f8
 8003618:	20000c00 	.word	0x20000c00
 800361c:	2000001c 	.word	0x2000001c
 8003620:	08016a18 	.word	0x08016a18
 8003624:	080167bc 	.word	0x080167bc
 8003628:	20001894 	.word	0x20001894
 800362c:	08016a20 	.word	0x08016a20
 8003630:	20000018 	.word	0x20000018
 8003634:	08016a40 	.word	0x08016a40
 8003638:	08016a68 	.word	0x08016a68
 800363c:	200018a0 	.word	0x200018a0
 8003640:	200018a4 	.word	0x200018a4
 8003644:	200018a8 	.word	0x200018a8
 8003648:	200018b4 	.word	0x200018b4
 800364c:	08016a8c 	.word	0x08016a8c
 8003650:	200028b4 	.word	0x200028b4
 8003654:	08016ab0 	.word	0x08016ab0
 8003658:	08016ab8 	.word	0x08016ab8
 800365c:	0801681c 	.word	0x0801681c
 8003660:	200001cc 	.word	0x200001cc
 8003664:	200018ac 	.word	0x200018ac
 8003668:	08016ac0 	.word	0x08016ac0
    			case evt_sErase:
    				if (adr_sector == -1) {
 800366c:	4b5c      	ldr	r3, [pc, #368]	; (80037e0 <main+0x14d0>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003674:	d10c      	bne.n	8003690 <main+0x1380>
    					Report(1, "Erase flash");
 8003676:	495b      	ldr	r1, [pc, #364]	; (80037e4 <main+0x14d4>)
 8003678:	2001      	movs	r0, #1
 800367a:	f000 ff6f 	bl	800455c <Report>
    					flag_sector = true;
 800367e:	4b5a      	ldr	r3, [pc, #360]	; (80037e8 <main+0x14d8>)
 8003680:	2201      	movs	r2, #1
 8003682:	701a      	strb	r2, [r3, #0]
    					btime = HAL_GetTick();
 8003684:	f003 fa28 	bl	8006ad8 <HAL_GetTick>
 8003688:	4603      	mov	r3, r0
 800368a:	4a58      	ldr	r2, [pc, #352]	; (80037ec <main+0x14dc>)
 800368c:	6013      	str	r3, [r2, #0]
    				} else {
    					W25qxx_EraseSector(adr_sector);
    					Report(1, "Erase sector:%d done\r\n", adr_sector);
    				}
    			break;
 800368e:	e019      	b.n	80036c4 <main+0x13b4>
    					W25qxx_EraseSector(adr_sector);
 8003690:	4b53      	ldr	r3, [pc, #332]	; (80037e0 <main+0x14d0>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4618      	mov	r0, r3
 8003696:	f002 fe29 	bl	80062ec <W25qxx_EraseSector>
    					Report(1, "Erase sector:%d done\r\n", adr_sector);
 800369a:	4b51      	ldr	r3, [pc, #324]	; (80037e0 <main+0x14d0>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	461a      	mov	r2, r3
 80036a0:	4953      	ldr	r1, [pc, #332]	; (80037f0 <main+0x14e0>)
 80036a2:	2001      	movs	r0, #1
 80036a4:	f000 ff5a 	bl	800455c <Report>
    			break;
 80036a8:	e00c      	b.n	80036c4 <main+0x13b4>
    			break;
 80036aa:	bf00      	nop
 80036ac:	e00a      	b.n	80036c4 <main+0x13b4>
    			break;
 80036ae:	bf00      	nop
 80036b0:	e008      	b.n	80036c4 <main+0x13b4>
    			break;
 80036b2:	bf00      	nop
 80036b4:	e006      	b.n	80036c4 <main+0x13b4>
    			break;
 80036b6:	bf00      	nop
 80036b8:	e004      	b.n	80036c4 <main+0x13b4>
    			break;
 80036ba:	bf00      	nop
 80036bc:	e002      	b.n	80036c4 <main+0x13b4>
				break;
 80036be:	bf00      	nop
 80036c0:	e000      	b.n	80036c4 <main+0x13b4>
    			break;
 80036c2:	bf00      	nop
#endif
    		}
    		if ((evt >= evt_sRead) && (evt <= evt_sWrite)) {
 80036c4:	4b4b      	ldr	r3, [pc, #300]	; (80037f4 <main+0x14e4>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2b03      	cmp	r3, #3
 80036ca:	dd0b      	ble.n	80036e4 <main+0x13d4>
 80036cc:	4b49      	ldr	r3, [pc, #292]	; (80037f4 <main+0x14e4>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	2b07      	cmp	r3, #7
 80036d2:	dc07      	bgt.n	80036e4 <main+0x13d4>
    			last_cmd_sector =  evt;//cmd_sector;
 80036d4:	4b47      	ldr	r3, [pc, #284]	; (80037f4 <main+0x14e4>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a47      	ldr	r2, [pc, #284]	; (80037f8 <main+0x14e8>)
 80036da:	6013      	str	r3, [r2, #0]
    			cmd_sector = sNone;
 80036dc:	4b47      	ldr	r3, [pc, #284]	; (80037fc <main+0x14ec>)
 80036de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80036e2:	601a      	str	r2, [r3, #0]
    		}
    	}
#endif

#ifdef SET_W25FLASH
    	if (flag_sector) {
 80036e4:	4b40      	ldr	r3, [pc, #256]	; (80037e8 <main+0x14d8>)
 80036e6:	781b      	ldrb	r3, [r3, #0]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d031      	beq.n	8003750 <main+0x1440>
    		adr_sector++;
 80036ec:	4b3c      	ldr	r3, [pc, #240]	; (80037e0 <main+0x14d0>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	3301      	adds	r3, #1
 80036f2:	4a3b      	ldr	r2, [pc, #236]	; (80037e0 <main+0x14d0>)
 80036f4:	6013      	str	r3, [r2, #0]
    		if (adr_sector >= W25qxx_getSectorCount()) {
 80036f6:	f002 fdc7 	bl	8006288 <W25qxx_getSectorCount>
 80036fa:	4603      	mov	r3, r0
 80036fc:	4a38      	ldr	r2, [pc, #224]	; (80037e0 <main+0x14d0>)
 80036fe:	6812      	ldr	r2, [r2, #0]
 8003700:	4293      	cmp	r3, r2
 8003702:	d816      	bhi.n	8003732 <main+0x1422>
    			flag_sector = false;
 8003704:	4b38      	ldr	r3, [pc, #224]	; (80037e8 <main+0x14d8>)
 8003706:	2200      	movs	r2, #0
 8003708:	701a      	strb	r2, [r3, #0]
    			etime = HAL_GetTick();
 800370a:	f003 f9e5 	bl	8006ad8 <HAL_GetTick>
 800370e:	4603      	mov	r3, r0
 8003710:	4a3b      	ldr	r2, [pc, #236]	; (8003800 <main+0x14f0>)
 8003712:	6013      	str	r3, [r2, #0]
    			Report(0, " done (%lu sec)\r\n", (etime - btime) / 1000);
 8003714:	4b3a      	ldr	r3, [pc, #232]	; (8003800 <main+0x14f0>)
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	4b34      	ldr	r3, [pc, #208]	; (80037ec <main+0x14dc>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	4a39      	ldr	r2, [pc, #228]	; (8003804 <main+0x14f4>)
 8003720:	fba2 2303 	umull	r2, r3, r2, r3
 8003724:	099b      	lsrs	r3, r3, #6
 8003726:	461a      	mov	r2, r3
 8003728:	4937      	ldr	r1, [pc, #220]	; (8003808 <main+0x14f8>)
 800372a:	2000      	movs	r0, #0
 800372c:	f000 ff16 	bl	800455c <Report>
 8003730:	e00e      	b.n	8003750 <main+0x1440>
    		} else {
    			//putEvt(evt_sErase);
    			W25qxx_EraseSector(adr_sector);
 8003732:	4b2b      	ldr	r3, [pc, #172]	; (80037e0 <main+0x14d0>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4618      	mov	r0, r3
 8003738:	f002 fdd8 	bl	80062ec <W25qxx_EraseSector>
    			if (!(adr_sector % 8)) Report(0, ".");
 800373c:	4b28      	ldr	r3, [pc, #160]	; (80037e0 <main+0x14d0>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0307 	and.w	r3, r3, #7
 8003744:	2b00      	cmp	r3, #0
 8003746:	d103      	bne.n	8003750 <main+0x1440>
 8003748:	4930      	ldr	r1, [pc, #192]	; (800380c <main+0x14fc>)
 800374a:	2000      	movs	r0, #0
 800374c:	f000 ff06 	bl	800455c <Report>
    		}
    	}
#endif


    	if (devError) {
 8003750:	4b2f      	ldr	r3, [pc, #188]	; (8003810 <main+0x1500>)
 8003752:	881b      	ldrh	r3, [r3, #0]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d009      	beq.n	800376c <main+0x145c>
    		errLedOn(true);
 8003758:	2001      	movs	r0, #1
 800375a:	f000 fddf 	bl	800431c <errLedOn>
    		HAL_Delay(50);
 800375e:	2032      	movs	r0, #50	; 0x32
 8003760:	f003 f9c6 	bl	8006af0 <HAL_Delay>
    		errLedOn(false);
 8003764:	2000      	movs	r0, #0
 8003766:	f000 fdd9 	bl	800431c <errLedOn>
 800376a:	e009      	b.n	8003780 <main+0x1470>
    	} else {
    		if (HAL_GPIO_ReadPin(ERR_LED_GPIO_Port, ERR_LED_Pin)) errLedOn(false);
 800376c:	2108      	movs	r1, #8
 800376e:	4829      	ldr	r0, [pc, #164]	; (8003814 <main+0x1504>)
 8003770:	f003 ff54 	bl	800761c <HAL_GPIO_ReadPin>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d002      	beq.n	8003780 <main+0x1470>
 800377a:	2000      	movs	r0, #0
 800377c:	f000 fdce 	bl	800431c <errLedOn>
    while (!restart) {
 8003780:	4b25      	ldr	r3, [pc, #148]	; (8003818 <main+0x1508>)
 8003782:	781b      	ldrb	r3, [r3, #0]
 8003784:	b2db      	uxtb	r3, r3
 8003786:	2b00      	cmp	r3, #0
 8003788:	f43f a9e1 	beq.w	8002b4e <main+0x83e>

    /* USER CODE BEGIN 3 */

    }//while (!restart)

    HAL_TIM_Base_Stop_IT(tikPort);
 800378c:	4b23      	ldr	r3, [pc, #140]	; (800381c <main+0x150c>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4618      	mov	r0, r3
 8003792:	f008 ff2b 	bl	800c5ec <HAL_TIM_Base_Stop_IT>

#ifdef SET_DISPLAY
    ST7565_Reset();
 8003796:	f7fd fc97 	bl	80010c8 <ST7565_Reset>
    ST7565_CMD_DISPLAY(CMD_DISPLAY_OFF);
 800379a:	20ae      	movs	r0, #174	; 0xae
 800379c:	f7fd fdc6 	bl	800132c <ST7565_CMD_DISPLAY>
#endif

#ifdef SET_FAT_FS
    if (mnt) {
 80037a0:	4b1f      	ldr	r3, [pc, #124]	; (8003820 <main+0x1510>)
 80037a2:	781b      	ldrb	r3, [r3, #0]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d00d      	beq.n	80037c4 <main+0x14b4>
    	f_mount(NULL, USERPath, 1);
 80037a8:	2201      	movs	r2, #1
 80037aa:	491e      	ldr	r1, [pc, #120]	; (8003824 <main+0x1514>)
 80037ac:	2000      	movs	r0, #0
 80037ae:	f00c fe3f 	bl	8010430 <f_mount>
    	mnt = false;
 80037b2:	4b1b      	ldr	r3, [pc, #108]	; (8003820 <main+0x1510>)
 80037b4:	2200      	movs	r2, #0
 80037b6:	701a      	strb	r2, [r3, #0]
    	Report(1, "Umount drive '%.*s'\r\n", sizeof(USERPath), USERPath);
 80037b8:	4b1a      	ldr	r3, [pc, #104]	; (8003824 <main+0x1514>)
 80037ba:	2204      	movs	r2, #4
 80037bc:	491a      	ldr	r1, [pc, #104]	; (8003828 <main+0x1518>)
 80037be:	2001      	movs	r0, #1
 80037c0:	f000 fecc 	bl	800455c <Report>
    }
#endif

    Report(1, "[que:%u] Stop application...\r\n", cntEvt);
 80037c4:	4b19      	ldr	r3, [pc, #100]	; (800382c <main+0x151c>)
 80037c6:	781b      	ldrb	r3, [r3, #0]
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	461a      	mov	r2, r3
 80037cc:	4918      	ldr	r1, [pc, #96]	; (8003830 <main+0x1520>)
 80037ce:	2001      	movs	r0, #1
 80037d0:	f000 fec4 	bl	800455c <Report>

    HAL_Delay(500);
 80037d4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80037d8:	f003 f98a 	bl	8006af0 <HAL_Delay>

    NVIC_SystemReset();
 80037dc:	f7fe fa78 	bl	8001cd0 <__NVIC_SystemReset>
 80037e0:	200018a0 	.word	0x200018a0
 80037e4:	08016ae8 	.word	0x08016ae8
 80037e8:	200018b0 	.word	0x200018b0
 80037ec:	20002cb8 	.word	0x20002cb8
 80037f0:	08016af4 	.word	0x08016af4
 80037f4:	200001bc 	.word	0x200001bc
 80037f8:	200001c8 	.word	0x200001c8
 80037fc:	200001c4 	.word	0x200001c4
 8003800:	20002cbc 	.word	0x20002cbc
 8003804:	10624dd3 	.word	0x10624dd3
 8003808:	08016b0c 	.word	0x08016b0c
 800380c:	08016b20 	.word	0x08016b20
 8003810:	20001480 	.word	0x20001480
 8003814:	48000800 	.word	0x48000800
 8003818:	20001894 	.word	0x20001894
 800381c:	20000008 	.word	0x20000008
 8003820:	20003cf1 	.word	0x20003cf1
 8003824:	20004160 	.word	0x20004160
 8003828:	08016b24 	.word	0x08016b24
 800382c:	2000189c 	.word	0x2000189c
 8003830:	08016b3c 	.word	0x08016b3c

08003834 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b096      	sub	sp, #88	; 0x58
 8003838:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800383a:	f107 0314 	add.w	r3, r7, #20
 800383e:	2244      	movs	r2, #68	; 0x44
 8003840:	2100      	movs	r1, #0
 8003842:	4618      	mov	r0, r3
 8003844:	f00e fa6e 	bl	8011d24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003848:	463b      	mov	r3, r7
 800384a:	2200      	movs	r2, #0
 800384c:	601a      	str	r2, [r3, #0]
 800384e:	605a      	str	r2, [r3, #4]
 8003850:	609a      	str	r2, [r3, #8]
 8003852:	60da      	str	r2, [r3, #12]
 8003854:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003856:	f44f 7000 	mov.w	r0, #512	; 0x200
 800385a:	f005 fbc9 	bl	8008ff0 <HAL_PWREx_ControlVoltageScaling>
 800385e:	4603      	mov	r3, r0
 8003860:	2b00      	cmp	r3, #0
 8003862:	d001      	beq.n	8003868 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8003864:	f001 fa62 	bl	8004d2c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8003868:	2309      	movs	r3, #9
 800386a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800386c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003870:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003872:	2301      	movs	r3, #1
 8003874:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003876:	2302      	movs	r3, #2
 8003878:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800387a:	2303      	movs	r3, #3
 800387c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800387e:	2301      	movs	r3, #1
 8003880:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 8003882:	2314      	movs	r3, #20
 8003884:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003886:	2307      	movs	r3, #7
 8003888:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800388a:	2302      	movs	r3, #2
 800388c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800388e:	2302      	movs	r3, #2
 8003890:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003892:	f107 0314 	add.w	r3, r7, #20
 8003896:	4618      	mov	r0, r3
 8003898:	f005 fc00 	bl	800909c <HAL_RCC_OscConfig>
 800389c:	4603      	mov	r3, r0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d001      	beq.n	80038a6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80038a2:	f001 fa43 	bl	8004d2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80038a6:	230f      	movs	r3, #15
 80038a8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80038aa:	2303      	movs	r3, #3
 80038ac:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80038ae:	2300      	movs	r3, #0
 80038b0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80038b2:	2300      	movs	r3, #0
 80038b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80038b6:	2300      	movs	r3, #0
 80038b8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80038ba:	463b      	mov	r3, r7
 80038bc:	2104      	movs	r1, #4
 80038be:	4618      	mov	r0, r3
 80038c0:	f005 ffc8 	bl	8009854 <HAL_RCC_ClockConfig>
 80038c4:	4603      	mov	r3, r0
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d001      	beq.n	80038ce <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80038ca:	f001 fa2f 	bl	8004d2c <Error_Handler>
  }
}
 80038ce:	bf00      	nop
 80038d0:	3758      	adds	r7, #88	; 0x58
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
	...

080038d8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80038dc:	4b1b      	ldr	r3, [pc, #108]	; (800394c <MX_I2C1_Init+0x74>)
 80038de:	4a1c      	ldr	r2, [pc, #112]	; (8003950 <MX_I2C1_Init+0x78>)
 80038e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00702D95;
 80038e2:	4b1a      	ldr	r3, [pc, #104]	; (800394c <MX_I2C1_Init+0x74>)
 80038e4:	4a1b      	ldr	r2, [pc, #108]	; (8003954 <MX_I2C1_Init+0x7c>)
 80038e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80038e8:	4b18      	ldr	r3, [pc, #96]	; (800394c <MX_I2C1_Init+0x74>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80038ee:	4b17      	ldr	r3, [pc, #92]	; (800394c <MX_I2C1_Init+0x74>)
 80038f0:	2201      	movs	r2, #1
 80038f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80038f4:	4b15      	ldr	r3, [pc, #84]	; (800394c <MX_I2C1_Init+0x74>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80038fa:	4b14      	ldr	r3, [pc, #80]	; (800394c <MX_I2C1_Init+0x74>)
 80038fc:	2200      	movs	r2, #0
 80038fe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003900:	4b12      	ldr	r3, [pc, #72]	; (800394c <MX_I2C1_Init+0x74>)
 8003902:	2200      	movs	r2, #0
 8003904:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003906:	4b11      	ldr	r3, [pc, #68]	; (800394c <MX_I2C1_Init+0x74>)
 8003908:	2200      	movs	r2, #0
 800390a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800390c:	4b0f      	ldr	r3, [pc, #60]	; (800394c <MX_I2C1_Init+0x74>)
 800390e:	2200      	movs	r2, #0
 8003910:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003912:	480e      	ldr	r0, [pc, #56]	; (800394c <MX_I2C1_Init+0x74>)
 8003914:	f003 fee4 	bl	80076e0 <HAL_I2C_Init>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d001      	beq.n	8003922 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800391e:	f001 fa05 	bl	8004d2c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_DISABLE) != HAL_OK)
 8003922:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003926:	4809      	ldr	r0, [pc, #36]	; (800394c <MX_I2C1_Init+0x74>)
 8003928:	f005 fa9c 	bl	8008e64 <HAL_I2CEx_ConfigAnalogFilter>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d001      	beq.n	8003936 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8003932:	f001 f9fb 	bl	8004d2c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003936:	2100      	movs	r1, #0
 8003938:	4804      	ldr	r0, [pc, #16]	; (800394c <MX_I2C1_Init+0x74>)
 800393a:	f005 fade 	bl	8008efa <HAL_I2CEx_ConfigDigitalFilter>
 800393e:	4603      	mov	r3, r0
 8003940:	2b00      	cmp	r3, #0
 8003942:	d001      	beq.n	8003948 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8003944:	f001 f9f2 	bl	8004d2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003948:	bf00      	nop
 800394a:	bd80      	pop	{r7, pc}
 800394c:	20000840 	.word	0x20000840
 8003950:	40005400 	.word	0x40005400
 8003954:	00702d95 	.word	0x00702d95

08003958 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b086      	sub	sp, #24
 800395c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800395e:	1d3b      	adds	r3, r7, #4
 8003960:	2200      	movs	r2, #0
 8003962:	601a      	str	r2, [r3, #0]
 8003964:	605a      	str	r2, [r3, #4]
 8003966:	609a      	str	r2, [r3, #8]
 8003968:	60da      	str	r2, [r3, #12]
 800396a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800396c:	2300      	movs	r3, #0
 800396e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003970:	4b25      	ldr	r3, [pc, #148]	; (8003a08 <MX_RTC_Init+0xb0>)
 8003972:	4a26      	ldr	r2, [pc, #152]	; (8003a0c <MX_RTC_Init+0xb4>)
 8003974:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003976:	4b24      	ldr	r3, [pc, #144]	; (8003a08 <MX_RTC_Init+0xb0>)
 8003978:	2200      	movs	r2, #0
 800397a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800397c:	4b22      	ldr	r3, [pc, #136]	; (8003a08 <MX_RTC_Init+0xb0>)
 800397e:	227f      	movs	r2, #127	; 0x7f
 8003980:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8003982:	4b21      	ldr	r3, [pc, #132]	; (8003a08 <MX_RTC_Init+0xb0>)
 8003984:	22ff      	movs	r2, #255	; 0xff
 8003986:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003988:	4b1f      	ldr	r3, [pc, #124]	; (8003a08 <MX_RTC_Init+0xb0>)
 800398a:	2200      	movs	r2, #0
 800398c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800398e:	4b1e      	ldr	r3, [pc, #120]	; (8003a08 <MX_RTC_Init+0xb0>)
 8003990:	2200      	movs	r2, #0
 8003992:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003994:	4b1c      	ldr	r3, [pc, #112]	; (8003a08 <MX_RTC_Init+0xb0>)
 8003996:	2200      	movs	r2, #0
 8003998:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800399a:	4b1b      	ldr	r3, [pc, #108]	; (8003a08 <MX_RTC_Init+0xb0>)
 800399c:	2200      	movs	r2, #0
 800399e:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80039a0:	4819      	ldr	r0, [pc, #100]	; (8003a08 <MX_RTC_Init+0xb0>)
 80039a2:	f006 fe37 	bl	800a614 <HAL_RTC_Init>
 80039a6:	4603      	mov	r3, r0
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d001      	beq.n	80039b0 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 80039ac:	f001 f9be 	bl	8004d2c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80039b0:	2300      	movs	r3, #0
 80039b2:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80039b4:	2300      	movs	r3, #0
 80039b6:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80039b8:	2300      	movs	r3, #0
 80039ba:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80039bc:	2300      	movs	r3, #0
 80039be:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80039c0:	2300      	movs	r3, #0
 80039c2:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80039c4:	1d3b      	adds	r3, r7, #4
 80039c6:	2201      	movs	r2, #1
 80039c8:	4619      	mov	r1, r3
 80039ca:	480f      	ldr	r0, [pc, #60]	; (8003a08 <MX_RTC_Init+0xb0>)
 80039cc:	f006 fe9d 	bl	800a70a <HAL_RTC_SetTime>
 80039d0:	4603      	mov	r3, r0
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d001      	beq.n	80039da <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80039d6:	f001 f9a9 	bl	8004d2c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 80039da:	2303      	movs	r3, #3
 80039dc:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JULY;
 80039de:	2307      	movs	r3, #7
 80039e0:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x6;
 80039e2:	2306      	movs	r3, #6
 80039e4:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x22;
 80039e6:	2322      	movs	r3, #34	; 0x22
 80039e8:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80039ea:	463b      	mov	r3, r7
 80039ec:	2201      	movs	r2, #1
 80039ee:	4619      	mov	r1, r3
 80039f0:	4805      	ldr	r0, [pc, #20]	; (8003a08 <MX_RTC_Init+0xb0>)
 80039f2:	f006 ff83 	bl	800a8fc <HAL_RTC_SetDate>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d001      	beq.n	8003a00 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 80039fc:	f001 f996 	bl	8004d2c <Error_Handler>

  //set_Date(epoch);

  /* USER CODE END RTC_Init 2 */

}
 8003a00:	bf00      	nop
 8003a02:	3718      	adds	r7, #24
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	20000924 	.word	0x20000924
 8003a0c:	40002800 	.word	0x40002800

08003a10 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003a14:	4b1b      	ldr	r3, [pc, #108]	; (8003a84 <MX_SPI1_Init+0x74>)
 8003a16:	4a1c      	ldr	r2, [pc, #112]	; (8003a88 <MX_SPI1_Init+0x78>)
 8003a18:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003a1a:	4b1a      	ldr	r3, [pc, #104]	; (8003a84 <MX_SPI1_Init+0x74>)
 8003a1c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003a20:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003a22:	4b18      	ldr	r3, [pc, #96]	; (8003a84 <MX_SPI1_Init+0x74>)
 8003a24:	2200      	movs	r2, #0
 8003a26:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003a28:	4b16      	ldr	r3, [pc, #88]	; (8003a84 <MX_SPI1_Init+0x74>)
 8003a2a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003a2e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a30:	4b14      	ldr	r3, [pc, #80]	; (8003a84 <MX_SPI1_Init+0x74>)
 8003a32:	2200      	movs	r2, #0
 8003a34:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003a36:	4b13      	ldr	r3, [pc, #76]	; (8003a84 <MX_SPI1_Init+0x74>)
 8003a38:	2200      	movs	r2, #0
 8003a3a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003a3c:	4b11      	ldr	r3, [pc, #68]	; (8003a84 <MX_SPI1_Init+0x74>)
 8003a3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a42:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8003a44:	4b0f      	ldr	r3, [pc, #60]	; (8003a84 <MX_SPI1_Init+0x74>)
 8003a46:	2208      	movs	r2, #8
 8003a48:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003a4a:	4b0e      	ldr	r3, [pc, #56]	; (8003a84 <MX_SPI1_Init+0x74>)
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003a50:	4b0c      	ldr	r3, [pc, #48]	; (8003a84 <MX_SPI1_Init+0x74>)
 8003a52:	2200      	movs	r2, #0
 8003a54:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a56:	4b0b      	ldr	r3, [pc, #44]	; (8003a84 <MX_SPI1_Init+0x74>)
 8003a58:	2200      	movs	r2, #0
 8003a5a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003a5c:	4b09      	ldr	r3, [pc, #36]	; (8003a84 <MX_SPI1_Init+0x74>)
 8003a5e:	2207      	movs	r2, #7
 8003a60:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003a62:	4b08      	ldr	r3, [pc, #32]	; (8003a84 <MX_SPI1_Init+0x74>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003a68:	4b06      	ldr	r3, [pc, #24]	; (8003a84 <MX_SPI1_Init+0x74>)
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003a6e:	4805      	ldr	r0, [pc, #20]	; (8003a84 <MX_SPI1_Init+0x74>)
 8003a70:	f007 f8ea 	bl	800ac48 <HAL_SPI_Init>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d001      	beq.n	8003a7e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003a7a:	f001 f957 	bl	8004d2c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003a7e:	bf00      	nop
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	bf00      	nop
 8003a84:	20000948 	.word	0x20000948
 8003a88:	40013000 	.word	0x40013000

08003a8c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003a90:	4b1b      	ldr	r3, [pc, #108]	; (8003b00 <MX_SPI2_Init+0x74>)
 8003a92:	4a1c      	ldr	r2, [pc, #112]	; (8003b04 <MX_SPI2_Init+0x78>)
 8003a94:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003a96:	4b1a      	ldr	r3, [pc, #104]	; (8003b00 <MX_SPI2_Init+0x74>)
 8003a98:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003a9c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003a9e:	4b18      	ldr	r3, [pc, #96]	; (8003b00 <MX_SPI2_Init+0x74>)
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003aa4:	4b16      	ldr	r3, [pc, #88]	; (8003b00 <MX_SPI2_Init+0x74>)
 8003aa6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003aaa:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003aac:	4b14      	ldr	r3, [pc, #80]	; (8003b00 <MX_SPI2_Init+0x74>)
 8003aae:	2200      	movs	r2, #0
 8003ab0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003ab2:	4b13      	ldr	r3, [pc, #76]	; (8003b00 <MX_SPI2_Init+0x74>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003ab8:	4b11      	ldr	r3, [pc, #68]	; (8003b00 <MX_SPI2_Init+0x74>)
 8003aba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003abe:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003ac0:	4b0f      	ldr	r3, [pc, #60]	; (8003b00 <MX_SPI2_Init+0x74>)
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003ac6:	4b0e      	ldr	r3, [pc, #56]	; (8003b00 <MX_SPI2_Init+0x74>)
 8003ac8:	2200      	movs	r2, #0
 8003aca:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003acc:	4b0c      	ldr	r3, [pc, #48]	; (8003b00 <MX_SPI2_Init+0x74>)
 8003ace:	2200      	movs	r2, #0
 8003ad0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ad2:	4b0b      	ldr	r3, [pc, #44]	; (8003b00 <MX_SPI2_Init+0x74>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8003ad8:	4b09      	ldr	r3, [pc, #36]	; (8003b00 <MX_SPI2_Init+0x74>)
 8003ada:	2207      	movs	r2, #7
 8003adc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003ade:	4b08      	ldr	r3, [pc, #32]	; (8003b00 <MX_SPI2_Init+0x74>)
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003ae4:	4b06      	ldr	r3, [pc, #24]	; (8003b00 <MX_SPI2_Init+0x74>)
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003aea:	4805      	ldr	r0, [pc, #20]	; (8003b00 <MX_SPI2_Init+0x74>)
 8003aec:	f007 f8ac 	bl	800ac48 <HAL_SPI_Init>
 8003af0:	4603      	mov	r3, r0
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d001      	beq.n	8003afa <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8003af6:	f001 f919 	bl	8004d2c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003afa:	bf00      	nop
 8003afc:	bd80      	pop	{r7, pc}
 8003afe:	bf00      	nop
 8003b00:	200009ac 	.word	0x200009ac
 8003b04:	40003800 	.word	0x40003800

08003b08 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b088      	sub	sp, #32
 8003b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b0e:	f107 0310 	add.w	r3, r7, #16
 8003b12:	2200      	movs	r2, #0
 8003b14:	601a      	str	r2, [r3, #0]
 8003b16:	605a      	str	r2, [r3, #4]
 8003b18:	609a      	str	r2, [r3, #8]
 8003b1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b1c:	1d3b      	adds	r3, r7, #4
 8003b1e:	2200      	movs	r2, #0
 8003b20:	601a      	str	r2, [r3, #0]
 8003b22:	605a      	str	r2, [r3, #4]
 8003b24:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN TIM4_Init 1 */

  // interupt every 10 ms

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003b26:	4b1d      	ldr	r3, [pc, #116]	; (8003b9c <MX_TIM4_Init+0x94>)
 8003b28:	4a1d      	ldr	r2, [pc, #116]	; (8003ba0 <MX_TIM4_Init+0x98>)
 8003b2a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7999;
 8003b2c:	4b1b      	ldr	r3, [pc, #108]	; (8003b9c <MX_TIM4_Init+0x94>)
 8003b2e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8003b32:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b34:	4b19      	ldr	r3, [pc, #100]	; (8003b9c <MX_TIM4_Init+0x94>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8003b3a:	4b18      	ldr	r3, [pc, #96]	; (8003b9c <MX_TIM4_Init+0x94>)
 8003b3c:	2263      	movs	r2, #99	; 0x63
 8003b3e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b40:	4b16      	ldr	r3, [pc, #88]	; (8003b9c <MX_TIM4_Init+0x94>)
 8003b42:	2200      	movs	r2, #0
 8003b44:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003b46:	4b15      	ldr	r3, [pc, #84]	; (8003b9c <MX_TIM4_Init+0x94>)
 8003b48:	2280      	movs	r2, #128	; 0x80
 8003b4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003b4c:	4813      	ldr	r0, [pc, #76]	; (8003b9c <MX_TIM4_Init+0x94>)
 8003b4e:	f008 fc85 	bl	800c45c <HAL_TIM_Base_Init>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d001      	beq.n	8003b5c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8003b58:	f001 f8e8 	bl	8004d2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003b5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b60:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003b62:	f107 0310 	add.w	r3, r7, #16
 8003b66:	4619      	mov	r1, r3
 8003b68:	480c      	ldr	r0, [pc, #48]	; (8003b9c <MX_TIM4_Init+0x94>)
 8003b6a:	f008 fe8d 	bl	800c888 <HAL_TIM_ConfigClockSource>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d001      	beq.n	8003b78 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8003b74:	f001 f8da 	bl	8004d2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003b80:	1d3b      	adds	r3, r7, #4
 8003b82:	4619      	mov	r1, r3
 8003b84:	4805      	ldr	r0, [pc, #20]	; (8003b9c <MX_TIM4_Init+0x94>)
 8003b86:	f009 f8a5 	bl	800ccd4 <HAL_TIMEx_MasterConfigSynchronization>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d001      	beq.n	8003b94 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8003b90:	f001 f8cc 	bl	8004d2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003b94:	bf00      	nop
 8003b96:	3720      	adds	r7, #32
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	20000ae8 	.word	0x20000ae8
 8003ba0:	40000800 	.word	0x40000800

08003ba4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003ba8:	4b14      	ldr	r3, [pc, #80]	; (8003bfc <MX_USART2_UART_Init+0x58>)
 8003baa:	4a15      	ldr	r2, [pc, #84]	; (8003c00 <MX_USART2_UART_Init+0x5c>)
 8003bac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 8003bae:	4b13      	ldr	r3, [pc, #76]	; (8003bfc <MX_USART2_UART_Init+0x58>)
 8003bb0:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8003bb4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003bb6:	4b11      	ldr	r3, [pc, #68]	; (8003bfc <MX_USART2_UART_Init+0x58>)
 8003bb8:	2200      	movs	r2, #0
 8003bba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003bbc:	4b0f      	ldr	r3, [pc, #60]	; (8003bfc <MX_USART2_UART_Init+0x58>)
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003bc2:	4b0e      	ldr	r3, [pc, #56]	; (8003bfc <MX_USART2_UART_Init+0x58>)
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003bc8:	4b0c      	ldr	r3, [pc, #48]	; (8003bfc <MX_USART2_UART_Init+0x58>)
 8003bca:	220c      	movs	r2, #12
 8003bcc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003bce:	4b0b      	ldr	r3, [pc, #44]	; (8003bfc <MX_USART2_UART_Init+0x58>)
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003bd4:	4b09      	ldr	r3, [pc, #36]	; (8003bfc <MX_USART2_UART_Init+0x58>)
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003bda:	4b08      	ldr	r3, [pc, #32]	; (8003bfc <MX_USART2_UART_Init+0x58>)
 8003bdc:	2200      	movs	r2, #0
 8003bde:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003be0:	4b06      	ldr	r3, [pc, #24]	; (8003bfc <MX_USART2_UART_Init+0x58>)
 8003be2:	2200      	movs	r2, #0
 8003be4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003be6:	4805      	ldr	r0, [pc, #20]	; (8003bfc <MX_USART2_UART_Init+0x58>)
 8003be8:	f009 f91a 	bl	800ce20 <HAL_UART_Init>
 8003bec:	4603      	mov	r3, r0
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d001      	beq.n	8003bf6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003bf2:	f001 f89b 	bl	8004d2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003bf6:	bf00      	nop
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	bf00      	nop
 8003bfc:	20000b34 	.word	0x20000b34
 8003c00:	40004400 	.word	0x40004400

08003c04 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b082      	sub	sp, #8
 8003c08:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003c0a:	4b26      	ldr	r3, [pc, #152]	; (8003ca4 <MX_DMA_Init+0xa0>)
 8003c0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c0e:	4a25      	ldr	r2, [pc, #148]	; (8003ca4 <MX_DMA_Init+0xa0>)
 8003c10:	f043 0301 	orr.w	r3, r3, #1
 8003c14:	6493      	str	r3, [r2, #72]	; 0x48
 8003c16:	4b23      	ldr	r3, [pc, #140]	; (8003ca4 <MX_DMA_Init+0xa0>)
 8003c18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c1a:	f003 0301 	and.w	r3, r3, #1
 8003c1e:	607b      	str	r3, [r7, #4]
 8003c20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003c22:	4b20      	ldr	r3, [pc, #128]	; (8003ca4 <MX_DMA_Init+0xa0>)
 8003c24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c26:	4a1f      	ldr	r2, [pc, #124]	; (8003ca4 <MX_DMA_Init+0xa0>)
 8003c28:	f043 0302 	orr.w	r3, r3, #2
 8003c2c:	6493      	str	r3, [r2, #72]	; 0x48
 8003c2e:	4b1d      	ldr	r3, [pc, #116]	; (8003ca4 <MX_DMA_Init+0xa0>)
 8003c30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c32:	f003 0302 	and.w	r3, r3, #2
 8003c36:	603b      	str	r3, [r7, #0]
 8003c38:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	2100      	movs	r1, #0
 8003c3e:	200d      	movs	r0, #13
 8003c40:	f003 f879 	bl	8006d36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8003c44:	200d      	movs	r0, #13
 8003c46:	f003 f892 	bl	8006d6e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	2100      	movs	r1, #0
 8003c4e:	200e      	movs	r0, #14
 8003c50:	f003 f871 	bl	8006d36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8003c54:	200e      	movs	r0, #14
 8003c56:	f003 f88a 	bl	8006d6e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	2100      	movs	r1, #0
 8003c5e:	200f      	movs	r0, #15
 8003c60:	f003 f869 	bl	8006d36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8003c64:	200f      	movs	r0, #15
 8003c66:	f003 f882 	bl	8006d6e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	2100      	movs	r1, #0
 8003c6e:	2010      	movs	r0, #16
 8003c70:	f003 f861 	bl	8006d36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8003c74:	2010      	movs	r0, #16
 8003c76:	f003 f87a 	bl	8006d6e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 3, 0);
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	2103      	movs	r1, #3
 8003c7e:	2011      	movs	r0, #17
 8003c80:	f003 f859 	bl	8006d36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8003c84:	2011      	movs	r0, #17
 8003c86:	f003 f872 	bl	8006d6e <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel6_IRQn, 0, 0);
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	2100      	movs	r1, #0
 8003c8e:	2044      	movs	r0, #68	; 0x44
 8003c90:	f003 f851 	bl	8006d36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel6_IRQn);
 8003c94:	2044      	movs	r0, #68	; 0x44
 8003c96:	f003 f86a 	bl	8006d6e <HAL_NVIC_EnableIRQ>

}
 8003c9a:	bf00      	nop
 8003c9c:	3708      	adds	r7, #8
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	40021000 	.word	0x40021000

08003ca8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b08a      	sub	sp, #40	; 0x28
 8003cac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cae:	f107 0314 	add.w	r3, r7, #20
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	601a      	str	r2, [r3, #0]
 8003cb6:	605a      	str	r2, [r3, #4]
 8003cb8:	609a      	str	r2, [r3, #8]
 8003cba:	60da      	str	r2, [r3, #12]
 8003cbc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cbe:	4b6f      	ldr	r3, [pc, #444]	; (8003e7c <MX_GPIO_Init+0x1d4>)
 8003cc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cc2:	4a6e      	ldr	r2, [pc, #440]	; (8003e7c <MX_GPIO_Init+0x1d4>)
 8003cc4:	f043 0304 	orr.w	r3, r3, #4
 8003cc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003cca:	4b6c      	ldr	r3, [pc, #432]	; (8003e7c <MX_GPIO_Init+0x1d4>)
 8003ccc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cce:	f003 0304 	and.w	r3, r3, #4
 8003cd2:	613b      	str	r3, [r7, #16]
 8003cd4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003cd6:	4b69      	ldr	r3, [pc, #420]	; (8003e7c <MX_GPIO_Init+0x1d4>)
 8003cd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cda:	4a68      	ldr	r2, [pc, #416]	; (8003e7c <MX_GPIO_Init+0x1d4>)
 8003cdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ce0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ce2:	4b66      	ldr	r3, [pc, #408]	; (8003e7c <MX_GPIO_Init+0x1d4>)
 8003ce4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ce6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cea:	60fb      	str	r3, [r7, #12]
 8003cec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cee:	4b63      	ldr	r3, [pc, #396]	; (8003e7c <MX_GPIO_Init+0x1d4>)
 8003cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cf2:	4a62      	ldr	r2, [pc, #392]	; (8003e7c <MX_GPIO_Init+0x1d4>)
 8003cf4:	f043 0301 	orr.w	r3, r3, #1
 8003cf8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003cfa:	4b60      	ldr	r3, [pc, #384]	; (8003e7c <MX_GPIO_Init+0x1d4>)
 8003cfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cfe:	f003 0301 	and.w	r3, r3, #1
 8003d02:	60bb      	str	r3, [r7, #8]
 8003d04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d06:	4b5d      	ldr	r3, [pc, #372]	; (8003e7c <MX_GPIO_Init+0x1d4>)
 8003d08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d0a:	4a5c      	ldr	r2, [pc, #368]	; (8003e7c <MX_GPIO_Init+0x1d4>)
 8003d0c:	f043 0302 	orr.w	r3, r3, #2
 8003d10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003d12:	4b5a      	ldr	r3, [pc, #360]	; (8003e7c <MX_GPIO_Init+0x1d4>)
 8003d14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d16:	f003 0302 	and.w	r3, r3, #2
 8003d1a:	607b      	str	r3, [r7, #4]
 8003d1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d1e:	4b57      	ldr	r3, [pc, #348]	; (8003e7c <MX_GPIO_Init+0x1d4>)
 8003d20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d22:	4a56      	ldr	r2, [pc, #344]	; (8003e7c <MX_GPIO_Init+0x1d4>)
 8003d24:	f043 0308 	orr.w	r3, r3, #8
 8003d28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003d2a:	4b54      	ldr	r3, [pc, #336]	; (8003e7c <MX_GPIO_Init+0x1d4>)
 8003d2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d2e:	f003 0308 	and.w	r3, r3, #8
 8003d32:	603b      	str	r3, [r7, #0]
 8003d34:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TIK_LED_Pin|ERR_LED_Pin, GPIO_PIN_RESET);
 8003d36:	2200      	movs	r2, #0
 8003d38:	2109      	movs	r1, #9
 8003d3a:	4851      	ldr	r0, [pc, #324]	; (8003e80 <MX_GPIO_Init+0x1d8>)
 8003d3c:	f003 fc86 	bl	800764c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8003d40:	2201      	movs	r2, #1
 8003d42:	2110      	movs	r1, #16
 8003d44:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003d48:	f003 fc80 	bl	800764c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin|SPI1_DC_Pin, GPIO_PIN_SET);
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	f44f 5181 	mov.w	r1, #4128	; 0x1020
 8003d52:	484c      	ldr	r0, [pc, #304]	; (8003e84 <MX_GPIO_Init+0x1dc>)
 8003d54:	f003 fc7a 	bl	800764c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 8003d58:	2201      	movs	r2, #1
 8003d5a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003d5e:	4848      	ldr	r0, [pc, #288]	; (8003e80 <MX_GPIO_Init+0x1d8>)
 8003d60:	f003 fc74 	bl	800764c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_RST_GPIO_Port, SPI1_RST_Pin, GPIO_PIN_SET);
 8003d64:	2201      	movs	r2, #1
 8003d66:	2104      	movs	r1, #4
 8003d68:	4847      	ldr	r0, [pc, #284]	; (8003e88 <MX_GPIO_Init+0x1e0>)
 8003d6a:	f003 fc6f 	bl	800764c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TIK_LED_Pin */
  GPIO_InitStruct.Pin = TIK_LED_Pin;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d72:	2301      	movs	r3, #1
 8003d74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003d76:	2302      	movs	r3, #2
 8003d78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TIK_LED_GPIO_Port, &GPIO_InitStruct);
 8003d7e:	f107 0314 	add.w	r3, r7, #20
 8003d82:	4619      	mov	r1, r3
 8003d84:	483e      	ldr	r0, [pc, #248]	; (8003e80 <MX_GPIO_Init+0x1d8>)
 8003d86:	f003 fa9f 	bl	80072c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY0_Pin KEY1_Pin */
  GPIO_InitStruct.Pin = KEY0_Pin|KEY1_Pin;
 8003d8a:	2306      	movs	r3, #6
 8003d8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003d8e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003d92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003d94:	2301      	movs	r3, #1
 8003d96:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d98:	f107 0314 	add.w	r3, r7, #20
 8003d9c:	4619      	mov	r1, r3
 8003d9e:	4838      	ldr	r0, [pc, #224]	; (8003e80 <MX_GPIO_Init+0x1d8>)
 8003da0:	f003 fa92 	bl	80072c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ERR_LED_Pin */
  GPIO_InitStruct.Pin = ERR_LED_Pin;
 8003da4:	2308      	movs	r3, #8
 8003da6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003da8:	2301      	movs	r3, #1
 8003daa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dac:	2300      	movs	r3, #0
 8003dae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003db0:	2301      	movs	r3, #1
 8003db2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ERR_LED_GPIO_Port, &GPIO_InitStruct);
 8003db4:	f107 0314 	add.w	r3, r7, #20
 8003db8:	4619      	mov	r1, r3
 8003dba:	4831      	ldr	r0, [pc, #196]	; (8003e80 <MX_GPIO_Init+0x1d8>)
 8003dbc:	f003 fa84 	bl	80072c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8003dc0:	2310      	movs	r3, #16
 8003dc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003dcc:	2302      	movs	r3, #2
 8003dce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8003dd0:	f107 0314 	add.w	r3, r7, #20
 8003dd4:	4619      	mov	r1, r3
 8003dd6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003dda:	f003 fa75 	bl	80072c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8003dde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003de2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003de4:	2301      	movs	r3, #1
 8003de6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003de8:	2301      	movs	r3, #1
 8003dea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003dec:	2302      	movs	r3, #2
 8003dee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8003df0:	f107 0314 	add.w	r3, r7, #20
 8003df4:	4619      	mov	r1, r3
 8003df6:	4823      	ldr	r0, [pc, #140]	; (8003e84 <MX_GPIO_Init+0x1dc>)
 8003df8:	f003 fa66 	bl	80072c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GREEN_LED_Pin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin;
 8003dfc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e02:	2301      	movs	r3, #1
 8003e04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e06:	2301      	movs	r3, #1
 8003e08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 8003e0e:	f107 0314 	add.w	r3, r7, #20
 8003e12:	4619      	mov	r1, r3
 8003e14:	481a      	ldr	r0, [pc, #104]	; (8003e80 <MX_GPIO_Init+0x1d8>)
 8003e16:	f003 fa57 	bl	80072c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_RST_Pin */
  GPIO_InitStruct.Pin = SPI1_RST_Pin;
 8003e1a:	2304      	movs	r3, #4
 8003e1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e22:	2301      	movs	r3, #1
 8003e24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e26:	2302      	movs	r3, #2
 8003e28:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_RST_GPIO_Port, &GPIO_InitStruct);
 8003e2a:	f107 0314 	add.w	r3, r7, #20
 8003e2e:	4619      	mov	r1, r3
 8003e30:	4815      	ldr	r0, [pc, #84]	; (8003e88 <MX_GPIO_Init+0x1e0>)
 8003e32:	f003 fa49 	bl	80072c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_DC_Pin */
  GPIO_InitStruct.Pin = SPI1_DC_Pin;
 8003e36:	2320      	movs	r3, #32
 8003e38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e42:	2302      	movs	r3, #2
 8003e44:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_DC_GPIO_Port, &GPIO_InitStruct);
 8003e46:	f107 0314 	add.w	r3, r7, #20
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	480d      	ldr	r0, [pc, #52]	; (8003e84 <MX_GPIO_Init+0x1dc>)
 8003e4e:	f003 fa3b 	bl	80072c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8003e52:	2200      	movs	r2, #0
 8003e54:	2100      	movs	r1, #0
 8003e56:	2007      	movs	r0, #7
 8003e58:	f002 ff6d 	bl	8006d36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8003e5c:	2007      	movs	r0, #7
 8003e5e:	f002 ff86 	bl	8006d6e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8003e62:	2200      	movs	r2, #0
 8003e64:	2100      	movs	r1, #0
 8003e66:	2008      	movs	r0, #8
 8003e68:	f002 ff65 	bl	8006d36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8003e6c:	2008      	movs	r0, #8
 8003e6e:	f002 ff7e 	bl	8006d6e <HAL_NVIC_EnableIRQ>

}
 8003e72:	bf00      	nop
 8003e74:	3728      	adds	r7, #40	; 0x28
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	40021000 	.word	0x40021000
 8003e80:	48000800 	.word	0x48000800
 8003e84:	48000400 	.word	0x48000400
 8003e88:	48000c00 	.word	0x48000c00

08003e8c <hexToBin>:

//-------------------------------------------------------------------------------------------
//           hex-  
//
uint8_t hexToBin(char *sc)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b085      	sub	sp, #20
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
char st = 0, ml = 0;
 8003e94:	2300      	movs	r3, #0
 8003e96:	73fb      	strb	r3, [r7, #15]
 8003e98:	2300      	movs	r3, #0
 8003e9a:	73bb      	strb	r3, [r7, #14]

	if ((sc[0] >= '0') && (sc[0] <= '9')) st = (sc[0] - 0x30);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	781b      	ldrb	r3, [r3, #0]
 8003ea0:	2b2f      	cmp	r3, #47	; 0x2f
 8003ea2:	d908      	bls.n	8003eb6 <hexToBin+0x2a>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	2b39      	cmp	r3, #57	; 0x39
 8003eaa:	d804      	bhi.n	8003eb6 <hexToBin+0x2a>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	3b30      	subs	r3, #48	; 0x30
 8003eb2:	73fb      	strb	r3, [r7, #15]
 8003eb4:	e018      	b.n	8003ee8 <hexToBin+0x5c>
	else
	if ((sc[0] >= 'A') && (sc[0] <= 'F')) st = (sc[0] - 0x37);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	781b      	ldrb	r3, [r3, #0]
 8003eba:	2b40      	cmp	r3, #64	; 0x40
 8003ebc:	d908      	bls.n	8003ed0 <hexToBin+0x44>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	781b      	ldrb	r3, [r3, #0]
 8003ec2:	2b46      	cmp	r3, #70	; 0x46
 8003ec4:	d804      	bhi.n	8003ed0 <hexToBin+0x44>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	781b      	ldrb	r3, [r3, #0]
 8003eca:	3b37      	subs	r3, #55	; 0x37
 8003ecc:	73fb      	strb	r3, [r7, #15]
 8003ece:	e00b      	b.n	8003ee8 <hexToBin+0x5c>
	else
	if ((sc[0] >= 'a') && (sc[0] <= 'f')) st = (sc[0] - 0x57);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	781b      	ldrb	r3, [r3, #0]
 8003ed4:	2b60      	cmp	r3, #96	; 0x60
 8003ed6:	d907      	bls.n	8003ee8 <hexToBin+0x5c>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	781b      	ldrb	r3, [r3, #0]
 8003edc:	2b66      	cmp	r3, #102	; 0x66
 8003ede:	d803      	bhi.n	8003ee8 <hexToBin+0x5c>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	781b      	ldrb	r3, [r3, #0]
 8003ee4:	3b57      	subs	r3, #87	; 0x57
 8003ee6:	73fb      	strb	r3, [r7, #15]

	if ((sc[1] >= '0') && (sc[1] <= '9')) ml = (sc[1] - 0x30);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	3301      	adds	r3, #1
 8003eec:	781b      	ldrb	r3, [r3, #0]
 8003eee:	2b2f      	cmp	r3, #47	; 0x2f
 8003ef0:	d90a      	bls.n	8003f08 <hexToBin+0x7c>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	3301      	adds	r3, #1
 8003ef6:	781b      	ldrb	r3, [r3, #0]
 8003ef8:	2b39      	cmp	r3, #57	; 0x39
 8003efa:	d805      	bhi.n	8003f08 <hexToBin+0x7c>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	3301      	adds	r3, #1
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	3b30      	subs	r3, #48	; 0x30
 8003f04:	73bb      	strb	r3, [r7, #14]
 8003f06:	e01e      	b.n	8003f46 <hexToBin+0xba>
	else
	if ((sc[1] >= 'A') && (sc[1] <= 'F')) ml = (sc[1] - 0x37);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	3301      	adds	r3, #1
 8003f0c:	781b      	ldrb	r3, [r3, #0]
 8003f0e:	2b40      	cmp	r3, #64	; 0x40
 8003f10:	d90a      	bls.n	8003f28 <hexToBin+0x9c>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	3301      	adds	r3, #1
 8003f16:	781b      	ldrb	r3, [r3, #0]
 8003f18:	2b46      	cmp	r3, #70	; 0x46
 8003f1a:	d805      	bhi.n	8003f28 <hexToBin+0x9c>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	3301      	adds	r3, #1
 8003f20:	781b      	ldrb	r3, [r3, #0]
 8003f22:	3b37      	subs	r3, #55	; 0x37
 8003f24:	73bb      	strb	r3, [r7, #14]
 8003f26:	e00e      	b.n	8003f46 <hexToBin+0xba>
	else
	if ((sc[1] >= 'a') && (sc[1] <= 'f')) ml = (sc[1] - 0x57);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	3301      	adds	r3, #1
 8003f2c:	781b      	ldrb	r3, [r3, #0]
 8003f2e:	2b60      	cmp	r3, #96	; 0x60
 8003f30:	d909      	bls.n	8003f46 <hexToBin+0xba>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	3301      	adds	r3, #1
 8003f36:	781b      	ldrb	r3, [r3, #0]
 8003f38:	2b66      	cmp	r3, #102	; 0x66
 8003f3a:	d804      	bhi.n	8003f46 <hexToBin+0xba>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	3301      	adds	r3, #1
 8003f40:	781b      	ldrb	r3, [r3, #0]
 8003f42:	3b57      	subs	r3, #87	; 0x57
 8003f44:	73bb      	strb	r3, [r7, #14]

	return ((st << 4) | (ml & 0x0f));
 8003f46:	7bfb      	ldrb	r3, [r7, #15]
 8003f48:	011b      	lsls	r3, r3, #4
 8003f4a:	b25a      	sxtb	r2, r3
 8003f4c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003f50:	f003 030f 	and.w	r3, r3, #15
 8003f54:	b25b      	sxtb	r3, r3
 8003f56:	4313      	orrs	r3, r2
 8003f58:	b25b      	sxtb	r3, r3
 8003f5a:	b2db      	uxtb	r3, r3

}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	3714      	adds	r7, #20
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr

08003f68 <getEvtCount>:


#ifdef SET_FIFO_MODE
//-------------------------------------------------------------------------------------------
uint8_t getEvtCount()
{
 8003f68:	b480      	push	{r7}
 8003f6a:	af00      	add	r7, sp, #0
	return cnt_evt;
 8003f6c:	4b03      	ldr	r3, [pc, #12]	; (8003f7c <getEvtCount+0x14>)
 8003f6e:	781b      	ldrb	r3, [r3, #0]
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	46bd      	mov	sp, r7
 8003f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f78:	4770      	bx	lr
 8003f7a:	bf00      	nop
 8003f7c:	2000189a 	.word	0x2000189a

08003f80 <putEvt>:
//-------------------------------------------------------------------------------------------
void putEvt(int evt)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b082      	sub	sp, #8
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]

	//while (lock_fifo);
	//lock_fifo = true;

	if (cnt_evt > (MAX_FIFO_SIZE - 3)) {
 8003f88:	4b30      	ldr	r3, [pc, #192]	; (800404c <putEvt+0xcc>)
 8003f8a:	781b      	ldrb	r3, [r3, #0]
 8003f8c:	2b3d      	cmp	r3, #61	; 0x3d
 8003f8e:	d907      	bls.n	8003fa0 <putEvt+0x20>
		devError |= devFIFO;
 8003f90:	4b2f      	ldr	r3, [pc, #188]	; (8004050 <putEvt+0xd0>)
 8003f92:	881b      	ldrh	r3, [r3, #0]
 8003f94:	f043 0310 	orr.w	r3, r3, #16
 8003f98:	b29a      	uxth	r2, r3
 8003f9a:	4b2d      	ldr	r3, [pc, #180]	; (8004050 <putEvt+0xd0>)
 8003f9c:	801a      	strh	r2, [r3, #0]
		//lock_fifo = false;
		return;
 8003f9e:	e051      	b.n	8004044 <putEvt+0xc4>
	}

	HAL_NVIC_DisableIRQ(USART2_IRQn);
 8003fa0:	2026      	movs	r0, #38	; 0x26
 8003fa2:	f002 fef2 	bl	8006d8a <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(TIM4_IRQn);
 8003fa6:	201e      	movs	r0, #30
 8003fa8:	f002 feef 	bl	8006d8a <HAL_NVIC_DisableIRQ>

	if (cnt_evt >= MAX_FIFO_SIZE) {
 8003fac:	4b27      	ldr	r3, [pc, #156]	; (800404c <putEvt+0xcc>)
 8003fae:	781b      	ldrb	r3, [r3, #0]
 8003fb0:	2b3f      	cmp	r3, #63	; 0x3f
 8003fb2:	d906      	bls.n	8003fc2 <putEvt+0x42>
			wr_evt_err++;
 8003fb4:	4b27      	ldr	r3, [pc, #156]	; (8004054 <putEvt+0xd4>)
 8003fb6:	781b      	ldrb	r3, [r3, #0]
 8003fb8:	3301      	adds	r3, #1
 8003fba:	b2da      	uxtb	r2, r3
 8003fbc:	4b25      	ldr	r3, [pc, #148]	; (8004054 <putEvt+0xd4>)
 8003fbe:	701a      	strb	r2, [r3, #0]
 8003fc0:	e027      	b.n	8004012 <putEvt+0x92>
		} else {
			evt_fifo[wr_evt_adr] = evt;
 8003fc2:	4b25      	ldr	r3, [pc, #148]	; (8004058 <putEvt+0xd8>)
 8003fc4:	781b      	ldrb	r3, [r3, #0]
 8003fc6:	4619      	mov	r1, r3
 8003fc8:	4a24      	ldr	r2, [pc, #144]	; (800405c <putEvt+0xdc>)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
			cnt_evt++;
 8003fd0:	4b1e      	ldr	r3, [pc, #120]	; (800404c <putEvt+0xcc>)
 8003fd2:	781b      	ldrb	r3, [r3, #0]
 8003fd4:	3301      	adds	r3, #1
 8003fd6:	b2da      	uxtb	r2, r3
 8003fd8:	4b1c      	ldr	r3, [pc, #112]	; (800404c <putEvt+0xcc>)
 8003fda:	701a      	strb	r2, [r3, #0]
			if (wr_evt_adr < (MAX_FIFO_SIZE - 1) ) {
 8003fdc:	4b1e      	ldr	r3, [pc, #120]	; (8004058 <putEvt+0xd8>)
 8003fde:	781b      	ldrb	r3, [r3, #0]
 8003fe0:	2b3e      	cmp	r3, #62	; 0x3e
 8003fe2:	d806      	bhi.n	8003ff2 <putEvt+0x72>
				wr_evt_adr++;
 8003fe4:	4b1c      	ldr	r3, [pc, #112]	; (8004058 <putEvt+0xd8>)
 8003fe6:	781b      	ldrb	r3, [r3, #0]
 8003fe8:	3301      	adds	r3, #1
 8003fea:	b2da      	uxtb	r2, r3
 8003fec:	4b1a      	ldr	r3, [pc, #104]	; (8004058 <putEvt+0xd8>)
 8003fee:	701a      	strb	r2, [r3, #0]
 8003ff0:	e002      	b.n	8003ff8 <putEvt+0x78>
			} else  {
				wr_evt_adr = 0;
 8003ff2:	4b19      	ldr	r3, [pc, #100]	; (8004058 <putEvt+0xd8>)
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	701a      	strb	r2, [r3, #0]
			}
			wr_evt_err = 0;
 8003ff8:	4b16      	ldr	r3, [pc, #88]	; (8004054 <putEvt+0xd4>)
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	701a      	strb	r2, [r3, #0]
			if (cnt_evt > max_evt) max_evt = cnt_evt;
 8003ffe:	4b13      	ldr	r3, [pc, #76]	; (800404c <putEvt+0xcc>)
 8004000:	781a      	ldrb	r2, [r3, #0]
 8004002:	4b17      	ldr	r3, [pc, #92]	; (8004060 <putEvt+0xe0>)
 8004004:	781b      	ldrb	r3, [r3, #0]
 8004006:	429a      	cmp	r2, r3
 8004008:	d903      	bls.n	8004012 <putEvt+0x92>
 800400a:	4b10      	ldr	r3, [pc, #64]	; (800404c <putEvt+0xcc>)
 800400c:	781a      	ldrb	r2, [r3, #0]
 800400e:	4b14      	ldr	r3, [pc, #80]	; (8004060 <putEvt+0xe0>)
 8004010:	701a      	strb	r2, [r3, #0]
		}

		if (wr_evt_err) devError |= devFIFO;
 8004012:	4b10      	ldr	r3, [pc, #64]	; (8004054 <putEvt+0xd4>)
 8004014:	781b      	ldrb	r3, [r3, #0]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d007      	beq.n	800402a <putEvt+0xaa>
 800401a:	4b0d      	ldr	r3, [pc, #52]	; (8004050 <putEvt+0xd0>)
 800401c:	881b      	ldrh	r3, [r3, #0]
 800401e:	f043 0310 	orr.w	r3, r3, #16
 8004022:	b29a      	uxth	r2, r3
 8004024:	4b0a      	ldr	r3, [pc, #40]	; (8004050 <putEvt+0xd0>)
 8004026:	801a      	strh	r2, [r3, #0]
 8004028:	e006      	b.n	8004038 <putEvt+0xb8>
				   else devError &= ~devFIFO;
 800402a:	4b09      	ldr	r3, [pc, #36]	; (8004050 <putEvt+0xd0>)
 800402c:	881b      	ldrh	r3, [r3, #0]
 800402e:	f023 0310 	bic.w	r3, r3, #16
 8004032:	b29a      	uxth	r2, r3
 8004034:	4b06      	ldr	r3, [pc, #24]	; (8004050 <putEvt+0xd0>)
 8004036:	801a      	strh	r2, [r3, #0]

		HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004038:	201e      	movs	r0, #30
 800403a:	f002 fe98 	bl	8006d6e <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(USART2_IRQn);
 800403e:	2026      	movs	r0, #38	; 0x26
 8004040:	f002 fe95 	bl	8006d6e <HAL_NVIC_EnableIRQ>

		//lock_fifo = false;
}
 8004044:	3708      	adds	r7, #8
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	2000189a 	.word	0x2000189a
 8004050:	20001480 	.word	0x20001480
 8004054:	20001899 	.word	0x20001899
 8004058:	20001898 	.word	0x20001898
 800405c:	200000bc 	.word	0x200000bc
 8004060:	2000189b 	.word	0x2000189b

08004064 <getEvt>:
//-------------------------------------------------------------------------------------------
int getEvt()
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b082      	sub	sp, #8
 8004068:	af00      	add	r7, sp, #0
int ret = evt_None;
 800406a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800406e:	607b      	str	r3, [r7, #4]

	//while (lock_fifo);
	//lock_fifo = true;

	HAL_NVIC_DisableIRQ(USART2_IRQn);
 8004070:	2026      	movs	r0, #38	; 0x26
 8004072:	f002 fe8a 	bl	8006d8a <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(TIM4_IRQn);
 8004076:	201e      	movs	r0, #30
 8004078:	f002 fe87 	bl	8006d8a <HAL_NVIC_DisableIRQ>
	if (cnt_evt) {
 800407c:	4b16      	ldr	r3, [pc, #88]	; (80040d8 <getEvt+0x74>)
 800407e:	781b      	ldrb	r3, [r3, #0]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d01e      	beq.n	80040c2 <getEvt+0x5e>
		ret = evt_fifo[rd_evt_adr];
 8004084:	4b15      	ldr	r3, [pc, #84]	; (80040dc <getEvt+0x78>)
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	461a      	mov	r2, r3
 800408a:	4b15      	ldr	r3, [pc, #84]	; (80040e0 <getEvt+0x7c>)
 800408c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004090:	607b      	str	r3, [r7, #4]
		if (cnt_evt) cnt_evt--;
 8004092:	4b11      	ldr	r3, [pc, #68]	; (80040d8 <getEvt+0x74>)
 8004094:	781b      	ldrb	r3, [r3, #0]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d005      	beq.n	80040a6 <getEvt+0x42>
 800409a:	4b0f      	ldr	r3, [pc, #60]	; (80040d8 <getEvt+0x74>)
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	3b01      	subs	r3, #1
 80040a0:	b2da      	uxtb	r2, r3
 80040a2:	4b0d      	ldr	r3, [pc, #52]	; (80040d8 <getEvt+0x74>)
 80040a4:	701a      	strb	r2, [r3, #0]
		if (rd_evt_adr < (MAX_FIFO_SIZE - 1) ) {
 80040a6:	4b0d      	ldr	r3, [pc, #52]	; (80040dc <getEvt+0x78>)
 80040a8:	781b      	ldrb	r3, [r3, #0]
 80040aa:	2b3e      	cmp	r3, #62	; 0x3e
 80040ac:	d806      	bhi.n	80040bc <getEvt+0x58>
			rd_evt_adr++;
 80040ae:	4b0b      	ldr	r3, [pc, #44]	; (80040dc <getEvt+0x78>)
 80040b0:	781b      	ldrb	r3, [r3, #0]
 80040b2:	3301      	adds	r3, #1
 80040b4:	b2da      	uxtb	r2, r3
 80040b6:	4b09      	ldr	r3, [pc, #36]	; (80040dc <getEvt+0x78>)
 80040b8:	701a      	strb	r2, [r3, #0]
 80040ba:	e002      	b.n	80040c2 <getEvt+0x5e>
		} else {
			rd_evt_adr = 0;
 80040bc:	4b07      	ldr	r3, [pc, #28]	; (80040dc <getEvt+0x78>)
 80040be:	2200      	movs	r2, #0
 80040c0:	701a      	strb	r2, [r3, #0]
		}
	}

	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80040c2:	201e      	movs	r0, #30
 80040c4:	f002 fe53 	bl	8006d6e <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 80040c8:	2026      	movs	r0, #38	; 0x26
 80040ca:	f002 fe50 	bl	8006d6e <HAL_NVIC_EnableIRQ>

	//lock_fifo = false;

	return ret;
 80040ce:	687b      	ldr	r3, [r7, #4]
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	3708      	adds	r7, #8
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd80      	pop	{r7, pc}
 80040d8:	2000189a 	.word	0x2000189a
 80040dc:	20001897 	.word	0x20001897
 80040e0:	200000bc 	.word	0x200000bc

080040e4 <nameStation>:
//-------------------------------------------------------------------------------------------
#ifdef SET_DISPLAY

//-------------------------------------------------------------------------------------------
const char *nameStation(float fr)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b085      	sub	sp, #20
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	ed87 0a01 	vstr	s0, [r7, #4]
int8_t ik = -1;
 80040ee:	23ff      	movs	r3, #255	; 0xff
 80040f0:	73fb      	strb	r3, [r7, #15]

	for (int8_t i = 0; i < MAX_LIST; i++) {
 80040f2:	2300      	movs	r3, #0
 80040f4:	73bb      	strb	r3, [r7, #14]
 80040f6:	e016      	b.n	8004126 <nameStation+0x42>
		if (list[i].freq == fr) {
 80040f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80040fc:	4a16      	ldr	r2, [pc, #88]	; (8004158 <nameStation+0x74>)
 80040fe:	015b      	lsls	r3, r3, #5
 8004100:	4413      	add	r3, r2
 8004102:	edd3 7a00 	vldr	s15, [r3]
 8004106:	ed97 7a01 	vldr	s14, [r7, #4]
 800410a:	eeb4 7a67 	vcmp.f32	s14, s15
 800410e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004112:	d102      	bne.n	800411a <nameStation+0x36>
			ik = i;
 8004114:	7bbb      	ldrb	r3, [r7, #14]
 8004116:	73fb      	strb	r3, [r7, #15]
			break;
 8004118:	e009      	b.n	800412e <nameStation+0x4a>
	for (int8_t i = 0; i < MAX_LIST; i++) {
 800411a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800411e:	b2db      	uxtb	r3, r3
 8004120:	3301      	adds	r3, #1
 8004122:	b2db      	uxtb	r3, r3
 8004124:	73bb      	strb	r3, [r7, #14]
 8004126:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800412a:	2b17      	cmp	r3, #23
 800412c:	dde4      	ble.n	80040f8 <nameStation+0x14>
		}
	}

	if (ik != -1) return list[ik].name;
 800412e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004132:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004136:	d006      	beq.n	8004146 <nameStation+0x62>
 8004138:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800413c:	015b      	lsls	r3, r3, #5
 800413e:	4a06      	ldr	r2, [pc, #24]	; (8004158 <nameStation+0x74>)
 8004140:	4413      	add	r3, r2
 8004142:	3304      	adds	r3, #4
 8004144:	e001      	b.n	800414a <nameStation+0x66>
			 else return noneStation;
 8004146:	4b05      	ldr	r3, [pc, #20]	; (800415c <nameStation+0x78>)
 8004148:	681b      	ldr	r3, [r3, #0]
}
 800414a:	4618      	mov	r0, r3
 800414c:	3714      	adds	r7, #20
 800414e:	46bd      	mov	sp, r7
 8004150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004154:	4770      	bx	lr
 8004156:	bf00      	nop
 8004158:	20003d0c 	.word	0x20003d0c
 800415c:	200001e8 	.word	0x200001e8

08004160 <getNextList>:
//-------------------------------------------------------------------------------------------
float getNextList(float fr)
{
 8004160:	b480      	push	{r7}
 8004162:	b085      	sub	sp, #20
 8004164:	af00      	add	r7, sp, #0
 8004166:	ed87 0a01 	vstr	s0, [r7, #4]
float ret = fr;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	60bb      	str	r3, [r7, #8]
int8_t ik = -1;
 800416e:	23ff      	movs	r3, #255	; 0xff
 8004170:	73fb      	strb	r3, [r7, #15]

	for (int8_t i = 0; i < MAX_LIST; i++) {
 8004172:	2300      	movs	r3, #0
 8004174:	73bb      	strb	r3, [r7, #14]
 8004176:	e016      	b.n	80041a6 <getNextList+0x46>
		if (list[i].freq == fr) {
 8004178:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800417c:	4a2f      	ldr	r2, [pc, #188]	; (800423c <getNextList+0xdc>)
 800417e:	015b      	lsls	r3, r3, #5
 8004180:	4413      	add	r3, r2
 8004182:	edd3 7a00 	vldr	s15, [r3]
 8004186:	ed97 7a01 	vldr	s14, [r7, #4]
 800418a:	eeb4 7a67 	vcmp.f32	s14, s15
 800418e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004192:	d102      	bne.n	800419a <getNextList+0x3a>
			ik = i;
 8004194:	7bbb      	ldrb	r3, [r7, #14]
 8004196:	73fb      	strb	r3, [r7, #15]
			break;
 8004198:	e009      	b.n	80041ae <getNextList+0x4e>
	for (int8_t i = 0; i < MAX_LIST; i++) {
 800419a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800419e:	b2db      	uxtb	r3, r3
 80041a0:	3301      	adds	r3, #1
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	73bb      	strb	r3, [r7, #14]
 80041a6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80041aa:	2b17      	cmp	r3, #23
 80041ac:	dde4      	ble.n	8004178 <getNextList+0x18>
		}
	}
	if (ik != -1) {
 80041ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80041b6:	d00a      	beq.n	80041ce <getNextList+0x6e>
		if (++ik == MAX_LIST) ik = 0;
 80041b8:	7bfb      	ldrb	r3, [r7, #15]
 80041ba:	3301      	adds	r3, #1
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	73fb      	strb	r3, [r7, #15]
 80041c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041c4:	2b18      	cmp	r3, #24
 80041c6:	d127      	bne.n	8004218 <getNextList+0xb8>
 80041c8:	2300      	movs	r3, #0
 80041ca:	73fb      	strb	r3, [r7, #15]
 80041cc:	e024      	b.n	8004218 <getNextList+0xb8>
	} else {
		for (int8_t i = 0; i < MAX_LIST; i++) {
 80041ce:	2300      	movs	r3, #0
 80041d0:	737b      	strb	r3, [r7, #13]
 80041d2:	e016      	b.n	8004202 <getNextList+0xa2>
			if (list[i].freq > fr) {
 80041d4:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80041d8:	4a18      	ldr	r2, [pc, #96]	; (800423c <getNextList+0xdc>)
 80041da:	015b      	lsls	r3, r3, #5
 80041dc:	4413      	add	r3, r2
 80041de:	edd3 7a00 	vldr	s15, [r3]
 80041e2:	ed97 7a01 	vldr	s14, [r7, #4]
 80041e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80041ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041ee:	d502      	bpl.n	80041f6 <getNextList+0x96>
				ik = i;
 80041f0:	7b7b      	ldrb	r3, [r7, #13]
 80041f2:	73fb      	strb	r3, [r7, #15]
				break;
 80041f4:	e009      	b.n	800420a <getNextList+0xaa>
		for (int8_t i = 0; i < MAX_LIST; i++) {
 80041f6:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	3301      	adds	r3, #1
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	737b      	strb	r3, [r7, #13]
 8004202:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8004206:	2b17      	cmp	r3, #23
 8004208:	dde4      	ble.n	80041d4 <getNextList+0x74>
			}
		}
		if (ik == -1) ik = 0;
 800420a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800420e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004212:	d101      	bne.n	8004218 <getNextList+0xb8>
 8004214:	2300      	movs	r3, #0
 8004216:	73fb      	strb	r3, [r7, #15]
	}
	ret = list[ik].freq;
 8004218:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800421c:	4a07      	ldr	r2, [pc, #28]	; (800423c <getNextList+0xdc>)
 800421e:	015b      	lsls	r3, r3, #5
 8004220:	4413      	add	r3, r2
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	60bb      	str	r3, [r7, #8]

	return ret;
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	ee07 3a90 	vmov	s15, r3
}
 800422c:	eeb0 0a67 	vmov.f32	s0, s15
 8004230:	3714      	adds	r7, #20
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop
 800423c:	20003d0c 	.word	0x20003d0c

08004240 <showLine>:
//-------------------------------------------------------------------------------------------
void showLine(char *msg, uint16_t lin, int *last_len, bool update)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b08a      	sub	sp, #40	; 0x28
 8004244:	af02      	add	r7, sp, #8
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	607a      	str	r2, [r7, #4]
 800424a:	461a      	mov	r2, r3
 800424c:	460b      	mov	r3, r1
 800424e:	817b      	strh	r3, [r7, #10]
 8004250:	4613      	mov	r3, r2
 8004252:	727b      	strb	r3, [r7, #9]
int il = strlen(msg);
 8004254:	68f8      	ldr	r0, [r7, #12]
 8004256:	f7fb ffbb 	bl	80001d0 <strlen>
 800425a:	4603      	mov	r3, r0
 800425c:	617b      	str	r3, [r7, #20]
int xf = ( (SCREEN_WIDTH - (lfnt->FontWidth * il) ) >> 1);// & 0x7f;
 800425e:	4b2e      	ldr	r3, [pc, #184]	; (8004318 <showLine+0xd8>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	781b      	ldrb	r3, [r3, #0]
 8004264:	461a      	mov	r2, r3
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	fb02 f303 	mul.w	r3, r2, r3
 800426c:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8004270:	105b      	asrs	r3, r3, #1
 8004272:	61fb      	str	r3, [r7, #28]
bool yes = false;
 8004274:	2300      	movs	r3, #0
 8004276:	76fb      	strb	r3, [r7, #27]

	if (*last_len > il) {
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	697a      	ldr	r2, [r7, #20]
 800427e:	429a      	cmp	r2, r3
 8004280:	da0d      	bge.n	800429e <showLine+0x5e>
		ST7565_DrawFilledRectangle(2, lin, SCREEN_WIDTH - 4, lfnt->FontHeight, PIX_OFF);
 8004282:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8004286:	4b24      	ldr	r3, [pc, #144]	; (8004318 <showLine+0xd8>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	785b      	ldrb	r3, [r3, #1]
 800428c:	b21b      	sxth	r3, r3
 800428e:	2200      	movs	r2, #0
 8004290:	9200      	str	r2, [sp, #0]
 8004292:	227c      	movs	r2, #124	; 0x7c
 8004294:	2002      	movs	r0, #2
 8004296:	f7fd fcc2 	bl	8001c1e <ST7565_DrawFilledRectangle>
		yes = true;
 800429a:	2301      	movs	r3, #1
 800429c:	76fb      	strb	r3, [r7, #27]
	}
	*last_len = il;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	697a      	ldr	r2, [r7, #20]
 80042a2:	601a      	str	r2, [r3, #0]
	if (*msg > 0x7f) {
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	781b      	ldrb	r3, [r3, #0]
 80042a8:	b25b      	sxtb	r3, r3
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	da03      	bge.n	80042b6 <showLine+0x76>
		xf += il;
 80042ae:	69fa      	ldr	r2, [r7, #28]
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	4413      	add	r3, r2
 80042b4:	61fb      	str	r3, [r7, #28]
	}
	if (!yes) ST7565_DrawFilledRectangle(2, lin, SCREEN_WIDTH - 4, lfnt->FontHeight, PIX_OFF);
 80042b6:	7efb      	ldrb	r3, [r7, #27]
 80042b8:	f083 0301 	eor.w	r3, r3, #1
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d00b      	beq.n	80042da <showLine+0x9a>
 80042c2:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 80042c6:	4b14      	ldr	r3, [pc, #80]	; (8004318 <showLine+0xd8>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	785b      	ldrb	r3, [r3, #1]
 80042cc:	b21b      	sxth	r3, r3
 80042ce:	2200      	movs	r2, #0
 80042d0:	9200      	str	r2, [sp, #0]
 80042d2:	227c      	movs	r2, #124	; 0x7c
 80042d4:	2002      	movs	r0, #2
 80042d6:	f7fd fca2 	bl	8001c1e <ST7565_DrawFilledRectangle>

	if ((!xf) || (xf > (SCREEN_WIDTH - 4))) xf = 1;
 80042da:	69fb      	ldr	r3, [r7, #28]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d002      	beq.n	80042e6 <showLine+0xa6>
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	2b7c      	cmp	r3, #124	; 0x7c
 80042e4:	dd01      	ble.n	80042ea <showLine+0xaa>
 80042e6:	2301      	movs	r3, #1
 80042e8:	61fb      	str	r3, [r7, #28]
	ST7565_Print(xf, lin, msg, lfnt, 1, PIX_ON);
 80042ea:	69fb      	ldr	r3, [r7, #28]
 80042ec:	b218      	sxth	r0, r3
 80042ee:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 80042f2:	4b09      	ldr	r3, [pc, #36]	; (8004318 <showLine+0xd8>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	2201      	movs	r2, #1
 80042f8:	9201      	str	r2, [sp, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	9200      	str	r2, [sp, #0]
 80042fe:	68fa      	ldr	r2, [r7, #12]
 8004300:	f7fd fa34 	bl	800176c <ST7565_Print>
	if (update) ST7565_Update();
 8004304:	7a7b      	ldrb	r3, [r7, #9]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d001      	beq.n	800430e <showLine+0xce>
 800430a:	f7fd f87f 	bl	800140c <ST7565_Update>
}
 800430e:	bf00      	nop
 8004310:	3720      	adds	r7, #32
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}
 8004316:	bf00      	nop
 8004318:	20003cf4 	.word	0x20003cf4

0800431c <errLedOn>:
#endif
//-------------------------------------------------------------------------------------------
void errLedOn(bool on)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b082      	sub	sp, #8
 8004320:	af00      	add	r7, sp, #0
 8004322:	4603      	mov	r3, r0
 8004324:	71fb      	strb	r3, [r7, #7]
	if (on)
 8004326:	79fb      	ldrb	r3, [r7, #7]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d005      	beq.n	8004338 <errLedOn+0x1c>
		HAL_GPIO_WritePin(ERR_LED_GPIO_Port, ERR_LED_Pin, GPIO_PIN_SET);//LED ON
 800432c:	2201      	movs	r2, #1
 800432e:	2108      	movs	r1, #8
 8004330:	4806      	ldr	r0, [pc, #24]	; (800434c <errLedOn+0x30>)
 8004332:	f003 f98b 	bl	800764c <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(ERR_LED_GPIO_Port, ERR_LED_Pin, GPIO_PIN_RESET);//LED OFF
}
 8004336:	e004      	b.n	8004342 <errLedOn+0x26>
		HAL_GPIO_WritePin(ERR_LED_GPIO_Port, ERR_LED_Pin, GPIO_PIN_RESET);//LED OFF
 8004338:	2200      	movs	r2, #0
 800433a:	2108      	movs	r1, #8
 800433c:	4803      	ldr	r0, [pc, #12]	; (800434c <errLedOn+0x30>)
 800433e:	f003 f985 	bl	800764c <HAL_GPIO_WritePin>
}
 8004342:	bf00      	nop
 8004344:	3708      	adds	r7, #8
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}
 800434a:	bf00      	nop
 800434c:	48000800 	.word	0x48000800

08004350 <get_secCounter>:
//------------------------------------------------------------------------------------
uint32_t get_secCounter()
{
 8004350:	b480      	push	{r7}
 8004352:	af00      	add	r7, sp, #0
	return secCounter;
 8004354:	4b03      	ldr	r3, [pc, #12]	; (8004364 <get_secCounter+0x14>)
 8004356:	681b      	ldr	r3, [r3, #0]
}
 8004358:	4618      	mov	r0, r3
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop
 8004364:	20001484 	.word	0x20001484

08004368 <set_Date>:

    for (i = 0; i < strlen(st); i++) *(st + i) = toupper(*(st + i));
}
//------------------------------------------------------------------------------------------
void set_Date(uint32_t usec)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b094      	sub	sp, #80	; 0x50
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
struct tm ts;
time_t ep = (time_t)usec;
 8004370:	6879      	ldr	r1, [r7, #4]
 8004372:	2000      	movs	r0, #0
 8004374:	460a      	mov	r2, r1
 8004376:	4603      	mov	r3, r0
 8004378:	e9c7 2308 	strd	r2, r3, [r7, #32]

	gmtime_r(&ep, &ts);
 800437c:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8004380:	f107 0320 	add.w	r3, r7, #32
 8004384:	4611      	mov	r1, r2
 8004386:	4618      	mov	r0, r3
 8004388:	f00d fbee 	bl	8011b68 <gmtime_r>

	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	sDate.WeekDay = ts.tm_wday;
 800438c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800438e:	b2db      	uxtb	r3, r3
 8004390:	723b      	strb	r3, [r7, #8]
	sDate.Month   = ts.tm_mon + 1;
 8004392:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004394:	b2db      	uxtb	r3, r3
 8004396:	3301      	adds	r3, #1
 8004398:	b2db      	uxtb	r3, r3
 800439a:	727b      	strb	r3, [r7, #9]
	sDate.Date    = ts.tm_mday;
 800439c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	72bb      	strb	r3, [r7, #10]
	sDate.Year    = ts.tm_year;
 80043a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	72fb      	strb	r3, [r7, #11]
	sTime.Hours   = ts.tm_hour + tZone;
 80043a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043aa:	b2da      	uxtb	r2, r3
 80043ac:	4b1a      	ldr	r3, [pc, #104]	; (8004418 <set_Date+0xb0>)
 80043ae:	781b      	ldrb	r3, [r3, #0]
 80043b0:	4413      	add	r3, r2
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	733b      	strb	r3, [r7, #12]
	sTime.Minutes = ts.tm_min;
 80043b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	737b      	strb	r3, [r7, #13]
	sTime.Seconds = ts.tm_sec;
 80043bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	73bb      	strb	r3, [r7, #14]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
 80043c2:	f107 030c 	add.w	r3, r7, #12
 80043c6:	2200      	movs	r2, #0
 80043c8:	4619      	mov	r1, r3
 80043ca:	4814      	ldr	r0, [pc, #80]	; (800441c <set_Date+0xb4>)
 80043cc:	f006 f99d 	bl	800a70a <HAL_RTC_SetTime>
 80043d0:	4603      	mov	r3, r0
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d007      	beq.n	80043e6 <set_Date+0x7e>
 80043d6:	4b12      	ldr	r3, [pc, #72]	; (8004420 <set_Date+0xb8>)
 80043d8:	881b      	ldrh	r3, [r3, #0]
 80043da:	f043 0308 	orr.w	r3, r3, #8
 80043de:	b29a      	uxth	r2, r3
 80043e0:	4b0f      	ldr	r3, [pc, #60]	; (8004420 <set_Date+0xb8>)
 80043e2:	801a      	strh	r2, [r3, #0]
		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
		else {
			setDate = true;
		}
	}
}
 80043e4:	e014      	b.n	8004410 <set_Date+0xa8>
		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
 80043e6:	f107 0308 	add.w	r3, r7, #8
 80043ea:	2200      	movs	r2, #0
 80043ec:	4619      	mov	r1, r3
 80043ee:	480b      	ldr	r0, [pc, #44]	; (800441c <set_Date+0xb4>)
 80043f0:	f006 fa84 	bl	800a8fc <HAL_RTC_SetDate>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d007      	beq.n	800440a <set_Date+0xa2>
 80043fa:	4b09      	ldr	r3, [pc, #36]	; (8004420 <set_Date+0xb8>)
 80043fc:	881b      	ldrh	r3, [r3, #0]
 80043fe:	f043 0308 	orr.w	r3, r3, #8
 8004402:	b29a      	uxth	r2, r3
 8004404:	4b06      	ldr	r3, [pc, #24]	; (8004420 <set_Date+0xb8>)
 8004406:	801a      	strh	r2, [r3, #0]
}
 8004408:	e002      	b.n	8004410 <set_Date+0xa8>
			setDate = true;
 800440a:	4b06      	ldr	r3, [pc, #24]	; (8004424 <set_Date+0xbc>)
 800440c:	2201      	movs	r2, #1
 800440e:	701a      	strb	r2, [r3, #0]
}
 8004410:	bf00      	nop
 8004412:	3750      	adds	r7, #80	; 0x50
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}
 8004418:	20001896 	.word	0x20001896
 800441c:	20000924 	.word	0x20000924
 8004420:	20001480 	.word	0x20001480
 8004424:	20001895 	.word	0x20001895

08004428 <sec2str>:

	return ep;
}
//------------------------------------------------------------------------------------------
int sec2str(char *st)
{
 8004428:	b590      	push	{r4, r7, lr}
 800442a:	b093      	sub	sp, #76	; 0x4c
 800442c:	af04      	add	r7, sp, #16
 800442e:	6078      	str	r0, [r7, #4]
int ret = 0;
 8004430:	2300      	movs	r3, #0
 8004432:	637b      	str	r3, [r7, #52]	; 0x34

	if (!setDate) {
 8004434:	4b40      	ldr	r3, [pc, #256]	; (8004538 <sec2str+0x110>)
 8004436:	781b      	ldrb	r3, [r3, #0]
 8004438:	f083 0301 	eor.w	r3, r3, #1
 800443c:	b2db      	uxtb	r3, r3
 800443e:	2b00      	cmp	r3, #0
 8004440:	d040      	beq.n	80044c4 <sec2str+0x9c>
		uint32_t sec = get_secCounter();
 8004442:	f7ff ff85 	bl	8004350 <get_secCounter>
 8004446:	6338      	str	r0, [r7, #48]	; 0x30

		uint32_t day = sec / (60 * 60 * 24);
 8004448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800444a:	4a3c      	ldr	r2, [pc, #240]	; (800453c <sec2str+0x114>)
 800444c:	fba2 2303 	umull	r2, r3, r2, r3
 8004450:	0c1b      	lsrs	r3, r3, #16
 8004452:	62fb      	str	r3, [r7, #44]	; 0x2c
		sec %= (60 * 60 * 24);
 8004454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004456:	4a39      	ldr	r2, [pc, #228]	; (800453c <sec2str+0x114>)
 8004458:	fba2 1203 	umull	r1, r2, r2, r3
 800445c:	0c12      	lsrs	r2, r2, #16
 800445e:	4938      	ldr	r1, [pc, #224]	; (8004540 <sec2str+0x118>)
 8004460:	fb01 f202 	mul.w	r2, r1, r2
 8004464:	1a9b      	subs	r3, r3, r2
 8004466:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t hour = sec / (60 * 60);
 8004468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800446a:	4a36      	ldr	r2, [pc, #216]	; (8004544 <sec2str+0x11c>)
 800446c:	fba2 2303 	umull	r2, r3, r2, r3
 8004470:	0adb      	lsrs	r3, r3, #11
 8004472:	62bb      	str	r3, [r7, #40]	; 0x28
		sec %= (60 * 60);
 8004474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004476:	4a33      	ldr	r2, [pc, #204]	; (8004544 <sec2str+0x11c>)
 8004478:	fba2 1203 	umull	r1, r2, r2, r3
 800447c:	0ad2      	lsrs	r2, r2, #11
 800447e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8004482:	fb01 f202 	mul.w	r2, r1, r2
 8004486:	1a9b      	subs	r3, r3, r2
 8004488:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t min = sec / (60);
 800448a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800448c:	4a2e      	ldr	r2, [pc, #184]	; (8004548 <sec2str+0x120>)
 800448e:	fba2 2303 	umull	r2, r3, r2, r3
 8004492:	095b      	lsrs	r3, r3, #5
 8004494:	627b      	str	r3, [r7, #36]	; 0x24
		sec %= 60;
 8004496:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004498:	4b2b      	ldr	r3, [pc, #172]	; (8004548 <sec2str+0x120>)
 800449a:	fba3 1302 	umull	r1, r3, r3, r2
 800449e:	0959      	lsrs	r1, r3, #5
 80044a0:	460b      	mov	r3, r1
 80044a2:	011b      	lsls	r3, r3, #4
 80044a4:	1a5b      	subs	r3, r3, r1
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	633b      	str	r3, [r7, #48]	; 0x30

		ret = sprintf(st, "%lu.%02lu:%02lu:%02lu", day, hour, min, sec);
 80044ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044ae:	9301      	str	r3, [sp, #4]
 80044b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b2:	9300      	str	r3, [sp, #0]
 80044b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80044b8:	4924      	ldr	r1, [pc, #144]	; (800454c <sec2str+0x124>)
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f00e f8a4 	bl	8012608 <siprintf>
 80044c0:	6378      	str	r0, [r7, #52]	; 0x34
 80044c2:	e034      	b.n	800452e <sec2str+0x106>
	} else {
		RTC_TimeTypeDef sTime;
		RTC_DateTypeDef sDate;
		if (HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN)) devError |= devRTC;
 80044c4:	f107 030c 	add.w	r3, r7, #12
 80044c8:	2200      	movs	r2, #0
 80044ca:	4619      	mov	r1, r3
 80044cc:	4820      	ldr	r0, [pc, #128]	; (8004550 <sec2str+0x128>)
 80044ce:	f006 fa9c 	bl	800aa0a <HAL_RTC_GetDate>
 80044d2:	4603      	mov	r3, r0
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d007      	beq.n	80044e8 <sec2str+0xc0>
 80044d8:	4b1e      	ldr	r3, [pc, #120]	; (8004554 <sec2str+0x12c>)
 80044da:	881b      	ldrh	r3, [r3, #0]
 80044dc:	f043 0308 	orr.w	r3, r3, #8
 80044e0:	b29a      	uxth	r2, r3
 80044e2:	4b1c      	ldr	r3, [pc, #112]	; (8004554 <sec2str+0x12c>)
 80044e4:	801a      	strh	r2, [r3, #0]
 80044e6:	e022      	b.n	800452e <sec2str+0x106>
		else {
			if (HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN)) devError |= devRTC;
 80044e8:	f107 0310 	add.w	r3, r7, #16
 80044ec:	2200      	movs	r2, #0
 80044ee:	4619      	mov	r1, r3
 80044f0:	4817      	ldr	r0, [pc, #92]	; (8004550 <sec2str+0x128>)
 80044f2:	f006 f9a7 	bl	800a844 <HAL_RTC_GetTime>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d007      	beq.n	800450c <sec2str+0xe4>
 80044fc:	4b15      	ldr	r3, [pc, #84]	; (8004554 <sec2str+0x12c>)
 80044fe:	881b      	ldrh	r3, [r3, #0]
 8004500:	f043 0308 	orr.w	r3, r3, #8
 8004504:	b29a      	uxth	r2, r3
 8004506:	4b13      	ldr	r3, [pc, #76]	; (8004554 <sec2str+0x12c>)
 8004508:	801a      	strh	r2, [r3, #0]
 800450a:	e010      	b.n	800452e <sec2str+0x106>
			else {
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
								sDate.Date, sDate.Month,
 800450c:	7bbb      	ldrb	r3, [r7, #14]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 800450e:	4618      	mov	r0, r3
								sDate.Date, sDate.Month,
 8004510:	7b7b      	ldrb	r3, [r7, #13]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 8004512:	461c      	mov	r4, r3
								sTime.Hours, sTime.Minutes, sTime.Seconds);
 8004514:	7c3b      	ldrb	r3, [r7, #16]
 8004516:	7c7a      	ldrb	r2, [r7, #17]
 8004518:	7cb9      	ldrb	r1, [r7, #18]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 800451a:	9102      	str	r1, [sp, #8]
 800451c:	9201      	str	r2, [sp, #4]
 800451e:	9300      	str	r3, [sp, #0]
 8004520:	4623      	mov	r3, r4
 8004522:	4602      	mov	r2, r0
 8004524:	490c      	ldr	r1, [pc, #48]	; (8004558 <sec2str+0x130>)
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f00e f86e 	bl	8012608 <siprintf>
 800452c:	6378      	str	r0, [r7, #52]	; 0x34
			}
		}
	}

	return ret;
 800452e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004530:	4618      	mov	r0, r3
 8004532:	373c      	adds	r7, #60	; 0x3c
 8004534:	46bd      	mov	sp, r7
 8004536:	bd90      	pop	{r4, r7, pc}
 8004538:	20001895 	.word	0x20001895
 800453c:	c22e4507 	.word	0xc22e4507
 8004540:	00015180 	.word	0x00015180
 8004544:	91a2b3c5 	.word	0x91a2b3c5
 8004548:	88888889 	.word	0x88888889
 800454c:	08016b64 	.word	0x08016b64
 8004550:	20000924 	.word	0x20000924
 8004554:	20001480 	.word	0x20001480
 8004558:	08016b7c 	.word	0x08016b7c

0800455c <Report>:
//--------------------------------------------------------------------------------------------
void Report(const uint8_t addTime, const char *fmt, ...)
{
 800455c:	b40e      	push	{r1, r2, r3}
 800455e:	b590      	push	{r4, r7, lr}
 8004560:	b088      	sub	sp, #32
 8004562:	af00      	add	r7, sp, #0
 8004564:	4603      	mov	r3, r0
 8004566:	71fb      	strb	r3, [r7, #7]
size_t len = MAX_UART_BUF;
 8004568:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800456c:	617b      	str	r3, [r7, #20]
char *buf = &cmdBuf[0];
 800456e:	4b32      	ldr	r3, [pc, #200]	; (8004638 <Report+0xdc>)
 8004570:	613b      	str	r3, [r7, #16]
uint32_t cnt = 16;
 8004572:	2310      	movs	r3, #16
 8004574:	61fb      	str	r3, [r7, #28]
uint32_t stim = HAL_GetTick();
 8004576:	f002 faaf 	bl	8006ad8 <HAL_GetTick>
 800457a:	60f8      	str	r0, [r7, #12]

	while (!uartRdy && cnt) {
 800457c:	e008      	b.n	8004590 <Report+0x34>
		if (HAL_GetTick() - stim) cnt--;
 800457e:	f002 faab 	bl	8006ad8 <HAL_GetTick>
 8004582:	4602      	mov	r2, r0
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	4293      	cmp	r3, r2
 8004588:	d002      	beq.n	8004590 <Report+0x34>
 800458a:	69fb      	ldr	r3, [r7, #28]
 800458c:	3b01      	subs	r3, #1
 800458e:	61fb      	str	r3, [r7, #28]
	while (!uartRdy && cnt) {
 8004590:	4b2a      	ldr	r3, [pc, #168]	; (800463c <Report+0xe0>)
 8004592:	781b      	ldrb	r3, [r3, #0]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d102      	bne.n	800459e <Report+0x42>
 8004598:	69fb      	ldr	r3, [r7, #28]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d1ef      	bne.n	800457e <Report+0x22>
	}

	//if (buf) {
		*buf = '\0';
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	2200      	movs	r2, #0
 80045a2:	701a      	strb	r2, [r3, #0]
		int dl = 0;
 80045a4:	2300      	movs	r3, #0
 80045a6:	61bb      	str	r3, [r7, #24]
		if (addTime) {
 80045a8:	79fb      	ldrb	r3, [r7, #7]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d010      	beq.n	80045d0 <Report+0x74>
			dl = sec2str(buf);
 80045ae:	6938      	ldr	r0, [r7, #16]
 80045b0:	f7ff ff3a 	bl	8004428 <sec2str>
 80045b4:	61b8      	str	r0, [r7, #24]
			strcat(buf, " | ");
 80045b6:	6938      	ldr	r0, [r7, #16]
 80045b8:	f7fb fe0a 	bl	80001d0 <strlen>
 80045bc:	4603      	mov	r3, r0
 80045be:	461a      	mov	r2, r3
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	4413      	add	r3, r2
 80045c4:	4a1e      	ldr	r2, [pc, #120]	; (8004640 <Report+0xe4>)
 80045c6:	6810      	ldr	r0, [r2, #0]
 80045c8:	6018      	str	r0, [r3, #0]
			dl += 3;
 80045ca:	69bb      	ldr	r3, [r7, #24]
 80045cc:	3303      	adds	r3, #3
 80045ce:	61bb      	str	r3, [r7, #24]
		}

		va_list args;
		va_start(args, fmt);
 80045d0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80045d4:	60bb      	str	r3, [r7, #8]
		vsnprintf(buf + dl, len - dl, fmt, args);
 80045d6:	69bb      	ldr	r3, [r7, #24]
 80045d8:	693a      	ldr	r2, [r7, #16]
 80045da:	18d0      	adds	r0, r2, r3
 80045dc:	69bb      	ldr	r3, [r7, #24]
 80045de:	697a      	ldr	r2, [r7, #20]
 80045e0:	1ad1      	subs	r1, r2, r3
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045e6:	f00e ff71 	bl	80134cc <vsniprintf>

		uartRdy = false;
 80045ea:	4b14      	ldr	r3, [pc, #80]	; (800463c <Report+0xe0>)
 80045ec:	2200      	movs	r2, #0
 80045ee:	701a      	strb	r2, [r3, #0]
		if (HAL_UART_Transmit_DMA(cmdPort, (uint8_t *)buf, strlen(buf)) != HAL_OK) devError |= devUART;
 80045f0:	4b14      	ldr	r3, [pc, #80]	; (8004644 <Report+0xe8>)
 80045f2:	681c      	ldr	r4, [r3, #0]
 80045f4:	6938      	ldr	r0, [r7, #16]
 80045f6:	f7fb fdeb 	bl	80001d0 <strlen>
 80045fa:	4603      	mov	r3, r0
 80045fc:	b29b      	uxth	r3, r3
 80045fe:	461a      	mov	r2, r3
 8004600:	6939      	ldr	r1, [r7, #16]
 8004602:	4620      	mov	r0, r4
 8004604:	f008 fcb0 	bl	800cf68 <HAL_UART_Transmit_DMA>
 8004608:	4603      	mov	r3, r0
 800460a:	2b00      	cmp	r3, #0
 800460c:	d006      	beq.n	800461c <Report+0xc0>
 800460e:	4b0e      	ldr	r3, [pc, #56]	; (8004648 <Report+0xec>)
 8004610:	881b      	ldrh	r3, [r3, #0]
 8004612:	f043 0302 	orr.w	r3, r3, #2
 8004616:	b29a      	uxth	r2, r3
 8004618:	4b0b      	ldr	r3, [pc, #44]	; (8004648 <Report+0xec>)
 800461a:	801a      	strh	r2, [r3, #0]
		while (!uartRdy) {} //HAL_Delay(1)
 800461c:	bf00      	nop
 800461e:	4b07      	ldr	r3, [pc, #28]	; (800463c <Report+0xe0>)
 8004620:	781b      	ldrb	r3, [r3, #0]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d0fb      	beq.n	800461e <Report+0xc2>
	//	free(buf);
	//} else {
	//	devError |= devMEM;
	//}

}
 8004626:	bf00      	nop
 8004628:	bf00      	nop
 800462a:	3720      	adds	r7, #32
 800462c:	46bd      	mov	sp, r7
 800462e:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8004632:	b003      	add	sp, #12
 8004634:	4770      	bx	lr
 8004636:	bf00      	nop
 8004638:	20001080 	.word	0x20001080
 800463c:	20000014 	.word	0x20000014
 8004640:	08016b98 	.word	0x08016b98
 8004644:	20000010 	.word	0x20000010
 8004648:	20001480 	.word	0x20001480

0800464c <HAL_TIM_PeriodElapsedCallback>:



//------------------------------------------------------------------------------------------
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800464c:	b5b0      	push	{r4, r5, r7, lr}
 800464e:	b082      	sub	sp, #8
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM4) {
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a15      	ldr	r2, [pc, #84]	; (80046b0 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d124      	bne.n	80046a8 <HAL_TIM_PeriodElapsedCallback+0x5c>
		msCounter++;//inc_msCounter();
 800465e:	4b15      	ldr	r3, [pc, #84]	; (80046b4 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8004660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004664:	1c54      	adds	r4, r2, #1
 8004666:	f143 0500 	adc.w	r5, r3, #0
 800466a:	4b12      	ldr	r3, [pc, #72]	; (80046b4 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800466c:	e9c3 4500 	strd	r4, r5, [r3]
		if (!(msCounter % _1s)) {// 1 seconda
 8004670:	4b10      	ldr	r3, [pc, #64]	; (80046b4 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8004672:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004676:	f04f 0264 	mov.w	r2, #100	; 0x64
 800467a:	f04f 0300 	mov.w	r3, #0
 800467e:	f7fc fb53 	bl	8000d28 <__aeabi_uldivmod>
 8004682:	4313      	orrs	r3, r2
 8004684:	d110      	bne.n	80046a8 <HAL_TIM_PeriodElapsedCallback+0x5c>
			secCounter++;
 8004686:	4b0c      	ldr	r3, [pc, #48]	; (80046b8 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	3301      	adds	r3, #1
 800468c:	4a0a      	ldr	r2, [pc, #40]	; (80046b8 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800468e:	6013      	str	r3, [r2, #0]
		  	HAL_GPIO_TogglePin(TIK_LED_GPIO_Port, TIK_LED_Pin);
 8004690:	2101      	movs	r1, #1
 8004692:	480a      	ldr	r0, [pc, #40]	; (80046bc <HAL_TIM_PeriodElapsedCallback+0x70>)
 8004694:	f002 fff2 	bl	800767c <HAL_GPIO_TogglePin>
#ifdef SET_DISPLAY
		  	if (startSec) putEvt(evt_Sec);
 8004698:	4b09      	ldr	r3, [pc, #36]	; (80046c0 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800469a:	781b      	ldrb	r3, [r3, #0]
 800469c:	b2db      	uxtb	r3, r3
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d002      	beq.n	80046a8 <HAL_TIM_PeriodElapsedCallback+0x5c>
 80046a2:	2008      	movs	r0, #8
 80046a4:	f7ff fc6c 	bl	8003f80 <putEvt>
#endif
	  	}
	}
}
 80046a8:	bf00      	nop
 80046aa:	3708      	adds	r7, #8
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bdb0      	pop	{r4, r5, r7, pc}
 80046b0:	40000800 	.word	0x40000800
 80046b4:	20001488 	.word	0x20001488
 80046b8:	20001484 	.word	0x20001484
 80046bc:	48000800 	.word	0x48000800
 80046c0:	20003cf2 	.word	0x20003cf2

080046c4 <HAL_UART_TxCpltCallback>:
//--------------------------------------------------------------------------------------------

//-------------------------------------------------------------------------------------------
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a05      	ldr	r2, [pc, #20]	; (80046e8 <HAL_UART_TxCpltCallback+0x24>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d102      	bne.n	80046dc <HAL_UART_TxCpltCallback+0x18>
		uartRdy = 1;
 80046d6:	4b05      	ldr	r3, [pc, #20]	; (80046ec <HAL_UART_TxCpltCallback+0x28>)
 80046d8:	2201      	movs	r2, #1
 80046da:	701a      	strb	r2, [r3, #0]
	}
}
 80046dc:	bf00      	nop
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr
 80046e8:	40004400 	.word	0x40004400
 80046ec:	20000014 	.word	0x20000014

080046f0 <HAL_UART_RxCpltCallback>:
//-------------------------------------------------------------------------------------------
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80046f0:	b590      	push	{r4, r7, lr}
 80046f2:	b08d      	sub	sp, #52	; 0x34
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4aa9      	ldr	r2, [pc, #676]	; (80049a4 <HAL_UART_RxCpltCallback+0x2b4>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	f040 8249 	bne.w	8004b96 <HAL_UART_RxCpltCallback+0x4a6>
		rxBuf[rxInd++] = (char)rxByte;
 8004704:	4ba8      	ldr	r3, [pc, #672]	; (80049a8 <HAL_UART_RxCpltCallback+0x2b8>)
 8004706:	881b      	ldrh	r3, [r3, #0]
 8004708:	1c5a      	adds	r2, r3, #1
 800470a:	b291      	uxth	r1, r2
 800470c:	4aa6      	ldr	r2, [pc, #664]	; (80049a8 <HAL_UART_RxCpltCallback+0x2b8>)
 800470e:	8011      	strh	r1, [r2, #0]
 8004710:	461a      	mov	r2, r3
 8004712:	4ba6      	ldr	r3, [pc, #664]	; (80049ac <HAL_UART_RxCpltCallback+0x2bc>)
 8004714:	7819      	ldrb	r1, [r3, #0]
 8004716:	4ba6      	ldr	r3, [pc, #664]	; (80049b0 <HAL_UART_RxCpltCallback+0x2c0>)
 8004718:	5499      	strb	r1, [r3, r2]
		if (rxByte == 0x0a) {//end of line
 800471a:	4ba4      	ldr	r3, [pc, #656]	; (80049ac <HAL_UART_RxCpltCallback+0x2bc>)
 800471c:	781b      	ldrb	r3, [r3, #0]
 800471e:	2b0a      	cmp	r3, #10
 8004720:	f040 822a 	bne.w	8004b78 <HAL_UART_RxCpltCallback+0x488>
			rxBuf[--rxInd] = '\0';
 8004724:	4ba0      	ldr	r3, [pc, #640]	; (80049a8 <HAL_UART_RxCpltCallback+0x2b8>)
 8004726:	881b      	ldrh	r3, [r3, #0]
 8004728:	3b01      	subs	r3, #1
 800472a:	b29a      	uxth	r2, r3
 800472c:	4b9e      	ldr	r3, [pc, #632]	; (80049a8 <HAL_UART_RxCpltCallback+0x2b8>)
 800472e:	801a      	strh	r2, [r3, #0]
 8004730:	4b9d      	ldr	r3, [pc, #628]	; (80049a8 <HAL_UART_RxCpltCallback+0x2b8>)
 8004732:	881b      	ldrh	r3, [r3, #0]
 8004734:	461a      	mov	r2, r3
 8004736:	4b9e      	ldr	r3, [pc, #632]	; (80049b0 <HAL_UART_RxCpltCallback+0x2c0>)
 8004738:	2100      	movs	r1, #0
 800473a:	5499      	strb	r1, [r3, r2]

			int i, ev = -1;
 800473c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004740:	62bb      	str	r3, [r7, #40]	; 0x28
			if (strlen(rxBuf) > 2) {
 8004742:	489b      	ldr	r0, [pc, #620]	; (80049b0 <HAL_UART_RxCpltCallback+0x2c0>)
 8004744:	f7fb fd44 	bl	80001d0 <strlen>
 8004748:	4603      	mov	r3, r0
 800474a:	2b02      	cmp	r3, #2
 800474c:	f240 820e 	bls.w	8004b6c <HAL_UART_RxCpltCallback+0x47c>
				for (i = 0; i < MAX_CMDS; i++) {
 8004750:	2300      	movs	r3, #0
 8004752:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004754:	e1fb      	b.n	8004b4e <HAL_UART_RxCpltCallback+0x45e>
					if (!strncmp(rxBuf, s_cmds[i], strlen(s_cmds[i]))) {
 8004756:	4a97      	ldr	r2, [pc, #604]	; (80049b4 <HAL_UART_RxCpltCallback+0x2c4>)
 8004758:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800475a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800475e:	4a95      	ldr	r2, [pc, #596]	; (80049b4 <HAL_UART_RxCpltCallback+0x2c4>)
 8004760:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004762:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004766:	4618      	mov	r0, r3
 8004768:	f7fb fd32 	bl	80001d0 <strlen>
 800476c:	4603      	mov	r3, r0
 800476e:	461a      	mov	r2, r3
 8004770:	4621      	mov	r1, r4
 8004772:	488f      	ldr	r0, [pc, #572]	; (80049b0 <HAL_UART_RxCpltCallback+0x2c0>)
 8004774:	f00d ff84 	bl	8012680 <strncmp>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	f040 81e4 	bne.w	8004b48 <HAL_UART_RxCpltCallback+0x458>
						char *uk = rxBuf + strlen(s_cmds[i]);
 8004780:	4a8c      	ldr	r2, [pc, #560]	; (80049b4 <HAL_UART_RxCpltCallback+0x2c4>)
 8004782:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004784:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004788:	4618      	mov	r0, r3
 800478a:	f7fb fd21 	bl	80001d0 <strlen>
 800478e:	4603      	mov	r3, r0
 8004790:	4a87      	ldr	r2, [pc, #540]	; (80049b0 <HAL_UART_RxCpltCallback+0x2c0>)
 8004792:	4413      	add	r3, r2
 8004794:	623b      	str	r3, [r7, #32]
						ev = -1;
 8004796:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800479a:	62bb      	str	r3, [r7, #40]	; 0x28
						switch (i) {
 800479c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800479e:	2b13      	cmp	r3, #19
 80047a0:	f200 81da 	bhi.w	8004b58 <HAL_UART_RxCpltCallback+0x468>
 80047a4:	a201      	add	r2, pc, #4	; (adr r2, 80047ac <HAL_UART_RxCpltCallback+0xbc>)
 80047a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047aa:	bf00      	nop
 80047ac:	08004937 	.word	0x08004937
 80047b0:	0800493d 	.word	0x0800493d
 80047b4:	08004943 	.word	0x08004943
 80047b8:	08004b59 	.word	0x08004b59
 80047bc:	08004995 	.word	0x08004995
 80047c0:	08004995 	.word	0x08004995
 80047c4:	08004aeb 	.word	0x08004aeb
 80047c8:	08004a4f 	.word	0x08004a4f
 80047cc:	08004b59 	.word	0x08004b59
 80047d0:	08004937 	.word	0x08004937
 80047d4:	08004937 	.word	0x08004937
 80047d8:	080048f5 	.word	0x080048f5
 80047dc:	080048b1 	.word	0x080048b1
 80047e0:	08004829 	.word	0x08004829
 80047e4:	08004937 	.word	0x08004937
 80047e8:	08004893 	.word	0x08004893
 80047ec:	08004937 	.word	0x08004937
 80047f0:	080047fd 	.word	0x080047fd
 80047f4:	08004937 	.word	0x08004937
 80047f8:	08004937 	.word	0x08004937
							case cmdBand://"band:2"
								if (strlen(uk) >= 1) {
 80047fc:	6a3b      	ldr	r3, [r7, #32]
 80047fe:	781b      	ldrb	r3, [r3, #0]
 8004800:	2b00      	cmp	r3, #0
 8004802:	f000 818f 	beq.w	8004b24 <HAL_UART_RxCpltCallback+0x434>
									newBand = atol(uk);
 8004806:	6a38      	ldr	r0, [r7, #32]
 8004808:	f00d f9a4 	bl	8011b54 <atol>
 800480c:	4603      	mov	r3, r0
 800480e:	b2da      	uxtb	r2, r3
 8004810:	4b69      	ldr	r3, [pc, #420]	; (80049b8 <HAL_UART_RxCpltCallback+0x2c8>)
 8004812:	701a      	strb	r2, [r3, #0]
									if (newBand != Band) {
 8004814:	4b68      	ldr	r3, [pc, #416]	; (80049b8 <HAL_UART_RxCpltCallback+0x2c8>)
 8004816:	781a      	ldrb	r2, [r3, #0]
 8004818:	4b68      	ldr	r3, [pc, #416]	; (80049bc <HAL_UART_RxCpltCallback+0x2cc>)
 800481a:	781b      	ldrb	r3, [r3, #0]
 800481c:	429a      	cmp	r2, r3
 800481e:	f000 8181 	beq.w	8004b24 <HAL_UART_RxCpltCallback+0x434>
										ev = i;
 8004822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004824:	62bb      	str	r3, [r7, #40]	; 0x28
									}
								}
							break;
 8004826:	e17d      	b.n	8004b24 <HAL_UART_RxCpltCallback+0x434>
							case cmdVol:
								if (strlen(uk) >= 1) {
 8004828:	6a3b      	ldr	r3, [r7, #32]
 800482a:	781b      	ldrb	r3, [r3, #0]
 800482c:	2b00      	cmp	r3, #0
 800482e:	f000 817b 	beq.w	8004b28 <HAL_UART_RxCpltCallback+0x438>
									uint8_t nv = Volume;
 8004832:	4b63      	ldr	r3, [pc, #396]	; (80049c0 <HAL_UART_RxCpltCallback+0x2d0>)
 8004834:	781b      	ldrb	r3, [r3, #0]
 8004836:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
									if (strstr(uk, "up")) {
 800483a:	4962      	ldr	r1, [pc, #392]	; (80049c4 <HAL_UART_RxCpltCallback+0x2d4>)
 800483c:	6a38      	ldr	r0, [r7, #32]
 800483e:	f00d ff46 	bl	80126ce <strstr>
 8004842:	4603      	mov	r3, r0
 8004844:	2b00      	cmp	r3, #0
 8004846:	d005      	beq.n	8004854 <HAL_UART_RxCpltCallback+0x164>
										nv++;
 8004848:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800484c:	3301      	adds	r3, #1
 800484e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004852:	e012      	b.n	800487a <HAL_UART_RxCpltCallback+0x18a>
									} else if (strstr(uk, "down")) {
 8004854:	495c      	ldr	r1, [pc, #368]	; (80049c8 <HAL_UART_RxCpltCallback+0x2d8>)
 8004856:	6a38      	ldr	r0, [r7, #32]
 8004858:	f00d ff39 	bl	80126ce <strstr>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d005      	beq.n	800486e <HAL_UART_RxCpltCallback+0x17e>
										nv--;
 8004862:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004866:	3b01      	subs	r3, #1
 8004868:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800486c:	e005      	b.n	800487a <HAL_UART_RxCpltCallback+0x18a>
									} else {
										nv = (uint8_t)atol(uk);
 800486e:	6a38      	ldr	r0, [r7, #32]
 8004870:	f00d f970 	bl	8011b54 <atol>
 8004874:	4603      	mov	r3, r0
 8004876:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
									}
									if ((nv >= 0) && (nv <= 15)) {
 800487a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800487e:	2b0f      	cmp	r3, #15
 8004880:	f200 8152 	bhi.w	8004b28 <HAL_UART_RxCpltCallback+0x438>
										newVolume = nv;
 8004884:	4a51      	ldr	r2, [pc, #324]	; (80049cc <HAL_UART_RxCpltCallback+0x2dc>)
 8004886:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800488a:	7013      	strb	r3, [r2, #0]
										ev = i;
 800488c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800488e:	62bb      	str	r3, [r7, #40]	; 0x28
									}
								}
							break;
 8004890:	e14a      	b.n	8004b28 <HAL_UART_RxCpltCallback+0x438>
							case cmdBass:
								if (strlen(uk) >= 1) {
 8004892:	6a3b      	ldr	r3, [r7, #32]
 8004894:	781b      	ldrb	r3, [r3, #0]
 8004896:	2b00      	cmp	r3, #0
 8004898:	f000 8148 	beq.w	8004b2c <HAL_UART_RxCpltCallback+0x43c>
									newBassBoost = (uint8_t)atol(uk);
 800489c:	6a38      	ldr	r0, [r7, #32]
 800489e:	f00d f959 	bl	8011b54 <atol>
 80048a2:	4603      	mov	r3, r0
 80048a4:	b2da      	uxtb	r2, r3
 80048a6:	4b4a      	ldr	r3, [pc, #296]	; (80049d0 <HAL_UART_RxCpltCallback+0x2e0>)
 80048a8:	701a      	strb	r2, [r3, #0]
									ev = i;
 80048aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048ac:	62bb      	str	r3, [r7, #40]	; 0x28
								}
							break;
 80048ae:	e13d      	b.n	8004b2c <HAL_UART_RxCpltCallback+0x43c>
							case cmdFreq://"freq:95.1"
								if (strlen(uk) >= 2) {
 80048b0:	6a38      	ldr	r0, [r7, #32]
 80048b2:	f7fb fc8d 	bl	80001d0 <strlen>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	f240 8139 	bls.w	8004b30 <HAL_UART_RxCpltCallback+0x440>
									newFreq = (float)atof(uk);
 80048be:	6a38      	ldr	r0, [r7, #32]
 80048c0:	f00d f941 	bl	8011b46 <atof>
 80048c4:	ec53 2b10 	vmov	r2, r3, d0
 80048c8:	4610      	mov	r0, r2
 80048ca:	4619      	mov	r1, r3
 80048cc:	f7fc f98c 	bl	8000be8 <__aeabi_d2f>
 80048d0:	4603      	mov	r3, r0
 80048d2:	4a40      	ldr	r2, [pc, #256]	; (80049d4 <HAL_UART_RxCpltCallback+0x2e4>)
 80048d4:	6013      	str	r3, [r2, #0]
									if (newFreq != Freq) {
 80048d6:	4b3f      	ldr	r3, [pc, #252]	; (80049d4 <HAL_UART_RxCpltCallback+0x2e4>)
 80048d8:	ed93 7a00 	vldr	s14, [r3]
 80048dc:	4b3e      	ldr	r3, [pc, #248]	; (80049d8 <HAL_UART_RxCpltCallback+0x2e8>)
 80048de:	edd3 7a00 	vldr	s15, [r3]
 80048e2:	eeb4 7a67 	vcmp.f32	s14, s15
 80048e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048ea:	f000 8121 	beq.w	8004b30 <HAL_UART_RxCpltCallback+0x440>
										ev = i;
 80048ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048f0:	62bb      	str	r3, [r7, #40]	; 0x28
									}
								}
							break;
 80048f2:	e11d      	b.n	8004b30 <HAL_UART_RxCpltCallback+0x440>
							case cmdScan://"scan"
								seek_up = 1;
 80048f4:	4b39      	ldr	r3, [pc, #228]	; (80049dc <HAL_UART_RxCpltCallback+0x2ec>)
 80048f6:	2201      	movs	r2, #1
 80048f8:	701a      	strb	r2, [r3, #0]
								ev = i;
 80048fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048fc:	62bb      	str	r3, [r7, #40]	; 0x28
								char *uki = strchr(uk, ':');
 80048fe:	213a      	movs	r1, #58	; 0x3a
 8004900:	6a38      	ldr	r0, [r7, #32]
 8004902:	f00d feb0 	bl	8012666 <strchr>
 8004906:	61f8      	str	r0, [r7, #28]
								if (uki) {
 8004908:	69fb      	ldr	r3, [r7, #28]
 800490a:	2b00      	cmp	r3, #0
 800490c:	f000 8112 	beq.w	8004b34 <HAL_UART_RxCpltCallback+0x444>
									if ((*(char *)(uki + 1) == '0') || strstr(uki + 1, "down")) seek_up = 0;
 8004910:	69fb      	ldr	r3, [r7, #28]
 8004912:	3301      	adds	r3, #1
 8004914:	781b      	ldrb	r3, [r3, #0]
 8004916:	2b30      	cmp	r3, #48	; 0x30
 8004918:	d009      	beq.n	800492e <HAL_UART_RxCpltCallback+0x23e>
 800491a:	69fb      	ldr	r3, [r7, #28]
 800491c:	3301      	adds	r3, #1
 800491e:	492a      	ldr	r1, [pc, #168]	; (80049c8 <HAL_UART_RxCpltCallback+0x2d8>)
 8004920:	4618      	mov	r0, r3
 8004922:	f00d fed4 	bl	80126ce <strstr>
 8004926:	4603      	mov	r3, r0
 8004928:	2b00      	cmp	r3, #0
 800492a:	f000 8103 	beq.w	8004b34 <HAL_UART_RxCpltCallback+0x444>
 800492e:	4b2b      	ldr	r3, [pc, #172]	; (80049dc <HAL_UART_RxCpltCallback+0x2ec>)
 8004930:	2200      	movs	r2, #0
 8004932:	701a      	strb	r2, [r3, #0]
								}
							break;
 8004934:	e0fe      	b.n	8004b34 <HAL_UART_RxCpltCallback+0x444>
							case cmdMute://"mute"
#ifdef SET_FAT_FS
							case cmdCat://"cat"
							case cmdDir://"dir"
#endif
								ev = i;
 8004936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004938:	62bb      	str	r3, [r7, #40]	; 0x28
							break;
 800493a:	e104      	b.n	8004b46 <HAL_UART_RxCpltCallback+0x456>
							case cmdRestart://"restart" -> restart = 1;
								ev = i;
 800493c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800493e:	62bb      	str	r3, [r7, #40]	; 0x28
							break;
 8004940:	e101      	b.n	8004b46 <HAL_UART_RxCpltCallback+0x456>
							case cmdEpoch://"epoch:1657191323"
								if (strlen(uk) >= 10) {
 8004942:	6a38      	ldr	r0, [r7, #32]
 8004944:	f7fb fc44 	bl	80001d0 <strlen>
 8004948:	4603      	mov	r3, r0
 800494a:	2b09      	cmp	r3, #9
 800494c:	f240 80f4 	bls.w	8004b38 <HAL_UART_RxCpltCallback+0x448>
									char *uki = strchr(uk, ':');
 8004950:	213a      	movs	r1, #58	; 0x3a
 8004952:	6a38      	ldr	r0, [r7, #32]
 8004954:	f00d fe87 	bl	8012666 <strchr>
 8004958:	60b8      	str	r0, [r7, #8]
									if (uki) {
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d00c      	beq.n	800497a <HAL_UART_RxCpltCallback+0x28a>
										tZone = (uint8_t)atol(uki + 1);
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	3301      	adds	r3, #1
 8004964:	4618      	mov	r0, r3
 8004966:	f00d f8f5 	bl	8011b54 <atol>
 800496a:	4603      	mov	r3, r0
 800496c:	b2da      	uxtb	r2, r3
 800496e:	4b1c      	ldr	r3, [pc, #112]	; (80049e0 <HAL_UART_RxCpltCallback+0x2f0>)
 8004970:	701a      	strb	r2, [r3, #0]
										*uki = '\0';
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	2200      	movs	r2, #0
 8004976:	701a      	strb	r2, [r3, #0]
 8004978:	e002      	b.n	8004980 <HAL_UART_RxCpltCallback+0x290>
									} else {
										tZone = 0;
 800497a:	4b19      	ldr	r3, [pc, #100]	; (80049e0 <HAL_UART_RxCpltCallback+0x2f0>)
 800497c:	2200      	movs	r2, #0
 800497e:	701a      	strb	r2, [r3, #0]
									}
									epoch = (uint32_t)atol(uk);
 8004980:	6a38      	ldr	r0, [r7, #32]
 8004982:	f00d f8e7 	bl	8011b54 <atol>
 8004986:	4603      	mov	r3, r0
 8004988:	461a      	mov	r2, r3
 800498a:	4b16      	ldr	r3, [pc, #88]	; (80049e4 <HAL_UART_RxCpltCallback+0x2f4>)
 800498c:	601a      	str	r2, [r3, #0]
									ev = i;
 800498e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004990:	62bb      	str	r3, [r7, #40]	; 0x28
								}
							break;
 8004992:	e0d1      	b.n	8004b38 <HAL_UART_RxCpltCallback+0x448>
							case cmdsRead:// read:0
							case cmdsErase:// erase:0
								if (i == cmdsRead) cmd_sector = cmdsRead;
 8004994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004996:	2b04      	cmp	r3, #4
 8004998:	d128      	bne.n	80049ec <HAL_UART_RxCpltCallback+0x2fc>
 800499a:	4b13      	ldr	r3, [pc, #76]	; (80049e8 <HAL_UART_RxCpltCallback+0x2f8>)
 800499c:	2204      	movs	r2, #4
 800499e:	601a      	str	r2, [r3, #0]
 80049a0:	e027      	b.n	80049f2 <HAL_UART_RxCpltCallback+0x302>
 80049a2:	bf00      	nop
 80049a4:	40004400 	.word	0x40004400
 80049a8:	20001492 	.word	0x20001492
 80049ac:	20001490 	.word	0x20001490
 80049b0:	20001494 	.word	0x20001494
 80049b4:	2000001c 	.word	0x2000001c
 80049b8:	200001e1 	.word	0x200001e1
 80049bc:	200001e0 	.word	0x200001e0
 80049c0:	200001e3 	.word	0x200001e3
 80049c4:	08016b9c 	.word	0x08016b9c
 80049c8:	08016ba0 	.word	0x08016ba0
 80049cc:	200001e4 	.word	0x200001e4
 80049d0:	20003d07 	.word	0x20003d07
 80049d4:	200001dc 	.word	0x200001dc
 80049d8:	200001d8 	.word	0x200001d8
 80049dc:	200001e2 	.word	0x200001e2
 80049e0:	20001896 	.word	0x20001896
 80049e4:	20000018 	.word	0x20000018
 80049e8:	200001c4 	.word	0x200001c4
											  else cmd_sector = cmdsErase;
 80049ec:	4b6c      	ldr	r3, [pc, #432]	; (8004ba0 <HAL_UART_RxCpltCallback+0x4b0>)
 80049ee:	2205      	movs	r2, #5
 80049f0:	601a      	str	r2, [r3, #0]
								if (*uk == ':') {
 80049f2:	6a3b      	ldr	r3, [r7, #32]
 80049f4:	781b      	ldrb	r3, [r3, #0]
 80049f6:	2b3a      	cmp	r3, #58	; 0x3a
 80049f8:	f040 80a0 	bne.w	8004b3c <HAL_UART_RxCpltCallback+0x44c>
									int sek = atoi(++uk);
 80049fc:	6a3b      	ldr	r3, [r7, #32]
 80049fe:	3301      	adds	r3, #1
 8004a00:	623b      	str	r3, [r7, #32]
 8004a02:	6a38      	ldr	r0, [r7, #32]
 8004a04:	f00d f8a2 	bl	8011b4c <atoi>
 8004a08:	60f8      	str	r0, [r7, #12]
									if ( ((sek >= 0) && (sek < W25qxx_getSectorCount())) || (sek == -1) ) {
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	db05      	blt.n	8004a1c <HAL_UART_RxCpltCallback+0x32c>
 8004a10:	f001 fc3a 	bl	8006288 <W25qxx_getSectorCount>
 8004a14:	4602      	mov	r2, r0
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d804      	bhi.n	8004a26 <HAL_UART_RxCpltCallback+0x336>
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a22:	f040 808b 	bne.w	8004b3c <HAL_UART_RxCpltCallback+0x44c>
										adr_sector = sek;
 8004a26:	4a5f      	ldr	r2, [pc, #380]	; (8004ba4 <HAL_UART_RxCpltCallback+0x4b4>)
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	6013      	str	r3, [r2, #0]
										offset_sector = 0;
 8004a2c:	4b5e      	ldr	r3, [pc, #376]	; (8004ba8 <HAL_UART_RxCpltCallback+0x4b8>)
 8004a2e:	2200      	movs	r2, #0
 8004a30:	601a      	str	r2, [r3, #0]
										if (sek == -1) {
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a38:	d106      	bne.n	8004a48 <HAL_UART_RxCpltCallback+0x358>
											if (cmd_sector == cmdsErase) ev = i;
 8004a3a:	4b59      	ldr	r3, [pc, #356]	; (8004ba0 <HAL_UART_RxCpltCallback+0x4b0>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	2b05      	cmp	r3, #5
 8004a40:	d17c      	bne.n	8004b3c <HAL_UART_RxCpltCallback+0x44c>
 8004a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a44:	62bb      	str	r3, [r7, #40]	; 0x28
										} else {
											ev = i;
										}
									}
								}
							break;
 8004a46:	e079      	b.n	8004b3c <HAL_UART_RxCpltCallback+0x44c>
											ev = i;
 8004a48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a4a:	62bb      	str	r3, [r7, #40]	; 0x28
							break;
 8004a4c:	e076      	b.n	8004b3c <HAL_UART_RxCpltCallback+0x44c>
							case cmdsWrite:// write:0:a5 | write:0:a5:256
								if (*uk == ':') {
 8004a4e:	6a3b      	ldr	r3, [r7, #32]
 8004a50:	781b      	ldrb	r3, [r3, #0]
 8004a52:	2b3a      	cmp	r3, #58	; 0x3a
 8004a54:	d174      	bne.n	8004b40 <HAL_UART_RxCpltCallback+0x450>
									uk++;
 8004a56:	6a3b      	ldr	r3, [r7, #32]
 8004a58:	3301      	adds	r3, #1
 8004a5a:	623b      	str	r3, [r7, #32]
									int sek = atoi(uk);
 8004a5c:	6a38      	ldr	r0, [r7, #32]
 8004a5e:	f00d f875 	bl	8011b4c <atoi>
 8004a62:	61b8      	str	r0, [r7, #24]
									if ((sek >= 0) && (sek < W25qxx_getSectorCount())) {
 8004a64:	69bb      	ldr	r3, [r7, #24]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	db6a      	blt.n	8004b40 <HAL_UART_RxCpltCallback+0x450>
 8004a6a:	f001 fc0d 	bl	8006288 <W25qxx_getSectorCount>
 8004a6e:	4602      	mov	r2, r0
 8004a70:	69bb      	ldr	r3, [r7, #24]
 8004a72:	429a      	cmp	r2, r3
 8004a74:	d964      	bls.n	8004b40 <HAL_UART_RxCpltCallback+0x450>
										char *ukn = strchr(uk, ':');
 8004a76:	213a      	movs	r1, #58	; 0x3a
 8004a78:	6a38      	ldr	r0, [r7, #32]
 8004a7a:	f00d fdf4 	bl	8012666 <strchr>
 8004a7e:	6178      	str	r0, [r7, #20]
										if (ukn) {
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d05c      	beq.n	8004b40 <HAL_UART_RxCpltCallback+0x450>
											len_write = -1;
 8004a86:	4b49      	ldr	r3, [pc, #292]	; (8004bac <HAL_UART_RxCpltCallback+0x4bc>)
 8004a88:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004a8c:	601a      	str	r2, [r3, #0]
											ukn++;
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	3301      	adds	r3, #1
 8004a92:	617b      	str	r3, [r7, #20]
											byte_write = hexToBin(ukn);
 8004a94:	6978      	ldr	r0, [r7, #20]
 8004a96:	f7ff f9f9 	bl	8003e8c <hexToBin>
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	461a      	mov	r2, r3
 8004a9e:	4b44      	ldr	r3, [pc, #272]	; (8004bb0 <HAL_UART_RxCpltCallback+0x4c0>)
 8004aa0:	701a      	strb	r2, [r3, #0]
											uk = strchr(ukn, ':');
 8004aa2:	213a      	movs	r1, #58	; 0x3a
 8004aa4:	6978      	ldr	r0, [r7, #20]
 8004aa6:	f00d fdde 	bl	8012666 <strchr>
 8004aaa:	6238      	str	r0, [r7, #32]
											if (uk) {
 8004aac:	6a3b      	ldr	r3, [r7, #32]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d012      	beq.n	8004ad8 <HAL_UART_RxCpltCallback+0x3e8>
												int l = atoi(++uk);
 8004ab2:	6a3b      	ldr	r3, [r7, #32]
 8004ab4:	3301      	adds	r3, #1
 8004ab6:	623b      	str	r3, [r7, #32]
 8004ab8:	6a38      	ldr	r0, [r7, #32]
 8004aba:	f00d f847 	bl	8011b4c <atoi>
 8004abe:	6138      	str	r0, [r7, #16]
												if ((l > 0) && (l < W25qxx_getSectorSize())) len_write = l;
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	dd08      	ble.n	8004ad8 <HAL_UART_RxCpltCallback+0x3e8>
 8004ac6:	f001 fbeb 	bl	80062a0 <W25qxx_getSectorSize>
 8004aca:	4602      	mov	r2, r0
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d902      	bls.n	8004ad8 <HAL_UART_RxCpltCallback+0x3e8>
 8004ad2:	4a36      	ldr	r2, [pc, #216]	; (8004bac <HAL_UART_RxCpltCallback+0x4bc>)
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	6013      	str	r3, [r2, #0]
											}
											adr_sector = sek;
 8004ad8:	4a32      	ldr	r2, [pc, #200]	; (8004ba4 <HAL_UART_RxCpltCallback+0x4b4>)
 8004ada:	69bb      	ldr	r3, [r7, #24]
 8004adc:	6013      	str	r3, [r2, #0]
											offset_sector = 0;
 8004ade:	4b32      	ldr	r3, [pc, #200]	; (8004ba8 <HAL_UART_RxCpltCallback+0x4b8>)
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	601a      	str	r2, [r3, #0]
											ev = i;//flag_sector = true;
 8004ae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ae6:	62bb      	str	r3, [r7, #40]	; 0x28
										}
									}
								}
							break;
 8004ae8:	e02a      	b.n	8004b40 <HAL_UART_RxCpltCallback+0x450>
							case cmdsNext:// next
								if ((last_cmd_sector == cmdsRead) || (last_cmd_sector == cmdsNext)) {
 8004aea:	4b32      	ldr	r3, [pc, #200]	; (8004bb4 <HAL_UART_RxCpltCallback+0x4c4>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	2b04      	cmp	r3, #4
 8004af0:	d003      	beq.n	8004afa <HAL_UART_RxCpltCallback+0x40a>
 8004af2:	4b30      	ldr	r3, [pc, #192]	; (8004bb4 <HAL_UART_RxCpltCallback+0x4c4>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	2b06      	cmp	r3, #6
 8004af8:	d124      	bne.n	8004b44 <HAL_UART_RxCpltCallback+0x454>
									if ((offset_sector + list_sector) < W25qxx_getSectorSize()) {
 8004afa:	4b2b      	ldr	r3, [pc, #172]	; (8004ba8 <HAL_UART_RxCpltCallback+0x4b8>)
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	4b2e      	ldr	r3, [pc, #184]	; (8004bb8 <HAL_UART_RxCpltCallback+0x4c8>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4413      	add	r3, r2
 8004b04:	461c      	mov	r4, r3
 8004b06:	f001 fbcb 	bl	80062a0 <W25qxx_getSectorSize>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	429c      	cmp	r4, r3
 8004b0e:	d219      	bcs.n	8004b44 <HAL_UART_RxCpltCallback+0x454>
										offset_sector += list_sector;
 8004b10:	4b25      	ldr	r3, [pc, #148]	; (8004ba8 <HAL_UART_RxCpltCallback+0x4b8>)
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	4b28      	ldr	r3, [pc, #160]	; (8004bb8 <HAL_UART_RxCpltCallback+0x4c8>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4413      	add	r3, r2
 8004b1a:	4a23      	ldr	r2, [pc, #140]	; (8004ba8 <HAL_UART_RxCpltCallback+0x4b8>)
 8004b1c:	6013      	str	r3, [r2, #0]
										ev = i;//flag_sector = true;
 8004b1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b20:	62bb      	str	r3, [r7, #40]	; 0x28
									}
								}
							break;
 8004b22:	e00f      	b.n	8004b44 <HAL_UART_RxCpltCallback+0x454>
							break;
 8004b24:	bf00      	nop
 8004b26:	e017      	b.n	8004b58 <HAL_UART_RxCpltCallback+0x468>
							break;
 8004b28:	bf00      	nop
 8004b2a:	e015      	b.n	8004b58 <HAL_UART_RxCpltCallback+0x468>
							break;
 8004b2c:	bf00      	nop
 8004b2e:	e013      	b.n	8004b58 <HAL_UART_RxCpltCallback+0x468>
							break;
 8004b30:	bf00      	nop
 8004b32:	e011      	b.n	8004b58 <HAL_UART_RxCpltCallback+0x468>
							break;
 8004b34:	bf00      	nop
 8004b36:	e00f      	b.n	8004b58 <HAL_UART_RxCpltCallback+0x468>
							break;
 8004b38:	bf00      	nop
 8004b3a:	e00d      	b.n	8004b58 <HAL_UART_RxCpltCallback+0x468>
							break;
 8004b3c:	bf00      	nop
 8004b3e:	e00b      	b.n	8004b58 <HAL_UART_RxCpltCallback+0x468>
							break;
 8004b40:	bf00      	nop
 8004b42:	e009      	b.n	8004b58 <HAL_UART_RxCpltCallback+0x468>
							break;
 8004b44:	bf00      	nop
						}
						break;
 8004b46:	e007      	b.n	8004b58 <HAL_UART_RxCpltCallback+0x468>
				for (i = 0; i < MAX_CMDS; i++) {
 8004b48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b4a:	3301      	adds	r3, #1
 8004b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b50:	2b13      	cmp	r3, #19
 8004b52:	f77f ae00 	ble.w	8004756 <HAL_UART_RxCpltCallback+0x66>
 8004b56:	e000      	b.n	8004b5a <HAL_UART_RxCpltCallback+0x46a>
						break;
 8004b58:	bf00      	nop
					}
				}
				//
				if (ev == -1) ev = cmdErr;
 8004b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b60:	d101      	bne.n	8004b66 <HAL_UART_RxCpltCallback+0x476>
 8004b62:	2303      	movs	r3, #3
 8004b64:	62bb      	str	r3, [r7, #40]	; 0x28
				putEvt(ev);
 8004b66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b68:	f7ff fa0a 	bl	8003f80 <putEvt>
				//
			}

			rxInd = 0;
 8004b6c:	4b13      	ldr	r3, [pc, #76]	; (8004bbc <HAL_UART_RxCpltCallback+0x4cc>)
 8004b6e:	2200      	movs	r2, #0
 8004b70:	801a      	strh	r2, [r3, #0]
			*rxBuf = '\0';
 8004b72:	4b13      	ldr	r3, [pc, #76]	; (8004bc0 <HAL_UART_RxCpltCallback+0x4d0>)
 8004b74:	2200      	movs	r2, #0
 8004b76:	701a      	strb	r2, [r3, #0]
		}

		if (HAL_UART_Receive_IT(huart, &rxByte, 1) != HAL_OK) devError |= devUART;
 8004b78:	2201      	movs	r2, #1
 8004b7a:	4912      	ldr	r1, [pc, #72]	; (8004bc4 <HAL_UART_RxCpltCallback+0x4d4>)
 8004b7c:	6878      	ldr	r0, [r7, #4]
 8004b7e:	f008 f99d 	bl	800cebc <HAL_UART_Receive_IT>
 8004b82:	4603      	mov	r3, r0
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d006      	beq.n	8004b96 <HAL_UART_RxCpltCallback+0x4a6>
 8004b88:	4b0f      	ldr	r3, [pc, #60]	; (8004bc8 <HAL_UART_RxCpltCallback+0x4d8>)
 8004b8a:	881b      	ldrh	r3, [r3, #0]
 8004b8c:	f043 0302 	orr.w	r3, r3, #2
 8004b90:	b29a      	uxth	r2, r3
 8004b92:	4b0d      	ldr	r3, [pc, #52]	; (8004bc8 <HAL_UART_RxCpltCallback+0x4d8>)
 8004b94:	801a      	strh	r2, [r3, #0]
	}
}
 8004b96:	bf00      	nop
 8004b98:	3734      	adds	r7, #52	; 0x34
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd90      	pop	{r4, r7, pc}
 8004b9e:	bf00      	nop
 8004ba0:	200001c4 	.word	0x200001c4
 8004ba4:	200018a0 	.word	0x200018a0
 8004ba8:	200018a4 	.word	0x200018a4
 8004bac:	200018ac 	.word	0x200018ac
 8004bb0:	200001cc 	.word	0x200001cc
 8004bb4:	200001c8 	.word	0x200001c8
 8004bb8:	200018a8 	.word	0x200018a8
 8004bbc:	20001492 	.word	0x20001492
 8004bc0:	20001494 	.word	0x20001494
 8004bc4:	20001490 	.word	0x20001490
 8004bc8:	20001480 	.word	0x20001480

08004bcc <HAL_UART_ErrorCallback>:
//-------------------------------------------------------------------------------------------
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b083      	sub	sp, #12
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a07      	ldr	r2, [pc, #28]	; (8004bf8 <HAL_UART_ErrorCallback+0x2c>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d106      	bne.n	8004bec <HAL_UART_ErrorCallback+0x20>
		devError |= devUART;
 8004bde:	4b07      	ldr	r3, [pc, #28]	; (8004bfc <HAL_UART_ErrorCallback+0x30>)
 8004be0:	881b      	ldrh	r3, [r3, #0]
 8004be2:	f043 0302 	orr.w	r3, r3, #2
 8004be6:	b29a      	uxth	r2, r3
 8004be8:	4b04      	ldr	r3, [pc, #16]	; (8004bfc <HAL_UART_ErrorCallback+0x30>)
 8004bea:	801a      	strh	r2, [r3, #0]
	}
}
 8004bec:	bf00      	nop
 8004bee:	370c      	adds	r7, #12
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf6:	4770      	bx	lr
 8004bf8:	40004400 	.word	0x40004400
 8004bfc:	20001480 	.word	0x20001480

08004c00 <spiDone>:
//-------------------------------------------------------------------------------------------
//-------------------------------------------------------------------------------------------
//         ''    SPI1:
//
void spiDone(SPI_HandleTypeDef *hspi)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b082      	sub	sp, #8
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
#ifdef SET_W25FLASH
	if (hspi->Instance == SPI2) {
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a0a      	ldr	r2, [pc, #40]	; (8004c38 <spiDone+0x38>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d105      	bne.n	8004c1e <spiDone+0x1e>
		W25_UNSELECT();
 8004c12:	f001 f97f 	bl	8005f14 <W25_UNSELECT>
		spiRdy = 1;
 8004c16:	4b09      	ldr	r3, [pc, #36]	; (8004c3c <spiDone+0x3c>)
 8004c18:	2201      	movs	r2, #1
 8004c1a:	701a      	strb	r2, [r3, #0]
	else
	if (hspi->Instance == SPI1) {
		lcdRdy = 1;
	}
#endif
}
 8004c1c:	e007      	b.n	8004c2e <spiDone+0x2e>
	if (hspi->Instance == SPI1) {
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a07      	ldr	r2, [pc, #28]	; (8004c40 <spiDone+0x40>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d102      	bne.n	8004c2e <spiDone+0x2e>
		lcdRdy = 1;
 8004c28:	4b06      	ldr	r3, [pc, #24]	; (8004c44 <spiDone+0x44>)
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	701a      	strb	r2, [r3, #0]
}
 8004c2e:	bf00      	nop
 8004c30:	3708      	adds	r7, #8
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop
 8004c38:	40003800 	.word	0x40003800
 8004c3c:	200001c0 	.word	0x200001c0
 8004c40:	40013000 	.word	0x40013000
 8004c44:	20000000 	.word	0x20000000

08004c48 <HAL_SPI_RxCpltCallback>:
//-------------------------------------------------------------------------------------------
//    CallBack ,        SPI
//
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b082      	sub	sp, #8
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	f7ff ffd5 	bl	8004c00 <spiDone>
}
 8004c56:	bf00      	nop
 8004c58:	3708      	adds	r7, #8
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}

08004c5e <HAL_SPI_TxCpltCallback>:
//-------------------------------------------------------------------------------------------
//    CallBack ,        SPI
//
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004c5e:	b580      	push	{r7, lr}
 8004c60:	b082      	sub	sp, #8
 8004c62:	af00      	add	r7, sp, #0
 8004c64:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f7ff ffca 	bl	8004c00 <spiDone>
}
 8004c6c:	bf00      	nop
 8004c6e:	3708      	adds	r7, #8
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bd80      	pop	{r7, pc}

08004c74 <HAL_SPI_TxRxCpltCallback>:
//-------------------------------------------------------------------------------------------
//    CallBack ,    /   SPI
//
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b082      	sub	sp, #8
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	f7ff ffbf 	bl	8004c00 <spiDone>
}
 8004c82:	bf00      	nop
 8004c84:	3708      	adds	r7, #8
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}
	...

08004c8c <HAL_SPI_ErrorCallback>:
//--------------------------------------------------------------------------------------------
//    CallBack ,       SPI
//
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b082      	sub	sp, #8
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f7ff ffb3 	bl	8004c00 <spiDone>
	devError |= devSPI;
 8004c9a:	4b05      	ldr	r3, [pc, #20]	; (8004cb0 <HAL_SPI_ErrorCallback+0x24>)
 8004c9c:	881b      	ldrh	r3, [r3, #0]
 8004c9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ca2:	b29a      	uxth	r2, r3
 8004ca4:	4b02      	ldr	r3, [pc, #8]	; (8004cb0 <HAL_SPI_ErrorCallback+0x24>)
 8004ca6:	801a      	strh	r2, [r3, #0]
}
 8004ca8:	bf00      	nop
 8004caa:	3708      	adds	r7, #8
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}
 8004cb0:	20001480 	.word	0x20001480

08004cb4 <HAL_I2C_ErrorCallback>:
	}
#endif
}
//--------------------------------------------------------------------------------------------
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b083      	sub	sp, #12
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
#ifdef SET_RDA_CHIP
	if (hi2c->Instance == I2C1) {
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a07      	ldr	r2, [pc, #28]	; (8004ce0 <HAL_I2C_ErrorCallback+0x2c>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d106      	bne.n	8004cd4 <HAL_I2C_ErrorCallback+0x20>
		devError |= devRDA;
 8004cc6:	4b07      	ldr	r3, [pc, #28]	; (8004ce4 <HAL_I2C_ErrorCallback+0x30>)
 8004cc8:	881b      	ldrh	r3, [r3, #0]
 8004cca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cce:	b29a      	uxth	r2, r3
 8004cd0:	4b04      	ldr	r3, [pc, #16]	; (8004ce4 <HAL_I2C_ErrorCallback+0x30>)
 8004cd2:	801a      	strh	r2, [r3, #0]
	}
#endif
}
 8004cd4:	bf00      	nop
 8004cd6:	370c      	adds	r7, #12
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cde:	4770      	bx	lr
 8004ce0:	40005400 	.word	0x40005400
 8004ce4:	20001480 	.word	0x20001480

08004ce8 <HAL_GPIO_EXTI_Callback>:
//--------------------------------------------------------------------------------------------
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	4603      	mov	r3, r0
 8004cf0:	80fb      	strh	r3, [r7, #6]
	if ((GPIO_Pin != KEY0_Pin) && (GPIO_Pin != KEY1_Pin)) return;
 8004cf2:	88fb      	ldrh	r3, [r7, #6]
 8004cf4:	2b02      	cmp	r3, #2
 8004cf6:	d002      	beq.n	8004cfe <HAL_GPIO_EXTI_Callback+0x16>
 8004cf8:	88fb      	ldrh	r3, [r7, #6]
 8004cfa:	2b04      	cmp	r3, #4
 8004cfc:	d110      	bne.n	8004d20 <HAL_GPIO_EXTI_Callback+0x38>

	if (GPIO_Pin == KEY0_Pin) seek_up = 1;
 8004cfe:	88fb      	ldrh	r3, [r7, #6]
 8004d00:	2b02      	cmp	r3, #2
 8004d02:	d103      	bne.n	8004d0c <HAL_GPIO_EXTI_Callback+0x24>
 8004d04:	4b08      	ldr	r3, [pc, #32]	; (8004d28 <HAL_GPIO_EXTI_Callback+0x40>)
 8004d06:	2201      	movs	r2, #1
 8004d08:	701a      	strb	r2, [r3, #0]
 8004d0a:	e005      	b.n	8004d18 <HAL_GPIO_EXTI_Callback+0x30>
	else
	if (GPIO_Pin == KEY1_Pin) seek_up = 0;
 8004d0c:	88fb      	ldrh	r3, [r7, #6]
 8004d0e:	2b04      	cmp	r3, #4
 8004d10:	d102      	bne.n	8004d18 <HAL_GPIO_EXTI_Callback+0x30>
 8004d12:	4b05      	ldr	r3, [pc, #20]	; (8004d28 <HAL_GPIO_EXTI_Callback+0x40>)
 8004d14:	2200      	movs	r2, #0
 8004d16:	701a      	strb	r2, [r3, #0]

	putEvt(cmdScan);
 8004d18:	200b      	movs	r0, #11
 8004d1a:	f7ff f931 	bl	8003f80 <putEvt>
 8004d1e:	e000      	b.n	8004d22 <HAL_GPIO_EXTI_Callback+0x3a>
	if ((GPIO_Pin != KEY0_Pin) && (GPIO_Pin != KEY1_Pin)) return;
 8004d20:	bf00      	nop
}
 8004d22:	3708      	adds	r7, #8
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}
 8004d28:	200001e2 	.word	0x200001e2

08004d2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004d30:	b672      	cpsid	i
}
 8004d32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  devError |= devSYS;
 8004d34:	4b05      	ldr	r3, [pc, #20]	; (8004d4c <Error_Handler+0x20>)
 8004d36:	881b      	ldrh	r3, [r3, #0]
 8004d38:	f043 0320 	orr.w	r3, r3, #32
 8004d3c:	b29a      	uxth	r2, r3
 8004d3e:	4b03      	ldr	r3, [pc, #12]	; (8004d4c <Error_Handler+0x20>)
 8004d40:	801a      	strh	r2, [r3, #0]
	  errLedOn(true);
 8004d42:	2001      	movs	r0, #1
 8004d44:	f7ff faea 	bl	800431c <errLedOn>
	  devError |= devSYS;
 8004d48:	e7f4      	b.n	8004d34 <Error_Handler+0x8>
 8004d4a:	bf00      	nop
 8004d4c:	20001480 	.word	0x20001480

08004d50 <rda5807_init>:

//==============================================================================
//  rda5807
//==============================================================================
uint8_t rda5807_init(float *freq)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b088      	sub	sp, #32
 8004d54:	af04      	add	r7, sp, #16
 8004d56:	6078      	str	r0, [r7, #4]
uint8_t buf[2] = {0, 0};
 8004d58:	2300      	movs	r3, #0
 8004d5a:	813b      	strh	r3, [r7, #8]
uint8_t *id = &buf[0];
 8004d5c:	f107 0308 	add.w	r3, r7, #8
 8004d60:	60fb      	str	r3, [r7, #12]

    if (HAL_I2C_Mem_Read(i2cRDA, RDA5807_RandAccess_Addr, 0, I2C_MEMADD_SIZE_8BIT, buf, 2, RDA5807_TO) != HAL_OK) {
 8004d62:	4b30      	ldr	r3, [pc, #192]	; (8004e24 <rda5807_init+0xd4>)
 8004d64:	6818      	ldr	r0, [r3, #0]
 8004d66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004d6a:	9302      	str	r3, [sp, #8]
 8004d6c:	2302      	movs	r3, #2
 8004d6e:	9301      	str	r3, [sp, #4]
 8004d70:	f107 0308 	add.w	r3, r7, #8
 8004d74:	9300      	str	r3, [sp, #0]
 8004d76:	2301      	movs	r3, #1
 8004d78:	2200      	movs	r2, #0
 8004d7a:	2122      	movs	r1, #34	; 0x22
 8004d7c:	f002 ff48 	bl	8007c10 <HAL_I2C_Mem_Read>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d13c      	bne.n	8004e00 <rda5807_init+0xb0>
    stx[0] = '\0';
    for (int i = 0; i < 64; i++) sprintf(stx+strlen(stx)," %02x", buf11[i]);
    Report(1, "[%s] %s\r\n", __func__, stx);
#endif

    rda5807_SoftReset();
 8004d86:	f000 f927 	bl	8004fd8 <rda5807_SoftReset>
    if (devError & devRDA) goto err_out;
 8004d8a:	4b27      	ldr	r3, [pc, #156]	; (8004e28 <rda5807_init+0xd8>)
 8004d8c:	881b      	ldrh	r3, [r3, #0]
 8004d8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d136      	bne.n	8004e04 <rda5807_init+0xb4>

    rda5807_SetupDefault();
 8004d96:	f000 f949 	bl	800502c <rda5807_SetupDefault>
    if (devError & devRDA) goto err_out;
 8004d9a:	4b23      	ldr	r3, [pc, #140]	; (8004e28 <rda5807_init+0xd8>)
 8004d9c:	881b      	ldrh	r3, [r3, #0]
 8004d9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d130      	bne.n	8004e08 <rda5807_init+0xb8>

    uint16_t fr = (uint16_t)(*freq * 10);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	edd3 7a00 	vldr	s15, [r3]
 8004dac:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004db0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004db4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004db8:	ee17 3a90 	vmov	r3, s15
 8004dbc:	817b      	strh	r3, [r7, #10]
    rda5807_SetFreq_In100Khz(fr);
 8004dbe:	897b      	ldrh	r3, [r7, #10]
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f000 fa79 	bl	80052b8 <rda5807_SetFreq_In100Khz>
    //
    HAL_Delay(200);
 8004dc6:	20c8      	movs	r0, #200	; 0xc8
 8004dc8:	f001 fe92 	bl	8006af0 <HAL_Delay>
    //
    *freq = (float)rda5807_GetFreq_In100Khz();
 8004dcc:	f000 faee 	bl	80053ac <rda5807_GetFreq_In100Khz>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	ee07 3a90 	vmov	s15, r3
 8004dd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	edc3 7a00 	vstr	s15, [r3]
    *freq /= 10;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	ed93 7a00 	vldr	s14, [r3]
 8004de6:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8004dea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	edc3 7a00 	vstr	s15, [r3]
#ifdef SET_RDA_DEBUG
    Report(1, "[%s] Freq: %.2f\r\n", __func__, *freq);//rda5807_GetFreq_In100Khz());
#endif

    HAL_Delay(100);
 8004df4:	2064      	movs	r0, #100	; 0x64
 8004df6:	f001 fe7b 	bl	8006af0 <HAL_Delay>

    return *id;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	781b      	ldrb	r3, [r3, #0]
 8004dfe:	e00d      	b.n	8004e1c <rda5807_init+0xcc>
    	goto err_out;
 8004e00:	bf00      	nop
 8004e02:	e002      	b.n	8004e0a <rda5807_init+0xba>
    if (devError & devRDA) goto err_out;
 8004e04:	bf00      	nop
 8004e06:	e000      	b.n	8004e0a <rda5807_init+0xba>
    if (devError & devRDA) goto err_out;
 8004e08:	bf00      	nop

err_out:
	devError |= devRDA;
 8004e0a:	4b07      	ldr	r3, [pc, #28]	; (8004e28 <rda5807_init+0xd8>)
 8004e0c:	881b      	ldrh	r3, [r3, #0]
 8004e0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e12:	b29a      	uxth	r2, r3
 8004e14:	4b04      	ldr	r3, [pc, #16]	; (8004e28 <rda5807_init+0xd8>)
 8004e16:	801a      	strh	r2, [r3, #0]
    return *id;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	781b      	ldrb	r3, [r3, #0]
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3710      	adds	r7, #16
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}
 8004e24:	200001fc 	.word	0x200001fc
 8004e28:	20001480 	.word	0x20001480

08004e2c <rda5807_rssi>:
//==============================================================================
uint16_t rda5807_rssi()
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b082      	sub	sp, #8
 8004e30:	af00      	add	r7, sp, #0
uint16_t word = 0;
 8004e32:	2300      	movs	r3, #0
 8004e34:	80fb      	strh	r3, [r7, #6]

    rda5807_read(0x0B, &word, 1);
 8004e36:	1dbb      	adds	r3, r7, #6
 8004e38:	2201      	movs	r2, #1
 8004e3a:	4619      	mov	r1, r3
 8004e3c:	200b      	movs	r0, #11
 8004e3e:	f000 f85d 	bl	8004efc <rda5807_read>

    return (word >> 9);
 8004e42:	88fb      	ldrh	r3, [r7, #6]
 8004e44:	0a5b      	lsrs	r3, r3, #9
 8004e46:	b29b      	uxth	r3, r3
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3708      	adds	r7, #8
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}

08004e50 <rda5807_bytes_change>:

//==============================================================================
//        pBuff 
//==============================================================================
void rda5807_bytes_change(uint8_t *pBuff, uint8_t count)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b085      	sub	sp, #20
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	460b      	mov	r3, r1
 8004e5a:	70fb      	strb	r3, [r7, #3]
    while (count > 1) {    //      
 8004e5c:	e010      	b.n	8004e80 <rda5807_bytes_change+0x30>
        uint8_t Temp = *(pBuff + 1);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	785b      	ldrb	r3, [r3, #1]
 8004e62:	73fb      	strb	r3, [r7, #15]
        *(pBuff + 1) = *pBuff;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	3301      	adds	r3, #1
 8004e68:	687a      	ldr	r2, [r7, #4]
 8004e6a:	7812      	ldrb	r2, [r2, #0]
 8004e6c:	701a      	strb	r2, [r3, #0]
        *pBuff = Temp;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	7bfa      	ldrb	r2, [r7, #15]
 8004e72:	701a      	strb	r2, [r3, #0]
        pBuff += 2;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	3302      	adds	r3, #2
 8004e78:	607b      	str	r3, [r7, #4]
        count -= 2;
 8004e7a:	78fb      	ldrb	r3, [r7, #3]
 8004e7c:	3b02      	subs	r3, #2
 8004e7e:	70fb      	strb	r3, [r7, #3]
    while (count > 1) {    //      
 8004e80:	78fb      	ldrb	r3, [r7, #3]
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d8eb      	bhi.n	8004e5e <rda5807_bytes_change+0xe>
    }
}
 8004e86:	bf00      	nop
 8004e88:	bf00      	nop
 8004e8a:	3714      	adds	r7, #20
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr

08004e94 <rda5807_write_regfile>:
//==============================================================================
//    rda5807   (- RegNum)   0x02
//  I2C- RDA5807_SeqAccess_Addr
//==============================================================================
void rda5807_write_regfile(uint16_t *pBuff, uint8_t RegNum)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af02      	add	r7, sp, #8
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	460b      	mov	r3, r1
 8004e9e:	70fb      	strb	r3, [r7, #3]
    err = i2cm_Start(I2Cx, RDA5807_SeqAccess_Addr, 0, RDA5807_TO);
    if (err) {
        Error_Handler();
    } //*/

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 8004ea0:	78fb      	ldrb	r3, [r7, #3]
 8004ea2:	005b      	lsls	r3, r3, #1
 8004ea4:	b2db      	uxtb	r3, r3
 8004ea6:	4619      	mov	r1, r3
 8004ea8:	6878      	ldr	r0, [r7, #4]
 8004eaa:	f7ff ffd1 	bl	8004e50 <rda5807_bytes_change>

//    err = i2cm_WriteBuff(I2Cx, (uint8_t *) pBuff, RegNum << 1, RDA5807_TO);
//    i2cm_Stop(I2Cx, RDA5807_TO);

    if (HAL_I2C_Master_Transmit(i2cRDA, (uint16_t)RDA5807_SeqAccess_Addr, (uint8_t *)pBuff, RegNum << 1, RDA5807_TO) != HAL_OK) {
 8004eae:	4b11      	ldr	r3, [pc, #68]	; (8004ef4 <rda5807_write_regfile+0x60>)
 8004eb0:	6818      	ldr	r0, [r3, #0]
 8004eb2:	78fb      	ldrb	r3, [r7, #3]
 8004eb4:	b29b      	uxth	r3, r3
 8004eb6:	005b      	lsls	r3, r3, #1
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004ebe:	9200      	str	r2, [sp, #0]
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	2120      	movs	r1, #32
 8004ec4:	f002 fc9c 	bl	8007800 <HAL_I2C_Master_Transmit>
 8004ec8:	4603      	mov	r3, r0
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d006      	beq.n	8004edc <rda5807_write_regfile+0x48>
    	devError |= devRDA;
 8004ece:	4b0a      	ldr	r3, [pc, #40]	; (8004ef8 <rda5807_write_regfile+0x64>)
 8004ed0:	881b      	ldrh	r3, [r3, #0]
 8004ed2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ed6:	b29a      	uxth	r2, r3
 8004ed8:	4b07      	ldr	r3, [pc, #28]	; (8004ef8 <rda5807_write_regfile+0x64>)
 8004eda:	801a      	strh	r2, [r3, #0]
    }

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 8004edc:	78fb      	ldrb	r3, [r7, #3]
 8004ede:	005b      	lsls	r3, r3, #1
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	4619      	mov	r1, r3
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	f7ff ffb3 	bl	8004e50 <rda5807_bytes_change>
}
 8004eea:	bf00      	nop
 8004eec:	3708      	adds	r7, #8
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	200001fc 	.word	0x200001fc
 8004ef8:	20001480 	.word	0x20001480

08004efc <rda5807_read>:
//==============================================================================
//    rda5807   (- RegNum)   RegAddr
//  I2C- RDA5807_RandAccess_Addr (    rda5800)
//==============================================================================
void rda5807_read(uint8_t RegAddr, uint16_t *pBuff, uint8_t RegNum)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b086      	sub	sp, #24
 8004f00:	af04      	add	r7, sp, #16
 8004f02:	4603      	mov	r3, r0
 8004f04:	6039      	str	r1, [r7, #0]
 8004f06:	71fb      	strb	r3, [r7, #7]
 8004f08:	4613      	mov	r3, r2
 8004f0a:	71bb      	strb	r3, [r7, #6]
        Error_Handler();
    }
    // 
    i2cm_ReadBuffAndStop(I2Cx, (uint8_t *) pBuff, RegNum << 1, RDA5807_TO); //*/

    if (HAL_I2C_Mem_Read(i2cRDA, RDA5807_RandAccess_Addr,
 8004f0c:	4b13      	ldr	r3, [pc, #76]	; (8004f5c <rda5807_read+0x60>)
 8004f0e:	6818      	ldr	r0, [r3, #0]
 8004f10:	79fb      	ldrb	r3, [r7, #7]
 8004f12:	b29a      	uxth	r2, r3
 8004f14:	79bb      	ldrb	r3, [r7, #6]
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	005b      	lsls	r3, r3, #1
 8004f1a:	b29b      	uxth	r3, r3
 8004f1c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004f20:	9102      	str	r1, [sp, #8]
 8004f22:	9301      	str	r3, [sp, #4]
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	9300      	str	r3, [sp, #0]
 8004f28:	2301      	movs	r3, #1
 8004f2a:	2122      	movs	r1, #34	; 0x22
 8004f2c:	f002 fe70 	bl	8007c10 <HAL_I2C_Mem_Read>
 8004f30:	4603      	mov	r3, r0
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d006      	beq.n	8004f44 <rda5807_read+0x48>
    				     RegAddr, I2C_MEMADD_SIZE_8BIT,
						 (uint8_t *)pBuff, RegNum << 1,
						 RDA5807_TO) != HAL_OK) {
    	devError |= devRDA;
 8004f36:	4b0a      	ldr	r3, [pc, #40]	; (8004f60 <rda5807_read+0x64>)
 8004f38:	881b      	ldrh	r3, [r3, #0]
 8004f3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f3e:	b29a      	uxth	r2, r3
 8004f40:	4b07      	ldr	r3, [pc, #28]	; (8004f60 <rda5807_read+0x64>)
 8004f42:	801a      	strh	r2, [r3, #0]
    }

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 8004f44:	79bb      	ldrb	r3, [r7, #6]
 8004f46:	005b      	lsls	r3, r3, #1
 8004f48:	b2db      	uxtb	r3, r3
 8004f4a:	4619      	mov	r1, r3
 8004f4c:	6838      	ldr	r0, [r7, #0]
 8004f4e:	f7ff ff7f 	bl	8004e50 <rda5807_bytes_change>
}
 8004f52:	bf00      	nop
 8004f54:	3708      	adds	r7, #8
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}
 8004f5a:	bf00      	nop
 8004f5c:	200001fc 	.word	0x200001fc
 8004f60:	20001480 	.word	0x20001480

08004f64 <rda5807_write>:
//==============================================================================
//    rda5807   (- RegNum)   RegAddr
//  I2C- RDA5807_RandAccess_Addr (    rda5800)
//==============================================================================
void rda5807_write(uint8_t RegAddr, uint16_t *pBuff, uint8_t RegNum)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b086      	sub	sp, #24
 8004f68:	af04      	add	r7, sp, #16
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	6039      	str	r1, [r7, #0]
 8004f6e:	71fb      	strb	r3, [r7, #7]
 8004f70:	4613      	mov	r3, r2
 8004f72:	71bb      	strb	r3, [r7, #6]

    if (i2cm_WriteBuff(I2Cx, &RegAddr, 1, RDA5807_TO)) {
        Error_Handler();
    } //*/

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 8004f74:	79bb      	ldrb	r3, [r7, #6]
 8004f76:	005b      	lsls	r3, r3, #1
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	4619      	mov	r1, r3
 8004f7c:	6838      	ldr	r0, [r7, #0]
 8004f7e:	f7ff ff67 	bl	8004e50 <rda5807_bytes_change>

    //err = i2cm_WriteBuff(I2Cx, (uint8_t *) pBuff, RegNum << 1, RDA5807_TO);
    //i2cm_Stop(I2Cx, RDA5807_TO);

    if (HAL_I2C_Mem_Write(i2cRDA,
 8004f82:	4b13      	ldr	r3, [pc, #76]	; (8004fd0 <rda5807_write+0x6c>)
 8004f84:	6818      	ldr	r0, [r3, #0]
 8004f86:	79fb      	ldrb	r3, [r7, #7]
 8004f88:	b29a      	uxth	r2, r3
 8004f8a:	79bb      	ldrb	r3, [r7, #6]
 8004f8c:	b29b      	uxth	r3, r3
 8004f8e:	005b      	lsls	r3, r3, #1
 8004f90:	b29b      	uxth	r3, r3
 8004f92:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004f96:	9102      	str	r1, [sp, #8]
 8004f98:	9301      	str	r3, [sp, #4]
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	9300      	str	r3, [sp, #0]
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	2122      	movs	r1, #34	; 0x22
 8004fa2:	f002 fd21 	bl	80079e8 <HAL_I2C_Mem_Write>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d006      	beq.n	8004fba <rda5807_write+0x56>
    					  RDA5807_RandAccess_Addr,
						  RegAddr, I2C_MEMADD_SIZE_8BIT,
						  (uint8_t *)pBuff, RegNum << 1,
						  RDA5807_TO) != HAL_OK) {
    	devError |= devRDA;
 8004fac:	4b09      	ldr	r3, [pc, #36]	; (8004fd4 <rda5807_write+0x70>)
 8004fae:	881b      	ldrh	r3, [r3, #0]
 8004fb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fb4:	b29a      	uxth	r2, r3
 8004fb6:	4b07      	ldr	r3, [pc, #28]	; (8004fd4 <rda5807_write+0x70>)
 8004fb8:	801a      	strh	r2, [r3, #0]
    }

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 8004fba:	79bb      	ldrb	r3, [r7, #6]
 8004fbc:	005b      	lsls	r3, r3, #1
 8004fbe:	b2db      	uxtb	r3, r3
 8004fc0:	4619      	mov	r1, r3
 8004fc2:	6838      	ldr	r0, [r7, #0]
 8004fc4:	f7ff ff44 	bl	8004e50 <rda5807_bytes_change>
}
 8004fc8:	bf00      	nop
 8004fca:	3708      	adds	r7, #8
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}
 8004fd0:	200001fc 	.word	0x200001fc
 8004fd4:	20001480 	.word	0x20001480

08004fd8 <rda5807_SoftReset>:

//==============================================================================
//     rda5807
//==============================================================================
void rda5807_SoftReset()
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b082      	sub	sp, #8
 8004fdc:	af00      	add	r7, sp, #0
tReg02h reg02;

    rda5807_read(2, (uint16_t *)&reg02, 1);
 8004fde:	1d3b      	adds	r3, r7, #4
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	4619      	mov	r1, r3
 8004fe4:	2002      	movs	r0, #2
 8004fe6:	f7ff ff89 	bl	8004efc <rda5807_read>

	reg02.bENABLE = 1;
 8004fea:	793b      	ldrb	r3, [r7, #4]
 8004fec:	f043 0301 	orr.w	r3, r3, #1
 8004ff0:	713b      	strb	r3, [r7, #4]
	reg02.bSOFT_RESET = 1;
 8004ff2:	793b      	ldrb	r3, [r7, #4]
 8004ff4:	f043 0302 	orr.w	r3, r3, #2
 8004ff8:	713b      	strb	r3, [r7, #4]
    rda5807_write(2, (uint16_t *)&reg02, 1);
 8004ffa:	1d3b      	adds	r3, r7, #4
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	4619      	mov	r1, r3
 8005000:	2002      	movs	r0, #2
 8005002:	f7ff ffaf 	bl	8004f64 <rda5807_write>

    reg02.bENABLE = 1;
 8005006:	793b      	ldrb	r3, [r7, #4]
 8005008:	f043 0301 	orr.w	r3, r3, #1
 800500c:	713b      	strb	r3, [r7, #4]
    reg02.bSOFT_RESET = 0;
 800500e:	793b      	ldrb	r3, [r7, #4]
 8005010:	f36f 0341 	bfc	r3, #1, #1
 8005014:	713b      	strb	r3, [r7, #4]
    rda5807_write(2, (uint16_t *)&reg02, 1);
 8005016:	1d3b      	adds	r3, r7, #4
 8005018:	2201      	movs	r2, #1
 800501a:	4619      	mov	r1, r3
 800501c:	2002      	movs	r0, #2
 800501e:	f7ff ffa1 	bl	8004f64 <rda5807_write>
}
 8005022:	bf00      	nop
 8005024:	3708      	adds	r7, #8
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}
	...

0800502c <rda5807_SetupDefault>:

//==============================================================================
//     rda5807
//==============================================================================
void rda5807_SetupDefault()
{
 800502c:	b580      	push	{r7, lr}
 800502e:	af00      	add	r7, sp, #0
	tReg06h Reg06;
	tReg07h Reg07;
} Buffs;*/

    //  0x02
    Buffs.Reg02.bENABLE = 1;
 8005030:	4a6b      	ldr	r2, [pc, #428]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 8005032:	7813      	ldrb	r3, [r2, #0]
 8005034:	f043 0301 	orr.w	r3, r3, #1
 8005038:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSOFT_RESET = 0;
 800503a:	4a69      	ldr	r2, [pc, #420]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 800503c:	7813      	ldrb	r3, [r2, #0]
 800503e:	f36f 0341 	bfc	r3, #1, #1
 8005042:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bNEW_METHOD = 1;
 8005044:	4a66      	ldr	r2, [pc, #408]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 8005046:	7813      	ldrb	r3, [r2, #0]
 8005048:	f043 0304 	orr.w	r3, r3, #4
 800504c:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bRDS_EN = 1;
 800504e:	4a64      	ldr	r2, [pc, #400]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 8005050:	7813      	ldrb	r3, [r2, #0]
 8005052:	f043 0308 	orr.w	r3, r3, #8
 8005056:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bCLK_MODE = 0;        // 32.768
 8005058:	4a61      	ldr	r2, [pc, #388]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 800505a:	7813      	ldrb	r3, [r2, #0]
 800505c:	f36f 1306 	bfc	r3, #4, #3
 8005060:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSKMODE = 0;
 8005062:	4a5f      	ldr	r2, [pc, #380]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 8005064:	7813      	ldrb	r3, [r2, #0]
 8005066:	f36f 13c7 	bfc	r3, #7, #1
 800506a:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSEEK = 0;
 800506c:	4a5c      	ldr	r2, [pc, #368]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 800506e:	7853      	ldrb	r3, [r2, #1]
 8005070:	f36f 0300 	bfc	r3, #0, #1
 8005074:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bSEEKUP = 1;
 8005076:	4a5a      	ldr	r2, [pc, #360]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 8005078:	7853      	ldrb	r3, [r2, #1]
 800507a:	f043 0302 	orr.w	r3, r3, #2
 800507e:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bRCLK_DirectInput = 0;
 8005080:	4a57      	ldr	r2, [pc, #348]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 8005082:	7853      	ldrb	r3, [r2, #1]
 8005084:	f36f 0382 	bfc	r3, #2, #1
 8005088:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bRCLK_NonCalibMode = 0;
 800508a:	4a55      	ldr	r2, [pc, #340]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 800508c:	7853      	ldrb	r3, [r2, #1]
 800508e:	f36f 03c3 	bfc	r3, #3, #1
 8005092:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bBASS = 0;
 8005094:	4a52      	ldr	r2, [pc, #328]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 8005096:	7853      	ldrb	r3, [r2, #1]
 8005098:	f36f 1304 	bfc	r3, #4, #1
 800509c:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bMONO = 0;
 800509e:	4a50      	ldr	r2, [pc, #320]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 80050a0:	7853      	ldrb	r3, [r2, #1]
 80050a2:	f36f 1345 	bfc	r3, #5, #1
 80050a6:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bDMUTE = 1;
 80050a8:	4a4d      	ldr	r2, [pc, #308]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 80050aa:	7853      	ldrb	r3, [r2, #1]
 80050ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80050b0:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bDHIZ = 1;
 80050b2:	4a4b      	ldr	r2, [pc, #300]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 80050b4:	7853      	ldrb	r3, [r2, #1]
 80050b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050ba:	7053      	strb	r3, [r2, #1]
    //  0x03
    Buffs.Reg03.bSPACE = 0;//Step;//0;   //   - 0 = 100 
 80050bc:	4a48      	ldr	r2, [pc, #288]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 80050be:	7893      	ldrb	r3, [r2, #2]
 80050c0:	f36f 0301 	bfc	r3, #0, #2
 80050c4:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bBAND = Band;//2;//0;    //  2 - 76108 MHz
 80050c6:	4b47      	ldr	r3, [pc, #284]	; (80051e4 <rda5807_SetupDefault+0x1b8>)
 80050c8:	781b      	ldrb	r3, [r3, #0]
 80050ca:	f003 0303 	and.w	r3, r3, #3
 80050ce:	b2d9      	uxtb	r1, r3
 80050d0:	4a43      	ldr	r2, [pc, #268]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 80050d2:	7893      	ldrb	r3, [r2, #2]
 80050d4:	f361 0383 	bfi	r3, r1, #2, #2
 80050d8:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bTUNE = 1;
 80050da:	4a41      	ldr	r2, [pc, #260]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 80050dc:	7893      	ldrb	r3, [r2, #2]
 80050de:	f043 0310 	orr.w	r3, r3, #16
 80050e2:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bDIRECT_MODE = 0;
 80050e4:	4a3e      	ldr	r2, [pc, #248]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 80050e6:	7893      	ldrb	r3, [r2, #2]
 80050e8:	f36f 1345 	bfc	r3, #5, #1
 80050ec:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bCHAN = 0;
 80050ee:	4a3c      	ldr	r2, [pc, #240]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 80050f0:	8853      	ldrh	r3, [r2, #2]
 80050f2:	f36f 138f 	bfc	r3, #6, #10
 80050f6:	8053      	strh	r3, [r2, #2]
    //  0x04
    Buffs.Reg04.bRSVD1 = 0;
 80050f8:	4b39      	ldr	r3, [pc, #228]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 80050fa:	2200      	movs	r2, #0
 80050fc:	711a      	strb	r2, [r3, #4]
    Buffs.Reg04.bAFCD = 0;
 80050fe:	4a38      	ldr	r2, [pc, #224]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 8005100:	7953      	ldrb	r3, [r2, #5]
 8005102:	f36f 0300 	bfc	r3, #0, #1
 8005106:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bSOFTMUTE_EN = 1;
 8005108:	4a35      	ldr	r2, [pc, #212]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 800510a:	7953      	ldrb	r3, [r2, #5]
 800510c:	f043 0302 	orr.w	r3, r3, #2
 8005110:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bRSVD2 = 0;
 8005112:	4a33      	ldr	r2, [pc, #204]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 8005114:	7953      	ldrb	r3, [r2, #5]
 8005116:	f36f 0382 	bfc	r3, #2, #1
 800511a:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bDE = 0;
 800511c:	4a30      	ldr	r2, [pc, #192]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 800511e:	7953      	ldrb	r3, [r2, #5]
 8005120:	f36f 03c3 	bfc	r3, #3, #1
 8005124:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bRSVD3 = 0;
 8005126:	4a2e      	ldr	r2, [pc, #184]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 8005128:	7953      	ldrb	r3, [r2, #5]
 800512a:	f36f 1307 	bfc	r3, #4, #4
 800512e:	7153      	strb	r3, [r2, #5]
    //  0x05
    Buffs.Reg05.bVOLUME = 0;
 8005130:	4a2b      	ldr	r2, [pc, #172]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 8005132:	7993      	ldrb	r3, [r2, #6]
 8005134:	f36f 0303 	bfc	r3, #0, #4
 8005138:	7193      	strb	r3, [r2, #6]
    Buffs.Reg05.bANT_GAIN = 0;
 800513a:	4a29      	ldr	r2, [pc, #164]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 800513c:	7993      	ldrb	r3, [r2, #6]
 800513e:	f36f 1305 	bfc	r3, #4, #2
 8005142:	7193      	strb	r3, [r2, #6]
    Buffs.Reg05.bANT_TYPE = ANT_TYPE_Both;//ANT_TYPE_External;//ANT_TYPE_Headphones;//ANT_TYPE_Both;
 8005144:	4a26      	ldr	r2, [pc, #152]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 8005146:	7993      	ldrb	r3, [r2, #6]
 8005148:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800514c:	7193      	strb	r3, [r2, #6]
    Buffs.Reg05.bSEEKTH = 8;
 800514e:	4a24      	ldr	r2, [pc, #144]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 8005150:	79d3      	ldrb	r3, [r2, #7]
 8005152:	2108      	movs	r1, #8
 8005154:	f361 0303 	bfi	r3, r1, #0, #4
 8005158:	71d3      	strb	r3, [r2, #7]
    Buffs.Reg05.bRSVD3 = 0;
 800515a:	4a21      	ldr	r2, [pc, #132]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 800515c:	79d3      	ldrb	r3, [r2, #7]
 800515e:	f36f 1306 	bfc	r3, #4, #3
 8005162:	71d3      	strb	r3, [r2, #7]
    Buffs.Reg05.bINT_MODE = 1;
 8005164:	4a1e      	ldr	r2, [pc, #120]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 8005166:	79d3      	ldrb	r3, [r2, #7]
 8005168:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800516c:	71d3      	strb	r3, [r2, #7]
    //  0x06
    Buffs.Reg06.bRSVD1 = 0;
 800516e:	4a1c      	ldr	r2, [pc, #112]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 8005170:	8913      	ldrh	r3, [r2, #8]
 8005172:	f36f 030c 	bfc	r3, #0, #13
 8005176:	8113      	strh	r3, [r2, #8]
    Buffs.Reg06.bOPEN_MODE = 0;
 8005178:	4a19      	ldr	r2, [pc, #100]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 800517a:	7a53      	ldrb	r3, [r2, #9]
 800517c:	f36f 1346 	bfc	r3, #5, #2
 8005180:	7253      	strb	r3, [r2, #9]
    Buffs.Reg06.bRSVD2 = 0;
 8005182:	4a17      	ldr	r2, [pc, #92]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 8005184:	7a53      	ldrb	r3, [r2, #9]
 8005186:	f36f 13c7 	bfc	r3, #7, #1
 800518a:	7253      	strb	r3, [r2, #9]
    //  0x07
    Buffs.Reg07.bFREQ_MODE = 0;
 800518c:	4a14      	ldr	r2, [pc, #80]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 800518e:	7a93      	ldrb	r3, [r2, #10]
 8005190:	f36f 0300 	bfc	r3, #0, #1
 8005194:	7293      	strb	r3, [r2, #10]
    Buffs.Reg07.bSOFTBLEND_EN = 1;
 8005196:	4a12      	ldr	r2, [pc, #72]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 8005198:	7a93      	ldrb	r3, [r2, #10]
 800519a:	f043 0302 	orr.w	r3, r3, #2
 800519e:	7293      	strb	r3, [r2, #10]
    Buffs.Reg07.bSEEK_TH_OLD = 0;
 80051a0:	4a0f      	ldr	r2, [pc, #60]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 80051a2:	7a93      	ldrb	r3, [r2, #10]
 80051a4:	f36f 0387 	bfc	r3, #2, #6
 80051a8:	7293      	strb	r3, [r2, #10]
    Buffs.Reg07.bRSVD1 = 0;
 80051aa:	4a0d      	ldr	r2, [pc, #52]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 80051ac:	7ad3      	ldrb	r3, [r2, #11]
 80051ae:	f36f 0300 	bfc	r3, #0, #1
 80051b2:	72d3      	strb	r3, [r2, #11]
    Buffs.Reg07.b65M_50M_MODE = 1;
 80051b4:	4a0a      	ldr	r2, [pc, #40]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 80051b6:	7ad3      	ldrb	r3, [r2, #11]
 80051b8:	f043 0302 	orr.w	r3, r3, #2
 80051bc:	72d3      	strb	r3, [r2, #11]
    Buffs.Reg07.bTH_SOFRBLEND = 16;
 80051be:	4a08      	ldr	r2, [pc, #32]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 80051c0:	7ad3      	ldrb	r3, [r2, #11]
 80051c2:	2110      	movs	r1, #16
 80051c4:	f361 0386 	bfi	r3, r1, #2, #5
 80051c8:	72d3      	strb	r3, [r2, #11]
    Buffs.Reg07.bRSVD2 = 0;
 80051ca:	4a05      	ldr	r2, [pc, #20]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 80051cc:	7ad3      	ldrb	r3, [r2, #11]
 80051ce:	f36f 13c7 	bfc	r3, #7, #1
 80051d2:	72d3      	strb	r3, [r2, #11]

    //      
    rda5807_write_regfile((uint16_t *)&(Buffs.Reg02), 6);
 80051d4:	2106      	movs	r1, #6
 80051d6:	4802      	ldr	r0, [pc, #8]	; (80051e0 <rda5807_SetupDefault+0x1b4>)
 80051d8:	f7ff fe5c 	bl	8004e94 <rda5807_write_regfile>
}
 80051dc:	bf00      	nop
 80051de:	bd80      	pop	{r7, pc}
 80051e0:	20004010 	.word	0x20004010
 80051e4:	200001e0 	.word	0x200001e0

080051e8 <rda5807_SetVolume>:

//==============================================================================
//     (0..16)  rda5807.  Value=0  MUTE
//==============================================================================
void rda5807_SetVolume(uint8_t Value)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b084      	sub	sp, #16
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	4603      	mov	r3, r0
 80051f0:	71fb      	strb	r3, [r7, #7]
//tReg02h Reg02;
//tReg05h Reg05;
uint8_t Mute = Value ? 0 : 1;
 80051f2:	79fb      	ldrb	r3, [r7, #7]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	bf0c      	ite	eq
 80051f8:	2301      	moveq	r3, #1
 80051fa:	2300      	movne	r3, #0
 80051fc:	b2db      	uxtb	r3, r3
 80051fe:	73fb      	strb	r3, [r7, #15]

    if (Value > 16) Value = 16;
 8005200:	79fb      	ldrb	r3, [r7, #7]
 8005202:	2b10      	cmp	r3, #16
 8005204:	d901      	bls.n	800520a <rda5807_SetVolume+0x22>
 8005206:	2310      	movs	r3, #16
 8005208:	71fb      	strb	r3, [r7, #7]

    Value--;    //    Volume  1 ,    
 800520a:	79fb      	ldrb	r3, [r7, #7]
 800520c:	3b01      	subs	r3, #1
 800520e:	71fb      	strb	r3, [r7, #7]

    if (!Mute) {
 8005210:	7bfb      	ldrb	r3, [r7, #15]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d112      	bne.n	800523c <rda5807_SetVolume+0x54>
        //   0x05
        rda5807_read(5, (uint16_t *)&Buffs.Reg05, 1);
 8005216:	2201      	movs	r2, #1
 8005218:	4915      	ldr	r1, [pc, #84]	; (8005270 <rda5807_SetVolume+0x88>)
 800521a:	2005      	movs	r0, #5
 800521c:	f7ff fe6e 	bl	8004efc <rda5807_read>
        //    VOLUME
        Buffs.Reg05.bVOLUME = Value;
 8005220:	79fb      	ldrb	r3, [r7, #7]
 8005222:	f003 030f 	and.w	r3, r3, #15
 8005226:	b2d9      	uxtb	r1, r3
 8005228:	4a12      	ldr	r2, [pc, #72]	; (8005274 <rda5807_SetVolume+0x8c>)
 800522a:	7993      	ldrb	r3, [r2, #6]
 800522c:	f361 0303 	bfi	r3, r1, #0, #4
 8005230:	7193      	strb	r3, [r2, #6]
        //   0x05
        rda5807_write(5, (uint16_t *)&Buffs.Reg05, 1);
 8005232:	2201      	movs	r2, #1
 8005234:	490e      	ldr	r1, [pc, #56]	; (8005270 <rda5807_SetVolume+0x88>)
 8005236:	2005      	movs	r0, #5
 8005238:	f7ff fe94 	bl	8004f64 <rda5807_write>
    }

    //   0x02
    rda5807_read(2, (uint16_t *)&Buffs.Reg02, 1);
 800523c:	2201      	movs	r2, #1
 800523e:	490d      	ldr	r1, [pc, #52]	; (8005274 <rda5807_SetVolume+0x8c>)
 8005240:	2002      	movs	r0, #2
 8005242:	f7ff fe5b 	bl	8004efc <rda5807_read>
    //    VOLUME
    Buffs.Reg02.bDMUTE = Mute ? 0 : 1;
 8005246:	7bfb      	ldrb	r3, [r7, #15]
 8005248:	2b00      	cmp	r3, #0
 800524a:	bf0c      	ite	eq
 800524c:	2301      	moveq	r3, #1
 800524e:	2300      	movne	r3, #0
 8005250:	b2d9      	uxtb	r1, r3
 8005252:	4a08      	ldr	r2, [pc, #32]	; (8005274 <rda5807_SetVolume+0x8c>)
 8005254:	7853      	ldrb	r3, [r2, #1]
 8005256:	f361 1386 	bfi	r3, r1, #6, #1
 800525a:	7053      	strb	r3, [r2, #1]
    //   0x02
    rda5807_write(2, (uint16_t *)&Buffs.Reg02, 1);
 800525c:	2201      	movs	r2, #1
 800525e:	4905      	ldr	r1, [pc, #20]	; (8005274 <rda5807_SetVolume+0x8c>)
 8005260:	2002      	movs	r0, #2
 8005262:	f7ff fe7f 	bl	8004f64 <rda5807_write>
}
 8005266:	bf00      	nop
 8005268:	3710      	adds	r7, #16
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
 800526e:	bf00      	nop
 8005270:	20004016 	.word	0x20004016
 8005274:	20004010 	.word	0x20004010

08005278 <rda5807_SetBassBoost>:

//==============================================================================
//  / BassBoost
//==============================================================================
void rda5807_SetBassBoost(uint8_t Value)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b082      	sub	sp, #8
 800527c:	af00      	add	r7, sp, #0
 800527e:	4603      	mov	r3, r0
 8005280:	71fb      	strb	r3, [r7, #7]
//tReg02h Reg02;

    //   0x02
    rda5807_read(2, (uint16_t *)&Buffs.Reg02, 1);
 8005282:	2201      	movs	r2, #1
 8005284:	490b      	ldr	r1, [pc, #44]	; (80052b4 <rda5807_SetBassBoost+0x3c>)
 8005286:	2002      	movs	r0, #2
 8005288:	f7ff fe38 	bl	8004efc <rda5807_read>
    //    BASS
    Buffs.Reg02.bBASS = (Value) ? 1 : 0;
 800528c:	79fb      	ldrb	r3, [r7, #7]
 800528e:	2b00      	cmp	r3, #0
 8005290:	bf14      	ite	ne
 8005292:	2301      	movne	r3, #1
 8005294:	2300      	moveq	r3, #0
 8005296:	b2d9      	uxtb	r1, r3
 8005298:	4a06      	ldr	r2, [pc, #24]	; (80052b4 <rda5807_SetBassBoost+0x3c>)
 800529a:	7853      	ldrb	r3, [r2, #1]
 800529c:	f361 1304 	bfi	r3, r1, #4, #1
 80052a0:	7053      	strb	r3, [r2, #1]
    //   0x02
    rda5807_write(2, (uint16_t *)&Buffs.Reg02, 1);
 80052a2:	2201      	movs	r2, #1
 80052a4:	4903      	ldr	r1, [pc, #12]	; (80052b4 <rda5807_SetBassBoost+0x3c>)
 80052a6:	2002      	movs	r0, #2
 80052a8:	f7ff fe5c 	bl	8004f64 <rda5807_write>
}
 80052ac:	bf00      	nop
 80052ae:	3708      	adds	r7, #8
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}
 80052b4:	20004010 	.word	0x20004010

080052b8 <rda5807_SetFreq_In100Khz>:
//==============================================================================
//     Freq100kHz    rda5807   .
//          STR   0x0A ( rda5807_Get_SeekTuneReadyFlag)
//==============================================================================
void rda5807_SetFreq_In100Khz(uint16_t Freq100kHz)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b084      	sub	sp, #16
 80052bc:	af00      	add	r7, sp, #0
 80052be:	4603      	mov	r3, r0
 80052c0:	80fb      	strh	r3, [r7, #6]
//tReg03h Reg03;
uint16_t l = 870, r = 1080;
 80052c2:	f240 3366 	movw	r3, #870	; 0x366
 80052c6:	81fb      	strh	r3, [r7, #14]
 80052c8:	f44f 6387 	mov.w	r3, #1080	; 0x438
 80052cc:	81bb      	strh	r3, [r7, #12]

    //      Buffs.Reg03.bBAND
	switch (Buffs.Reg03.bBAND) {    //  87108 MHz
 80052ce:	4b33      	ldr	r3, [pc, #204]	; (800539c <rda5807_SetFreq_In100Khz+0xe4>)
 80052d0:	789b      	ldrb	r3, [r3, #2]
 80052d2:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80052d6:	b2db      	uxtb	r3, r3
 80052d8:	2b03      	cmp	r3, #3
 80052da:	d011      	beq.n	8005300 <rda5807_SetFreq_In100Khz+0x48>
 80052dc:	2b03      	cmp	r3, #3
 80052de:	dc16      	bgt.n	800530e <rda5807_SetFreq_In100Khz+0x56>
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d002      	beq.n	80052ea <rda5807_SetFreq_In100Khz+0x32>
 80052e4:	2b02      	cmp	r3, #2
 80052e6:	d007      	beq.n	80052f8 <rda5807_SetFreq_In100Khz+0x40>
 80052e8:	e011      	b.n	800530e <rda5807_SetFreq_In100Khz+0x56>
		//case 0:// 00 = 87108 MHz (US/Europe)
		//break;
		case 1:// 01 = 7691 MHz (Japan)
			l = 760;
 80052ea:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 80052ee:	81fb      	strh	r3, [r7, #14]
			r = 910;
 80052f0:	f240 338e 	movw	r3, #910	; 0x38e
 80052f4:	81bb      	strh	r3, [r7, #12]
		break;
 80052f6:	e00a      	b.n	800530e <rda5807_SetFreq_In100Khz+0x56>
		case 2:// 10 = 76108 MHz (world wide)
			l = 760;
 80052f8:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 80052fc:	81fb      	strh	r3, [r7, #14]
		break;
 80052fe:	e006      	b.n	800530e <rda5807_SetFreq_In100Khz+0x56>
		case 3:// 11 = 65 76 MHz (East Europe) or 50-65MHz
			l = 650;
 8005300:	f240 238a 	movw	r3, #650	; 0x28a
 8005304:	81fb      	strh	r3, [r7, #14]
			r = 760;
 8005306:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 800530a:	81bb      	strh	r3, [r7, #12]
		break;
 800530c:	bf00      	nop
	}
	lBand = ((float)l) / 10;
 800530e:	89fb      	ldrh	r3, [r7, #14]
 8005310:	ee07 3a90 	vmov	s15, r3
 8005314:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005318:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800531c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005320:	4b1f      	ldr	r3, [pc, #124]	; (80053a0 <rda5807_SetFreq_In100Khz+0xe8>)
 8005322:	edc3 7a00 	vstr	s15, [r3]
	rBand = ((float)r) / 10;
 8005326:	89bb      	ldrh	r3, [r7, #12]
 8005328:	ee07 3a90 	vmov	s15, r3
 800532c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005330:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8005334:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005338:	4b1a      	ldr	r3, [pc, #104]	; (80053a4 <rda5807_SetFreq_In100Khz+0xec>)
 800533a:	edc3 7a00 	vstr	s15, [r3]

    if (Freq100kHz < l)  Freq100kHz = l;
 800533e:	88fa      	ldrh	r2, [r7, #6]
 8005340:	89fb      	ldrh	r3, [r7, #14]
 8005342:	429a      	cmp	r2, r3
 8005344:	d201      	bcs.n	800534a <rda5807_SetFreq_In100Khz+0x92>
 8005346:	89fb      	ldrh	r3, [r7, #14]
 8005348:	80fb      	strh	r3, [r7, #6]
    if (Freq100kHz > r) Freq100kHz = r;
 800534a:	88fa      	ldrh	r2, [r7, #6]
 800534c:	89bb      	ldrh	r3, [r7, #12]
 800534e:	429a      	cmp	r2, r3
 8005350:	d901      	bls.n	8005356 <rda5807_SetFreq_In100Khz+0x9e>
 8005352:	89bb      	ldrh	r3, [r7, #12]
 8005354:	80fb      	strh	r3, [r7, #6]

    //    (left)
    Freq100kHz -= l;
 8005356:	88fa      	ldrh	r2, [r7, #6]
 8005358:	89fb      	ldrh	r3, [r7, #14]
 800535a:	1ad3      	subs	r3, r2, r3
 800535c:	80fb      	strh	r3, [r7, #6]

    //   0x03
    rda5807_read(3, (uint16_t *)&Buffs.Reg03, 1);
 800535e:	2201      	movs	r2, #1
 8005360:	4911      	ldr	r1, [pc, #68]	; (80053a8 <rda5807_SetFreq_In100Khz+0xf0>)
 8005362:	2003      	movs	r0, #3
 8005364:	f7ff fdca 	bl	8004efc <rda5807_read>
    //    CHAN
    Buffs.Reg03.bCHAN = Freq100kHz;
 8005368:	88fb      	ldrh	r3, [r7, #6]
 800536a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800536e:	b299      	uxth	r1, r3
 8005370:	4a0a      	ldr	r2, [pc, #40]	; (800539c <rda5807_SetFreq_In100Khz+0xe4>)
 8005372:	8853      	ldrh	r3, [r2, #2]
 8005374:	f361 138f 	bfi	r3, r1, #6, #10
 8005378:	8053      	strh	r3, [r2, #2]
    //      
    Buffs.Reg03.bTUNE = 1;
 800537a:	4a08      	ldr	r2, [pc, #32]	; (800539c <rda5807_SetFreq_In100Khz+0xe4>)
 800537c:	7893      	ldrb	r3, [r2, #2]
 800537e:	f043 0310 	orr.w	r3, r3, #16
 8005382:	7093      	strb	r3, [r2, #2]
    //   0x03
    rda5807_write(3, (uint16_t *)&Buffs.Reg03, 1);
 8005384:	2201      	movs	r2, #1
 8005386:	4908      	ldr	r1, [pc, #32]	; (80053a8 <rda5807_SetFreq_In100Khz+0xf0>)
 8005388:	2003      	movs	r0, #3
 800538a:	f7ff fdeb 	bl	8004f64 <rda5807_write>

    HAL_Delay(50);
 800538e:	2032      	movs	r0, #50	; 0x32
 8005390:	f001 fbae 	bl	8006af0 <HAL_Delay>
}
 8005394:	bf00      	nop
 8005396:	3710      	adds	r7, #16
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}
 800539c:	20004010 	.word	0x20004010
 80053a0:	20003cf8 	.word	0x20003cf8
 80053a4:	20003cfc 	.word	0x20003cfc
 80053a8:	20004012 	.word	0x20004012

080053ac <rda5807_GetFreq_In100Khz>:

//==============================================================================
//    ,    rda5807
//==============================================================================
uint16_t rda5807_GetFreq_In100Khz()
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b082      	sub	sp, #8
 80053b0:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 80053b2:	2201      	movs	r2, #1
 80053b4:	491b      	ldr	r1, [pc, #108]	; (8005424 <rda5807_GetFreq_In100Khz+0x78>)
 80053b6:	200a      	movs	r0, #10
 80053b8:	f7ff fda0 	bl	8004efc <rda5807_read>

    uint16_t Freq100kHz = Buffs.Reg0A.bREADCHAN;
 80053bc:	4b1a      	ldr	r3, [pc, #104]	; (8005428 <rda5807_GetFreq_In100Khz+0x7c>)
 80053be:	8a1b      	ldrh	r3, [r3, #16]
 80053c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80053c4:	b29b      	uxth	r3, r3
 80053c6:	80bb      	strh	r3, [r7, #4]

    if (Freq100kHz == 319) return 0;
 80053c8:	88bb      	ldrh	r3, [r7, #4]
 80053ca:	f240 123f 	movw	r2, #319	; 0x13f
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d101      	bne.n	80053d6 <rda5807_GetFreq_In100Khz+0x2a>
 80053d2:	2300      	movs	r3, #0
 80053d4:	e021      	b.n	800541a <rda5807_GetFreq_In100Khz+0x6e>

    //    (87 )
    uint16_t left = 870;
 80053d6:	f240 3366 	movw	r3, #870	; 0x366
 80053da:	80fb      	strh	r3, [r7, #6]
    switch (Buffs.Reg03.bBAND) {    //  87108 MHz
 80053dc:	4b12      	ldr	r3, [pc, #72]	; (8005428 <rda5807_GetFreq_In100Khz+0x7c>)
 80053de:	789b      	ldrb	r3, [r3, #2]
 80053e0:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	2b03      	cmp	r3, #3
 80053e8:	d00e      	beq.n	8005408 <rda5807_GetFreq_In100Khz+0x5c>
 80053ea:	2b03      	cmp	r3, #3
 80053ec:	dc10      	bgt.n	8005410 <rda5807_GetFreq_In100Khz+0x64>
 80053ee:	2b01      	cmp	r3, #1
 80053f0:	d002      	beq.n	80053f8 <rda5807_GetFreq_In100Khz+0x4c>
 80053f2:	2b02      	cmp	r3, #2
 80053f4:	d004      	beq.n	8005400 <rda5807_GetFreq_In100Khz+0x54>
 80053f6:	e00b      	b.n	8005410 <rda5807_GetFreq_In100Khz+0x64>
    	//case 0:// 00 = 87108 MHz (US/Europe)
    	//break;
    	case 1:// 01 = 7691 MHz (Japan)
    		left = 760;
 80053f8:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 80053fc:	80fb      	strh	r3, [r7, #6]
    	break;
 80053fe:	e007      	b.n	8005410 <rda5807_GetFreq_In100Khz+0x64>
    	case 2:// 10 = 76108 MHz (world wide)
    		left = 760;
 8005400:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8005404:	80fb      	strh	r3, [r7, #6]
    	break;
 8005406:	e003      	b.n	8005410 <rda5807_GetFreq_In100Khz+0x64>
    	case 3:// 11 = 65 76 MHz (East Europe) or 50-65MHz
    		left = 650;
 8005408:	f240 238a 	movw	r3, #650	; 0x28a
 800540c:	80fb      	strh	r3, [r7, #6]
    	break;
 800540e:	bf00      	nop
    }
    Freq100kHz += left;
 8005410:	88ba      	ldrh	r2, [r7, #4]
 8005412:	88fb      	ldrh	r3, [r7, #6]
 8005414:	4413      	add	r3, r2
 8005416:	80bb      	strh	r3, [r7, #4]

    return Freq100kHz;
 8005418:	88bb      	ldrh	r3, [r7, #4]
}
 800541a:	4618      	mov	r0, r3
 800541c:	3708      	adds	r7, #8
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
 8005422:	bf00      	nop
 8005424:	20004020 	.word	0x20004020
 8005428:	20004010 	.word	0x20004010

0800542c <rda5807_StartSeek>:

//==============================================================================
//     /
//==============================================================================
void rda5807_StartSeek(uint8_t Up)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b082      	sub	sp, #8
 8005430:	af00      	add	r7, sp, #0
 8005432:	4603      	mov	r3, r0
 8005434:	71fb      	strb	r3, [r7, #7]
//tReg02h Reg02;

    //   0x02
    rda5807_read(0x02, (uint16_t *)&Buffs.Reg02, 1);
 8005436:	2201      	movs	r2, #1
 8005438:	4910      	ldr	r1, [pc, #64]	; (800547c <rda5807_StartSeek+0x50>)
 800543a:	2002      	movs	r0, #2
 800543c:	f7ff fd5e 	bl	8004efc <rda5807_read>

    Buffs.Reg02.bSKMODE = 1;          // 07 Seek Mode (0 = wrap at the upper or lower band limit and continue seeking; 1 = stop seeking at the upper or lower band limit)
 8005440:	4a0e      	ldr	r2, [pc, #56]	; (800547c <rda5807_StartSeek+0x50>)
 8005442:	7813      	ldrb	r3, [r2, #0]
 8005444:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005448:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSEEK = 1;            // 08 Seek (0 = Disable stop seek; 1 = Enable)
 800544a:	4a0c      	ldr	r2, [pc, #48]	; (800547c <rda5807_StartSeek+0x50>)
 800544c:	7853      	ldrb	r3, [r2, #1]
 800544e:	f043 0301 	orr.w	r3, r3, #1
 8005452:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bSEEKUP = Up ? 1 : 0; // 09 Seek Up (0 = Seek down; 1 = Seek up)
 8005454:	79fb      	ldrb	r3, [r7, #7]
 8005456:	2b00      	cmp	r3, #0
 8005458:	bf14      	ite	ne
 800545a:	2301      	movne	r3, #1
 800545c:	2300      	moveq	r3, #0
 800545e:	b2d9      	uxtb	r1, r3
 8005460:	4a06      	ldr	r2, [pc, #24]	; (800547c <rda5807_StartSeek+0x50>)
 8005462:	7853      	ldrb	r3, [r2, #1]
 8005464:	f361 0341 	bfi	r3, r1, #1, #1
 8005468:	7053      	strb	r3, [r2, #1]

    //   0x02
    rda5807_write(0x02, (uint16_t *)&Buffs.Reg02, 1);
 800546a:	2201      	movs	r2, #1
 800546c:	4903      	ldr	r1, [pc, #12]	; (800547c <rda5807_StartSeek+0x50>)
 800546e:	2002      	movs	r0, #2
 8005470:	f7ff fd78 	bl	8004f64 <rda5807_write>
}
 8005474:	bf00      	nop
 8005476:	3708      	adds	r7, #8
 8005478:	46bd      	mov	sp, r7
 800547a:	bd80      	pop	{r7, pc}
 800547c:	20004010 	.word	0x20004010

08005480 <rda5807_Get_SeekTuneReadyFlag>:
//==============================================================================
//     STR (SeekTuneReadyFlag)
// SeekTuneReadyFlag=1         .
//==============================================================================
uint8_t rda5807_Get_SeekTuneReadyFlag()
{
 8005480:	b580      	push	{r7, lr}
 8005482:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 8005484:	2201      	movs	r2, #1
 8005486:	4905      	ldr	r1, [pc, #20]	; (800549c <rda5807_Get_SeekTuneReadyFlag+0x1c>)
 8005488:	200a      	movs	r0, #10
 800548a:	f7ff fd37 	bl	8004efc <rda5807_read>

    return Buffs.Reg0A.bSTC;
 800548e:	4b04      	ldr	r3, [pc, #16]	; (80054a0 <rda5807_Get_SeekTuneReadyFlag+0x20>)
 8005490:	7c5b      	ldrb	r3, [r3, #17]
 8005492:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005496:	b2db      	uxtb	r3, r3
}
 8005498:	4618      	mov	r0, r3
 800549a:	bd80      	pop	{r7, pc}
 800549c:	20004020 	.word	0x20004020
 80054a0:	20004010 	.word	0x20004010

080054a4 <rda5807_Get_StereoMonoFlag>:
//==============================================================================
//==============================================================================
bool rda5807_Get_StereoMonoFlag()
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 80054a8:	2201      	movs	r2, #1
 80054aa:	4908      	ldr	r1, [pc, #32]	; (80054cc <rda5807_Get_StereoMonoFlag+0x28>)
 80054ac:	200a      	movs	r0, #10
 80054ae:	f7ff fd25 	bl	8004efc <rda5807_read>

    return Buffs.Reg0A.bST;     // Stereo Indicator (0 = Mono; 1 = Stereo)
 80054b2:	4b07      	ldr	r3, [pc, #28]	; (80054d0 <rda5807_Get_StereoMonoFlag+0x2c>)
 80054b4:	7c5b      	ldrb	r3, [r3, #17]
 80054b6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	2b00      	cmp	r3, #0
 80054be:	bf14      	ite	ne
 80054c0:	2301      	movne	r3, #1
 80054c2:	2300      	moveq	r3, #0
 80054c4:	b2db      	uxtb	r3, r3
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	20004020 	.word	0x20004020
 80054d0:	20004010 	.word	0x20004010

080054d4 <rda5807_Get_Channel>:
//==============================================================================
uint16_t rda5807_Get_Channel()
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 80054d8:	2201      	movs	r2, #1
 80054da:	4905      	ldr	r1, [pc, #20]	; (80054f0 <rda5807_Get_Channel+0x1c>)
 80054dc:	200a      	movs	r0, #10
 80054de:	f7ff fd0d 	bl	8004efc <rda5807_read>

    return Buffs.Reg0A.bREADCHAN;    // 0-9 Read Channel.
 80054e2:	4b04      	ldr	r3, [pc, #16]	; (80054f4 <rda5807_Get_Channel+0x20>)
 80054e4:	8a1b      	ldrh	r3, [r3, #16]
 80054e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80054ea:	b29b      	uxth	r3, r3
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	bd80      	pop	{r7, pc}
 80054f0:	20004020 	.word	0x20004020
 80054f4:	20004010 	.word	0x20004010

080054f8 <rda5807_Set_Band>:
//==============================================================================
uint8_t rda5807_Set_Band(uint8_t band)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b084      	sub	sp, #16
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	4603      	mov	r3, r0
 8005500:	71fb      	strb	r3, [r7, #7]
	if (band > 3) return 1;
 8005502:	79fb      	ldrb	r3, [r7, #7]
 8005504:	2b03      	cmp	r3, #3
 8005506:	d901      	bls.n	800550c <rda5807_Set_Band+0x14>
 8005508:	2301      	movs	r3, #1
 800550a:	e054      	b.n	80055b6 <rda5807_Set_Band+0xbe>

    //   3
    rda5807_read(3, (uint16_t *)&Buffs.Reg03, 1);
 800550c:	2201      	movs	r2, #1
 800550e:	492c      	ldr	r1, [pc, #176]	; (80055c0 <rda5807_Set_Band+0xc8>)
 8005510:	2003      	movs	r0, #3
 8005512:	f7ff fcf3 	bl	8004efc <rda5807_read>

    Buffs.Reg03.bBAND = band;
 8005516:	79fb      	ldrb	r3, [r7, #7]
 8005518:	f003 0303 	and.w	r3, r3, #3
 800551c:	b2d9      	uxtb	r1, r3
 800551e:	4a29      	ldr	r2, [pc, #164]	; (80055c4 <rda5807_Set_Band+0xcc>)
 8005520:	7893      	ldrb	r3, [r2, #2]
 8005522:	f361 0383 	bfi	r3, r1, #2, #2
 8005526:	7093      	strb	r3, [r2, #2]

    rda5807_write(3, (uint16_t *)&Buffs.Reg03, 1);
 8005528:	2201      	movs	r2, #1
 800552a:	4925      	ldr	r1, [pc, #148]	; (80055c0 <rda5807_Set_Band+0xc8>)
 800552c:	2003      	movs	r0, #3
 800552e:	f7ff fd19 	bl	8004f64 <rda5807_write>

    uint16_t l = 870, r = 1080;
 8005532:	f240 3366 	movw	r3, #870	; 0x366
 8005536:	81fb      	strh	r3, [r7, #14]
 8005538:	f44f 6387 	mov.w	r3, #1080	; 0x438
 800553c:	81bb      	strh	r3, [r7, #12]

    switch (Buffs.Reg03.bBAND) {    //  87108 MHz
 800553e:	4b21      	ldr	r3, [pc, #132]	; (80055c4 <rda5807_Set_Band+0xcc>)
 8005540:	789b      	ldrb	r3, [r3, #2]
 8005542:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8005546:	b2db      	uxtb	r3, r3
 8005548:	2b03      	cmp	r3, #3
 800554a:	d011      	beq.n	8005570 <rda5807_Set_Band+0x78>
 800554c:	2b03      	cmp	r3, #3
 800554e:	dc16      	bgt.n	800557e <rda5807_Set_Band+0x86>
 8005550:	2b01      	cmp	r3, #1
 8005552:	d002      	beq.n	800555a <rda5807_Set_Band+0x62>
 8005554:	2b02      	cmp	r3, #2
 8005556:	d007      	beq.n	8005568 <rda5807_Set_Band+0x70>
 8005558:	e011      	b.n	800557e <rda5807_Set_Band+0x86>
    	//case 0:// 00 = 87108 MHz (US/Europe)
    	//break;
    	case 1:// 01 = 7691 MHz (Japan)
    		l = 760;
 800555a:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 800555e:	81fb      	strh	r3, [r7, #14]
    		r = 910;
 8005560:	f240 338e 	movw	r3, #910	; 0x38e
 8005564:	81bb      	strh	r3, [r7, #12]
    	break;
 8005566:	e00a      	b.n	800557e <rda5807_Set_Band+0x86>
    	case 2:// 10 = 76108 MHz (world wide)
    		l = 760;
 8005568:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 800556c:	81fb      	strh	r3, [r7, #14]
    	break;
 800556e:	e006      	b.n	800557e <rda5807_Set_Band+0x86>
    	case 3:// 11 = 65 76 MHz (East Europe) or 50-65MHz
    		l = 650;
 8005570:	f240 238a 	movw	r3, #650	; 0x28a
 8005574:	81fb      	strh	r3, [r7, #14]
    		r = 760;
 8005576:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 800557a:	81bb      	strh	r3, [r7, #12]
    	break;
 800557c:	bf00      	nop
    }
    lBand = ((float)l) / 10;
 800557e:	89fb      	ldrh	r3, [r7, #14]
 8005580:	ee07 3a90 	vmov	s15, r3
 8005584:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005588:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800558c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005590:	4b0d      	ldr	r3, [pc, #52]	; (80055c8 <rda5807_Set_Band+0xd0>)
 8005592:	edc3 7a00 	vstr	s15, [r3]
    rBand = ((float)r) / 10;
 8005596:	89bb      	ldrh	r3, [r7, #12]
 8005598:	ee07 3a90 	vmov	s15, r3
 800559c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80055a0:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80055a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80055a8:	4b08      	ldr	r3, [pc, #32]	; (80055cc <rda5807_Set_Band+0xd4>)
 80055aa:	edc3 7a00 	vstr	s15, [r3]

    HAL_Delay(50);
 80055ae:	2032      	movs	r0, #50	; 0x32
 80055b0:	f001 fa9e 	bl	8006af0 <HAL_Delay>

    return 0;
 80055b4:	2300      	movs	r3, #0
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3710      	adds	r7, #16
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}
 80055be:	bf00      	nop
 80055c0:	20004012 	.word	0x20004012
 80055c4:	20004010 	.word	0x20004010
 80055c8:	20003cf8 	.word	0x20003cf8
 80055cc:	20003cfc 	.word	0x20003cfc

080055d0 <rda5807_Set_Mute>:
//==============================================================================
void rda5807_Set_Mute(uint8_t mute)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b082      	sub	sp, #8
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	4603      	mov	r3, r0
 80055d8:	71fb      	strb	r3, [r7, #7]
	//   2
	rda5807_read(2, (uint16_t *)&Buffs.Reg02, 1);
 80055da:	2201      	movs	r2, #1
 80055dc:	490a      	ldr	r1, [pc, #40]	; (8005608 <rda5807_Set_Mute+0x38>)
 80055de:	2002      	movs	r0, #2
 80055e0:	f7ff fc8c 	bl	8004efc <rda5807_read>

	Buffs.Reg02.bDMUTE = mute & 1;
 80055e4:	79fb      	ldrb	r3, [r7, #7]
 80055e6:	f003 0301 	and.w	r3, r3, #1
 80055ea:	b2d9      	uxtb	r1, r3
 80055ec:	4a06      	ldr	r2, [pc, #24]	; (8005608 <rda5807_Set_Mute+0x38>)
 80055ee:	7853      	ldrb	r3, [r2, #1]
 80055f0:	f361 1386 	bfi	r3, r1, #6, #1
 80055f4:	7053      	strb	r3, [r2, #1]

	rda5807_write(2, (uint16_t *)&Buffs.Reg02, 1);
 80055f6:	2201      	movs	r2, #1
 80055f8:	4903      	ldr	r1, [pc, #12]	; (8005608 <rda5807_Set_Mute+0x38>)
 80055fa:	2002      	movs	r0, #2
 80055fc:	f7ff fcb2 	bl	8004f64 <rda5807_write>
}
 8005600:	bf00      	nop
 8005602:	3708      	adds	r7, #8
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}
 8005608:	20004010 	.word	0x20004010

0800560c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800560c:	b480      	push	{r7}
 800560e:	b083      	sub	sp, #12
 8005610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005612:	4b0f      	ldr	r3, [pc, #60]	; (8005650 <HAL_MspInit+0x44>)
 8005614:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005616:	4a0e      	ldr	r2, [pc, #56]	; (8005650 <HAL_MspInit+0x44>)
 8005618:	f043 0301 	orr.w	r3, r3, #1
 800561c:	6613      	str	r3, [r2, #96]	; 0x60
 800561e:	4b0c      	ldr	r3, [pc, #48]	; (8005650 <HAL_MspInit+0x44>)
 8005620:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005622:	f003 0301 	and.w	r3, r3, #1
 8005626:	607b      	str	r3, [r7, #4]
 8005628:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800562a:	4b09      	ldr	r3, [pc, #36]	; (8005650 <HAL_MspInit+0x44>)
 800562c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800562e:	4a08      	ldr	r2, [pc, #32]	; (8005650 <HAL_MspInit+0x44>)
 8005630:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005634:	6593      	str	r3, [r2, #88]	; 0x58
 8005636:	4b06      	ldr	r3, [pc, #24]	; (8005650 <HAL_MspInit+0x44>)
 8005638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800563a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800563e:	603b      	str	r3, [r7, #0]
 8005640:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005642:	bf00      	nop
 8005644:	370c      	adds	r7, #12
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr
 800564e:	bf00      	nop
 8005650:	40021000 	.word	0x40021000

08005654 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b0ac      	sub	sp, #176	; 0xb0
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800565c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005660:	2200      	movs	r2, #0
 8005662:	601a      	str	r2, [r3, #0]
 8005664:	605a      	str	r2, [r3, #4]
 8005666:	609a      	str	r2, [r3, #8]
 8005668:	60da      	str	r2, [r3, #12]
 800566a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800566c:	f107 0314 	add.w	r3, r7, #20
 8005670:	2288      	movs	r2, #136	; 0x88
 8005672:	2100      	movs	r1, #0
 8005674:	4618      	mov	r0, r3
 8005676:	f00c fb55 	bl	8011d24 <memset>
  if(hi2c->Instance==I2C1)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4a57      	ldr	r2, [pc, #348]	; (80057dc <HAL_I2C_MspInit+0x188>)
 8005680:	4293      	cmp	r3, r2
 8005682:	f040 80a7 	bne.w	80057d4 <HAL_I2C_MspInit+0x180>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8005686:	2340      	movs	r3, #64	; 0x40
 8005688:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800568a:	2300      	movs	r3, #0
 800568c:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800568e:	f107 0314 	add.w	r3, r7, #20
 8005692:	4618      	mov	r0, r3
 8005694:	f004 fb02 	bl	8009c9c <HAL_RCCEx_PeriphCLKConfig>
 8005698:	4603      	mov	r3, r0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d001      	beq.n	80056a2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800569e:	f7ff fb45 	bl	8004d2c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80056a2:	4b4f      	ldr	r3, [pc, #316]	; (80057e0 <HAL_I2C_MspInit+0x18c>)
 80056a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056a6:	4a4e      	ldr	r2, [pc, #312]	; (80057e0 <HAL_I2C_MspInit+0x18c>)
 80056a8:	f043 0302 	orr.w	r3, r3, #2
 80056ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80056ae:	4b4c      	ldr	r3, [pc, #304]	; (80057e0 <HAL_I2C_MspInit+0x18c>)
 80056b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056b2:	f003 0302 	and.w	r3, r3, #2
 80056b6:	613b      	str	r3, [r7, #16]
 80056b8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80056ba:	23c0      	movs	r3, #192	; 0xc0
 80056bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80056c0:	2312      	movs	r3, #18
 80056c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056c6:	2300      	movs	r3, #0
 80056c8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80056cc:	2302      	movs	r3, #2
 80056ce:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80056d2:	2304      	movs	r3, #4
 80056d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056d8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80056dc:	4619      	mov	r1, r3
 80056de:	4841      	ldr	r0, [pc, #260]	; (80057e4 <HAL_I2C_MspInit+0x190>)
 80056e0:	f001 fdf2 	bl	80072c8 <HAL_GPIO_Init>

    HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_PB6);
 80056e4:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80056e8:	f003 fc54 	bl	8008f94 <HAL_I2CEx_EnableFastModePlus>

    HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_PB7);
 80056ec:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80056f0:	f003 fc50 	bl	8008f94 <HAL_I2CEx_EnableFastModePlus>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80056f4:	4b3a      	ldr	r3, [pc, #232]	; (80057e0 <HAL_I2C_MspInit+0x18c>)
 80056f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056f8:	4a39      	ldr	r2, [pc, #228]	; (80057e0 <HAL_I2C_MspInit+0x18c>)
 80056fa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80056fe:	6593      	str	r3, [r2, #88]	; 0x58
 8005700:	4b37      	ldr	r3, [pc, #220]	; (80057e0 <HAL_I2C_MspInit+0x18c>)
 8005702:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005704:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005708:	60fb      	str	r3, [r7, #12]
 800570a:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA2_Channel6;
 800570c:	4b36      	ldr	r3, [pc, #216]	; (80057e8 <HAL_I2C_MspInit+0x194>)
 800570e:	4a37      	ldr	r2, [pc, #220]	; (80057ec <HAL_I2C_MspInit+0x198>)
 8005710:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_5;
 8005712:	4b35      	ldr	r3, [pc, #212]	; (80057e8 <HAL_I2C_MspInit+0x194>)
 8005714:	2205      	movs	r2, #5
 8005716:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005718:	4b33      	ldr	r3, [pc, #204]	; (80057e8 <HAL_I2C_MspInit+0x194>)
 800571a:	2200      	movs	r2, #0
 800571c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800571e:	4b32      	ldr	r3, [pc, #200]	; (80057e8 <HAL_I2C_MspInit+0x194>)
 8005720:	2200      	movs	r2, #0
 8005722:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005724:	4b30      	ldr	r3, [pc, #192]	; (80057e8 <HAL_I2C_MspInit+0x194>)
 8005726:	2280      	movs	r2, #128	; 0x80
 8005728:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800572a:	4b2f      	ldr	r3, [pc, #188]	; (80057e8 <HAL_I2C_MspInit+0x194>)
 800572c:	2200      	movs	r2, #0
 800572e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005730:	4b2d      	ldr	r3, [pc, #180]	; (80057e8 <HAL_I2C_MspInit+0x194>)
 8005732:	2200      	movs	r2, #0
 8005734:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8005736:	4b2c      	ldr	r3, [pc, #176]	; (80057e8 <HAL_I2C_MspInit+0x194>)
 8005738:	2200      	movs	r2, #0
 800573a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800573c:	4b2a      	ldr	r3, [pc, #168]	; (80057e8 <HAL_I2C_MspInit+0x194>)
 800573e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005742:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8005744:	4828      	ldr	r0, [pc, #160]	; (80057e8 <HAL_I2C_MspInit+0x194>)
 8005746:	f001 fb3b 	bl	8006dc0 <HAL_DMA_Init>
 800574a:	4603      	mov	r3, r0
 800574c:	2b00      	cmp	r3, #0
 800574e:	d001      	beq.n	8005754 <HAL_I2C_MspInit+0x100>
    {
      Error_Handler();
 8005750:	f7ff faec 	bl	8004d2c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	4a24      	ldr	r2, [pc, #144]	; (80057e8 <HAL_I2C_MspInit+0x194>)
 8005758:	63da      	str	r2, [r3, #60]	; 0x3c
 800575a:	4a23      	ldr	r2, [pc, #140]	; (80057e8 <HAL_I2C_MspInit+0x194>)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8005760:	4b23      	ldr	r3, [pc, #140]	; (80057f0 <HAL_I2C_MspInit+0x19c>)
 8005762:	4a24      	ldr	r2, [pc, #144]	; (80057f4 <HAL_I2C_MspInit+0x1a0>)
 8005764:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_3;
 8005766:	4b22      	ldr	r3, [pc, #136]	; (80057f0 <HAL_I2C_MspInit+0x19c>)
 8005768:	2203      	movs	r2, #3
 800576a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800576c:	4b20      	ldr	r3, [pc, #128]	; (80057f0 <HAL_I2C_MspInit+0x19c>)
 800576e:	2210      	movs	r2, #16
 8005770:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005772:	4b1f      	ldr	r3, [pc, #124]	; (80057f0 <HAL_I2C_MspInit+0x19c>)
 8005774:	2200      	movs	r2, #0
 8005776:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005778:	4b1d      	ldr	r3, [pc, #116]	; (80057f0 <HAL_I2C_MspInit+0x19c>)
 800577a:	2280      	movs	r2, #128	; 0x80
 800577c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800577e:	4b1c      	ldr	r3, [pc, #112]	; (80057f0 <HAL_I2C_MspInit+0x19c>)
 8005780:	2200      	movs	r2, #0
 8005782:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005784:	4b1a      	ldr	r3, [pc, #104]	; (80057f0 <HAL_I2C_MspInit+0x19c>)
 8005786:	2200      	movs	r2, #0
 8005788:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800578a:	4b19      	ldr	r3, [pc, #100]	; (80057f0 <HAL_I2C_MspInit+0x19c>)
 800578c:	2200      	movs	r2, #0
 800578e:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005790:	4b17      	ldr	r3, [pc, #92]	; (80057f0 <HAL_I2C_MspInit+0x19c>)
 8005792:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005796:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8005798:	4815      	ldr	r0, [pc, #84]	; (80057f0 <HAL_I2C_MspInit+0x19c>)
 800579a:	f001 fb11 	bl	8006dc0 <HAL_DMA_Init>
 800579e:	4603      	mov	r3, r0
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d001      	beq.n	80057a8 <HAL_I2C_MspInit+0x154>
    {
      Error_Handler();
 80057a4:	f7ff fac2 	bl	8004d2c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	4a11      	ldr	r2, [pc, #68]	; (80057f0 <HAL_I2C_MspInit+0x19c>)
 80057ac:	639a      	str	r2, [r3, #56]	; 0x38
 80057ae:	4a10      	ldr	r2, [pc, #64]	; (80057f0 <HAL_I2C_MspInit+0x19c>)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80057b4:	2200      	movs	r2, #0
 80057b6:	2100      	movs	r1, #0
 80057b8:	201f      	movs	r0, #31
 80057ba:	f001 fabc 	bl	8006d36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80057be:	201f      	movs	r0, #31
 80057c0:	f001 fad5 	bl	8006d6e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80057c4:	2200      	movs	r2, #0
 80057c6:	2100      	movs	r1, #0
 80057c8:	2020      	movs	r0, #32
 80057ca:	f001 fab4 	bl	8006d36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80057ce:	2020      	movs	r0, #32
 80057d0:	f001 facd 	bl	8006d6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80057d4:	bf00      	nop
 80057d6:	37b0      	adds	r7, #176	; 0xb0
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}
 80057dc:	40005400 	.word	0x40005400
 80057e0:	40021000 	.word	0x40021000
 80057e4:	48000400 	.word	0x48000400
 80057e8:	20000894 	.word	0x20000894
 80057ec:	4002046c 	.word	0x4002046c
 80057f0:	200008dc 	.word	0x200008dc
 80057f4:	4002006c 	.word	0x4002006c

080057f8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b0a4      	sub	sp, #144	; 0x90
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005800:	f107 0308 	add.w	r3, r7, #8
 8005804:	2288      	movs	r2, #136	; 0x88
 8005806:	2100      	movs	r1, #0
 8005808:	4618      	mov	r0, r3
 800580a:	f00c fa8b 	bl	8011d24 <memset>
  if(hrtc->Instance==RTC)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a10      	ldr	r2, [pc, #64]	; (8005854 <HAL_RTC_MspInit+0x5c>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d118      	bne.n	800584a <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8005818:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800581c:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800581e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005822:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005826:	f107 0308 	add.w	r3, r7, #8
 800582a:	4618      	mov	r0, r3
 800582c:	f004 fa36 	bl	8009c9c <HAL_RCCEx_PeriphCLKConfig>
 8005830:	4603      	mov	r3, r0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d001      	beq.n	800583a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8005836:	f7ff fa79 	bl	8004d2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800583a:	4b07      	ldr	r3, [pc, #28]	; (8005858 <HAL_RTC_MspInit+0x60>)
 800583c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005840:	4a05      	ldr	r2, [pc, #20]	; (8005858 <HAL_RTC_MspInit+0x60>)
 8005842:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005846:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800584a:	bf00      	nop
 800584c:	3790      	adds	r7, #144	; 0x90
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}
 8005852:	bf00      	nop
 8005854:	40002800 	.word	0x40002800
 8005858:	40021000 	.word	0x40021000

0800585c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b08c      	sub	sp, #48	; 0x30
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005864:	f107 031c 	add.w	r3, r7, #28
 8005868:	2200      	movs	r2, #0
 800586a:	601a      	str	r2, [r3, #0]
 800586c:	605a      	str	r2, [r3, #4]
 800586e:	609a      	str	r2, [r3, #8]
 8005870:	60da      	str	r2, [r3, #12]
 8005872:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a76      	ldr	r2, [pc, #472]	; (8005a54 <HAL_SPI_MspInit+0x1f8>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d15b      	bne.n	8005936 <HAL_SPI_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800587e:	4b76      	ldr	r3, [pc, #472]	; (8005a58 <HAL_SPI_MspInit+0x1fc>)
 8005880:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005882:	4a75      	ldr	r2, [pc, #468]	; (8005a58 <HAL_SPI_MspInit+0x1fc>)
 8005884:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005888:	6613      	str	r3, [r2, #96]	; 0x60
 800588a:	4b73      	ldr	r3, [pc, #460]	; (8005a58 <HAL_SPI_MspInit+0x1fc>)
 800588c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800588e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005892:	61bb      	str	r3, [r7, #24]
 8005894:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005896:	4b70      	ldr	r3, [pc, #448]	; (8005a58 <HAL_SPI_MspInit+0x1fc>)
 8005898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800589a:	4a6f      	ldr	r2, [pc, #444]	; (8005a58 <HAL_SPI_MspInit+0x1fc>)
 800589c:	f043 0301 	orr.w	r3, r3, #1
 80058a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80058a2:	4b6d      	ldr	r3, [pc, #436]	; (8005a58 <HAL_SPI_MspInit+0x1fc>)
 80058a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058a6:	f003 0301 	and.w	r3, r3, #1
 80058aa:	617b      	str	r3, [r7, #20]
 80058ac:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80058ae:	23a0      	movs	r3, #160	; 0xa0
 80058b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058b2:	2302      	movs	r3, #2
 80058b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058b6:	2300      	movs	r3, #0
 80058b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80058ba:	2303      	movs	r3, #3
 80058bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80058be:	2305      	movs	r3, #5
 80058c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058c2:	f107 031c 	add.w	r3, r7, #28
 80058c6:	4619      	mov	r1, r3
 80058c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80058cc:	f001 fcfc 	bl	80072c8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80058d0:	4b62      	ldr	r3, [pc, #392]	; (8005a5c <HAL_SPI_MspInit+0x200>)
 80058d2:	4a63      	ldr	r2, [pc, #396]	; (8005a60 <HAL_SPI_MspInit+0x204>)
 80058d4:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 80058d6:	4b61      	ldr	r3, [pc, #388]	; (8005a5c <HAL_SPI_MspInit+0x200>)
 80058d8:	2201      	movs	r2, #1
 80058da:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80058dc:	4b5f      	ldr	r3, [pc, #380]	; (8005a5c <HAL_SPI_MspInit+0x200>)
 80058de:	2210      	movs	r2, #16
 80058e0:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80058e2:	4b5e      	ldr	r3, [pc, #376]	; (8005a5c <HAL_SPI_MspInit+0x200>)
 80058e4:	2200      	movs	r2, #0
 80058e6:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80058e8:	4b5c      	ldr	r3, [pc, #368]	; (8005a5c <HAL_SPI_MspInit+0x200>)
 80058ea:	2280      	movs	r2, #128	; 0x80
 80058ec:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80058ee:	4b5b      	ldr	r3, [pc, #364]	; (8005a5c <HAL_SPI_MspInit+0x200>)
 80058f0:	2200      	movs	r2, #0
 80058f2:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80058f4:	4b59      	ldr	r3, [pc, #356]	; (8005a5c <HAL_SPI_MspInit+0x200>)
 80058f6:	2200      	movs	r2, #0
 80058f8:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80058fa:	4b58      	ldr	r3, [pc, #352]	; (8005a5c <HAL_SPI_MspInit+0x200>)
 80058fc:	2200      	movs	r2, #0
 80058fe:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005900:	4b56      	ldr	r3, [pc, #344]	; (8005a5c <HAL_SPI_MspInit+0x200>)
 8005902:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005906:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8005908:	4854      	ldr	r0, [pc, #336]	; (8005a5c <HAL_SPI_MspInit+0x200>)
 800590a:	f001 fa59 	bl	8006dc0 <HAL_DMA_Init>
 800590e:	4603      	mov	r3, r0
 8005910:	2b00      	cmp	r3, #0
 8005912:	d001      	beq.n	8005918 <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8005914:	f7ff fa0a 	bl	8004d2c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	4a50      	ldr	r2, [pc, #320]	; (8005a5c <HAL_SPI_MspInit+0x200>)
 800591c:	655a      	str	r2, [r3, #84]	; 0x54
 800591e:	4a4f      	ldr	r2, [pc, #316]	; (8005a5c <HAL_SPI_MspInit+0x200>)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8005924:	2200      	movs	r2, #0
 8005926:	2100      	movs	r1, #0
 8005928:	2023      	movs	r0, #35	; 0x23
 800592a:	f001 fa04 	bl	8006d36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800592e:	2023      	movs	r0, #35	; 0x23
 8005930:	f001 fa1d 	bl	8006d6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8005934:	e08a      	b.n	8005a4c <HAL_SPI_MspInit+0x1f0>
  else if(hspi->Instance==SPI2)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a4a      	ldr	r2, [pc, #296]	; (8005a64 <HAL_SPI_MspInit+0x208>)
 800593c:	4293      	cmp	r3, r2
 800593e:	f040 8085 	bne.w	8005a4c <HAL_SPI_MspInit+0x1f0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005942:	4b45      	ldr	r3, [pc, #276]	; (8005a58 <HAL_SPI_MspInit+0x1fc>)
 8005944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005946:	4a44      	ldr	r2, [pc, #272]	; (8005a58 <HAL_SPI_MspInit+0x1fc>)
 8005948:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800594c:	6593      	str	r3, [r2, #88]	; 0x58
 800594e:	4b42      	ldr	r3, [pc, #264]	; (8005a58 <HAL_SPI_MspInit+0x1fc>)
 8005950:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005952:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005956:	613b      	str	r3, [r7, #16]
 8005958:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800595a:	4b3f      	ldr	r3, [pc, #252]	; (8005a58 <HAL_SPI_MspInit+0x1fc>)
 800595c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800595e:	4a3e      	ldr	r2, [pc, #248]	; (8005a58 <HAL_SPI_MspInit+0x1fc>)
 8005960:	f043 0302 	orr.w	r3, r3, #2
 8005964:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005966:	4b3c      	ldr	r3, [pc, #240]	; (8005a58 <HAL_SPI_MspInit+0x1fc>)
 8005968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800596a:	f003 0302 	and.w	r3, r3, #2
 800596e:	60fb      	str	r3, [r7, #12]
 8005970:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8005972:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8005976:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005978:	2302      	movs	r3, #2
 800597a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800597c:	2300      	movs	r3, #0
 800597e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005980:	2303      	movs	r3, #3
 8005982:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005984:	2305      	movs	r3, #5
 8005986:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005988:	f107 031c 	add.w	r3, r7, #28
 800598c:	4619      	mov	r1, r3
 800598e:	4836      	ldr	r0, [pc, #216]	; (8005a68 <HAL_SPI_MspInit+0x20c>)
 8005990:	f001 fc9a 	bl	80072c8 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8005994:	4b35      	ldr	r3, [pc, #212]	; (8005a6c <HAL_SPI_MspInit+0x210>)
 8005996:	4a36      	ldr	r2, [pc, #216]	; (8005a70 <HAL_SPI_MspInit+0x214>)
 8005998:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 800599a:	4b34      	ldr	r3, [pc, #208]	; (8005a6c <HAL_SPI_MspInit+0x210>)
 800599c:	2201      	movs	r2, #1
 800599e:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80059a0:	4b32      	ldr	r3, [pc, #200]	; (8005a6c <HAL_SPI_MspInit+0x210>)
 80059a2:	2200      	movs	r2, #0
 80059a4:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80059a6:	4b31      	ldr	r3, [pc, #196]	; (8005a6c <HAL_SPI_MspInit+0x210>)
 80059a8:	2200      	movs	r2, #0
 80059aa:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80059ac:	4b2f      	ldr	r3, [pc, #188]	; (8005a6c <HAL_SPI_MspInit+0x210>)
 80059ae:	2280      	movs	r2, #128	; 0x80
 80059b0:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80059b2:	4b2e      	ldr	r3, [pc, #184]	; (8005a6c <HAL_SPI_MspInit+0x210>)
 80059b4:	2200      	movs	r2, #0
 80059b6:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80059b8:	4b2c      	ldr	r3, [pc, #176]	; (8005a6c <HAL_SPI_MspInit+0x210>)
 80059ba:	2200      	movs	r2, #0
 80059bc:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80059be:	4b2b      	ldr	r3, [pc, #172]	; (8005a6c <HAL_SPI_MspInit+0x210>)
 80059c0:	2200      	movs	r2, #0
 80059c2:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80059c4:	4b29      	ldr	r3, [pc, #164]	; (8005a6c <HAL_SPI_MspInit+0x210>)
 80059c6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80059ca:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80059cc:	4827      	ldr	r0, [pc, #156]	; (8005a6c <HAL_SPI_MspInit+0x210>)
 80059ce:	f001 f9f7 	bl	8006dc0 <HAL_DMA_Init>
 80059d2:	4603      	mov	r3, r0
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d001      	beq.n	80059dc <HAL_SPI_MspInit+0x180>
      Error_Handler();
 80059d8:	f7ff f9a8 	bl	8004d2c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	4a23      	ldr	r2, [pc, #140]	; (8005a6c <HAL_SPI_MspInit+0x210>)
 80059e0:	659a      	str	r2, [r3, #88]	; 0x58
 80059e2:	4a22      	ldr	r2, [pc, #136]	; (8005a6c <HAL_SPI_MspInit+0x210>)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_spi2_tx.Instance = DMA1_Channel5;
 80059e8:	4b22      	ldr	r3, [pc, #136]	; (8005a74 <HAL_SPI_MspInit+0x218>)
 80059ea:	4a23      	ldr	r2, [pc, #140]	; (8005a78 <HAL_SPI_MspInit+0x21c>)
 80059ec:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 80059ee:	4b21      	ldr	r3, [pc, #132]	; (8005a74 <HAL_SPI_MspInit+0x218>)
 80059f0:	2201      	movs	r2, #1
 80059f2:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80059f4:	4b1f      	ldr	r3, [pc, #124]	; (8005a74 <HAL_SPI_MspInit+0x218>)
 80059f6:	2210      	movs	r2, #16
 80059f8:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80059fa:	4b1e      	ldr	r3, [pc, #120]	; (8005a74 <HAL_SPI_MspInit+0x218>)
 80059fc:	2200      	movs	r2, #0
 80059fe:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005a00:	4b1c      	ldr	r3, [pc, #112]	; (8005a74 <HAL_SPI_MspInit+0x218>)
 8005a02:	2280      	movs	r2, #128	; 0x80
 8005a04:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005a06:	4b1b      	ldr	r3, [pc, #108]	; (8005a74 <HAL_SPI_MspInit+0x218>)
 8005a08:	2200      	movs	r2, #0
 8005a0a:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005a0c:	4b19      	ldr	r3, [pc, #100]	; (8005a74 <HAL_SPI_MspInit+0x218>)
 8005a0e:	2200      	movs	r2, #0
 8005a10:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8005a12:	4b18      	ldr	r3, [pc, #96]	; (8005a74 <HAL_SPI_MspInit+0x218>)
 8005a14:	2200      	movs	r2, #0
 8005a16:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005a18:	4b16      	ldr	r3, [pc, #88]	; (8005a74 <HAL_SPI_MspInit+0x218>)
 8005a1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005a1e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8005a20:	4814      	ldr	r0, [pc, #80]	; (8005a74 <HAL_SPI_MspInit+0x218>)
 8005a22:	f001 f9cd 	bl	8006dc0 <HAL_DMA_Init>
 8005a26:	4603      	mov	r3, r0
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d001      	beq.n	8005a30 <HAL_SPI_MspInit+0x1d4>
      Error_Handler();
 8005a2c:	f7ff f97e 	bl	8004d2c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	4a10      	ldr	r2, [pc, #64]	; (8005a74 <HAL_SPI_MspInit+0x218>)
 8005a34:	655a      	str	r2, [r3, #84]	; 0x54
 8005a36:	4a0f      	ldr	r2, [pc, #60]	; (8005a74 <HAL_SPI_MspInit+0x218>)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	2100      	movs	r1, #0
 8005a40:	2024      	movs	r0, #36	; 0x24
 8005a42:	f001 f978 	bl	8006d36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8005a46:	2024      	movs	r0, #36	; 0x24
 8005a48:	f001 f991 	bl	8006d6e <HAL_NVIC_EnableIRQ>
}
 8005a4c:	bf00      	nop
 8005a4e:	3730      	adds	r7, #48	; 0x30
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}
 8005a54:	40013000 	.word	0x40013000
 8005a58:	40021000 	.word	0x40021000
 8005a5c:	20000a10 	.word	0x20000a10
 8005a60:	40020030 	.word	0x40020030
 8005a64:	40003800 	.word	0x40003800
 8005a68:	48000400 	.word	0x48000400
 8005a6c:	20000a58 	.word	0x20000a58
 8005a70:	40020044 	.word	0x40020044
 8005a74:	20000aa0 	.word	0x20000aa0
 8005a78:	40020058 	.word	0x40020058

08005a7c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b084      	sub	sp, #16
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a0d      	ldr	r2, [pc, #52]	; (8005ac0 <HAL_TIM_Base_MspInit+0x44>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d113      	bne.n	8005ab6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005a8e:	4b0d      	ldr	r3, [pc, #52]	; (8005ac4 <HAL_TIM_Base_MspInit+0x48>)
 8005a90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a92:	4a0c      	ldr	r2, [pc, #48]	; (8005ac4 <HAL_TIM_Base_MspInit+0x48>)
 8005a94:	f043 0304 	orr.w	r3, r3, #4
 8005a98:	6593      	str	r3, [r2, #88]	; 0x58
 8005a9a:	4b0a      	ldr	r3, [pc, #40]	; (8005ac4 <HAL_TIM_Base_MspInit+0x48>)
 8005a9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a9e:	f003 0304 	and.w	r3, r3, #4
 8005aa2:	60fb      	str	r3, [r7, #12]
 8005aa4:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 2, 0);
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	2102      	movs	r1, #2
 8005aaa:	201e      	movs	r0, #30
 8005aac:	f001 f943 	bl	8006d36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8005ab0:	201e      	movs	r0, #30
 8005ab2:	f001 f95c 	bl	8006d6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8005ab6:	bf00      	nop
 8005ab8:	3710      	adds	r7, #16
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}
 8005abe:	bf00      	nop
 8005ac0:	40000800 	.word	0x40000800
 8005ac4:	40021000 	.word	0x40021000

08005ac8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b0ac      	sub	sp, #176	; 0xb0
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ad0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	601a      	str	r2, [r3, #0]
 8005ad8:	605a      	str	r2, [r3, #4]
 8005ada:	609a      	str	r2, [r3, #8]
 8005adc:	60da      	str	r2, [r3, #12]
 8005ade:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005ae0:	f107 0314 	add.w	r3, r7, #20
 8005ae4:	2288      	movs	r2, #136	; 0x88
 8005ae6:	2100      	movs	r1, #0
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f00c f91b 	bl	8011d24 <memset>
  if(huart->Instance==USART2)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a3a      	ldr	r2, [pc, #232]	; (8005bdc <HAL_UART_MspInit+0x114>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d16d      	bne.n	8005bd4 <HAL_UART_MspInit+0x10c>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005af8:	2302      	movs	r3, #2
 8005afa:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005afc:	2300      	movs	r3, #0
 8005afe:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005b00:	f107 0314 	add.w	r3, r7, #20
 8005b04:	4618      	mov	r0, r3
 8005b06:	f004 f8c9 	bl	8009c9c <HAL_RCCEx_PeriphCLKConfig>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d001      	beq.n	8005b14 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8005b10:	f7ff f90c 	bl	8004d2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005b14:	4b32      	ldr	r3, [pc, #200]	; (8005be0 <HAL_UART_MspInit+0x118>)
 8005b16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b18:	4a31      	ldr	r2, [pc, #196]	; (8005be0 <HAL_UART_MspInit+0x118>)
 8005b1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005b1e:	6593      	str	r3, [r2, #88]	; 0x58
 8005b20:	4b2f      	ldr	r3, [pc, #188]	; (8005be0 <HAL_UART_MspInit+0x118>)
 8005b22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b28:	613b      	str	r3, [r7, #16]
 8005b2a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005b2c:	4b2c      	ldr	r3, [pc, #176]	; (8005be0 <HAL_UART_MspInit+0x118>)
 8005b2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b30:	4a2b      	ldr	r2, [pc, #172]	; (8005be0 <HAL_UART_MspInit+0x118>)
 8005b32:	f043 0301 	orr.w	r3, r3, #1
 8005b36:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005b38:	4b29      	ldr	r3, [pc, #164]	; (8005be0 <HAL_UART_MspInit+0x118>)
 8005b3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b3c:	f003 0301 	and.w	r3, r3, #1
 8005b40:	60fb      	str	r3, [r7, #12]
 8005b42:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = LOG_TX_Pin|LOG_RX_Pin;
 8005b44:	230c      	movs	r3, #12
 8005b46:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b4a:	2302      	movs	r3, #2
 8005b4c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b50:	2300      	movs	r3, #0
 8005b52:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b56:	2303      	movs	r3, #3
 8005b58:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005b5c:	2307      	movs	r3, #7
 8005b5e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b62:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005b66:	4619      	mov	r1, r3
 8005b68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005b6c:	f001 fbac 	bl	80072c8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8005b70:	4b1c      	ldr	r3, [pc, #112]	; (8005be4 <HAL_UART_MspInit+0x11c>)
 8005b72:	4a1d      	ldr	r2, [pc, #116]	; (8005be8 <HAL_UART_MspInit+0x120>)
 8005b74:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8005b76:	4b1b      	ldr	r3, [pc, #108]	; (8005be4 <HAL_UART_MspInit+0x11c>)
 8005b78:	2202      	movs	r2, #2
 8005b7a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005b7c:	4b19      	ldr	r3, [pc, #100]	; (8005be4 <HAL_UART_MspInit+0x11c>)
 8005b7e:	2210      	movs	r2, #16
 8005b80:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b82:	4b18      	ldr	r3, [pc, #96]	; (8005be4 <HAL_UART_MspInit+0x11c>)
 8005b84:	2200      	movs	r2, #0
 8005b86:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005b88:	4b16      	ldr	r3, [pc, #88]	; (8005be4 <HAL_UART_MspInit+0x11c>)
 8005b8a:	2280      	movs	r2, #128	; 0x80
 8005b8c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005b8e:	4b15      	ldr	r3, [pc, #84]	; (8005be4 <HAL_UART_MspInit+0x11c>)
 8005b90:	2200      	movs	r2, #0
 8005b92:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005b94:	4b13      	ldr	r3, [pc, #76]	; (8005be4 <HAL_UART_MspInit+0x11c>)
 8005b96:	2200      	movs	r2, #0
 8005b98:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8005b9a:	4b12      	ldr	r3, [pc, #72]	; (8005be4 <HAL_UART_MspInit+0x11c>)
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005ba0:	4b10      	ldr	r3, [pc, #64]	; (8005be4 <HAL_UART_MspInit+0x11c>)
 8005ba2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005ba6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005ba8:	480e      	ldr	r0, [pc, #56]	; (8005be4 <HAL_UART_MspInit+0x11c>)
 8005baa:	f001 f909 	bl	8006dc0 <HAL_DMA_Init>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d001      	beq.n	8005bb8 <HAL_UART_MspInit+0xf0>
    {
      Error_Handler();
 8005bb4:	f7ff f8ba 	bl	8004d2c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	4a0a      	ldr	r2, [pc, #40]	; (8005be4 <HAL_UART_MspInit+0x11c>)
 8005bbc:	66da      	str	r2, [r3, #108]	; 0x6c
 8005bbe:	4a09      	ldr	r2, [pc, #36]	; (8005be4 <HAL_UART_MspInit+0x11c>)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	2101      	movs	r1, #1
 8005bc8:	2026      	movs	r0, #38	; 0x26
 8005bca:	f001 f8b4 	bl	8006d36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005bce:	2026      	movs	r0, #38	; 0x26
 8005bd0:	f001 f8cd 	bl	8006d6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8005bd4:	bf00      	nop
 8005bd6:	37b0      	adds	r7, #176	; 0xb0
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	bd80      	pop	{r7, pc}
 8005bdc:	40004400 	.word	0x40004400
 8005be0:	40021000 	.word	0x40021000
 8005be4:	20000bb8 	.word	0x20000bb8
 8005be8:	40020080 	.word	0x40020080

08005bec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005bec:	b480      	push	{r7}
 8005bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005bf0:	e7fe      	b.n	8005bf0 <NMI_Handler+0x4>

08005bf2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005bf2:	b480      	push	{r7}
 8005bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005bf6:	e7fe      	b.n	8005bf6 <HardFault_Handler+0x4>

08005bf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005bfc:	e7fe      	b.n	8005bfc <MemManage_Handler+0x4>

08005bfe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005bfe:	b480      	push	{r7}
 8005c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005c02:	e7fe      	b.n	8005c02 <BusFault_Handler+0x4>

08005c04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005c04:	b480      	push	{r7}
 8005c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005c08:	e7fe      	b.n	8005c08 <UsageFault_Handler+0x4>

08005c0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005c0a:	b480      	push	{r7}
 8005c0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005c0e:	bf00      	nop
 8005c10:	46bd      	mov	sp, r7
 8005c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c16:	4770      	bx	lr

08005c18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005c1c:	bf00      	nop
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c24:	4770      	bx	lr

08005c26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005c26:	b480      	push	{r7}
 8005c28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005c2a:	bf00      	nop
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c32:	4770      	bx	lr

08005c34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005c38:	f000 ff3a 	bl	8006ab0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005c3c:	bf00      	nop
 8005c3e:	bd80      	pop	{r7, pc}

08005c40 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY0_Pin);
 8005c44:	2002      	movs	r0, #2
 8005c46:	f001 fd33 	bl	80076b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8005c4a:	bf00      	nop
 8005c4c:	bd80      	pop	{r7, pc}

08005c4e <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8005c4e:	b580      	push	{r7, lr}
 8005c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY1_Pin);
 8005c52:	2004      	movs	r0, #4
 8005c54:	f001 fd2c 	bl	80076b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8005c58:	bf00      	nop
 8005c5a:	bd80      	pop	{r7, pc}

08005c5c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8005c60:	4802      	ldr	r0, [pc, #8]	; (8005c6c <DMA1_Channel3_IRQHandler+0x10>)
 8005c62:	f001 fa44 	bl	80070ee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8005c66:	bf00      	nop
 8005c68:	bd80      	pop	{r7, pc}
 8005c6a:	bf00      	nop
 8005c6c:	20000a10 	.word	0x20000a10

08005c70 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8005c74:	4802      	ldr	r0, [pc, #8]	; (8005c80 <DMA1_Channel4_IRQHandler+0x10>)
 8005c76:	f001 fa3a 	bl	80070ee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8005c7a:	bf00      	nop
 8005c7c:	bd80      	pop	{r7, pc}
 8005c7e:	bf00      	nop
 8005c80:	20000a58 	.word	0x20000a58

08005c84 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8005c88:	4802      	ldr	r0, [pc, #8]	; (8005c94 <DMA1_Channel5_IRQHandler+0x10>)
 8005c8a:	f001 fa30 	bl	80070ee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8005c8e:	bf00      	nop
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop
 8005c94:	20000aa0 	.word	0x20000aa0

08005c98 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8005c9c:	4802      	ldr	r0, [pc, #8]	; (8005ca8 <DMA1_Channel6_IRQHandler+0x10>)
 8005c9e:	f001 fa26 	bl	80070ee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8005ca2:	bf00      	nop
 8005ca4:	bd80      	pop	{r7, pc}
 8005ca6:	bf00      	nop
 8005ca8:	200008dc 	.word	0x200008dc

08005cac <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005cb0:	4802      	ldr	r0, [pc, #8]	; (8005cbc <DMA1_Channel7_IRQHandler+0x10>)
 8005cb2:	f001 fa1c 	bl	80070ee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8005cb6:	bf00      	nop
 8005cb8:	bd80      	pop	{r7, pc}
 8005cba:	bf00      	nop
 8005cbc:	20000bb8 	.word	0x20000bb8

08005cc0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8005cc4:	4802      	ldr	r0, [pc, #8]	; (8005cd0 <TIM4_IRQHandler+0x10>)
 8005cc6:	f006 fcc0 	bl	800c64a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8005cca:	bf00      	nop
 8005ccc:	bd80      	pop	{r7, pc}
 8005cce:	bf00      	nop
 8005cd0:	20000ae8 	.word	0x20000ae8

08005cd4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8005cd8:	4802      	ldr	r0, [pc, #8]	; (8005ce4 <I2C1_EV_IRQHandler+0x10>)
 8005cda:	f002 f8b3 	bl	8007e44 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8005cde:	bf00      	nop
 8005ce0:	bd80      	pop	{r7, pc}
 8005ce2:	bf00      	nop
 8005ce4:	20000840 	.word	0x20000840

08005ce8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8005cec:	4802      	ldr	r0, [pc, #8]	; (8005cf8 <I2C1_ER_IRQHandler+0x10>)
 8005cee:	f002 f8c3 	bl	8007e78 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8005cf2:	bf00      	nop
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	bf00      	nop
 8005cf8:	20000840 	.word	0x20000840

08005cfc <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8005d00:	4802      	ldr	r0, [pc, #8]	; (8005d0c <SPI1_IRQHandler+0x10>)
 8005d02:	f005 ff75 	bl	800bbf0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8005d06:	bf00      	nop
 8005d08:	bd80      	pop	{r7, pc}
 8005d0a:	bf00      	nop
 8005d0c:	20000948 	.word	0x20000948

08005d10 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8005d14:	4802      	ldr	r0, [pc, #8]	; (8005d20 <SPI2_IRQHandler+0x10>)
 8005d16:	f005 ff6b 	bl	800bbf0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8005d1a:	bf00      	nop
 8005d1c:	bd80      	pop	{r7, pc}
 8005d1e:	bf00      	nop
 8005d20:	200009ac 	.word	0x200009ac

08005d24 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005d28:	4802      	ldr	r0, [pc, #8]	; (8005d34 <USART2_IRQHandler+0x10>)
 8005d2a:	f007 f9ad 	bl	800d088 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005d2e:	bf00      	nop
 8005d30:	bd80      	pop	{r7, pc}
 8005d32:	bf00      	nop
 8005d34:	20000b34 	.word	0x20000b34

08005d38 <DMA2_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA2 channel6 global interrupt.
  */
void DMA2_Channel6_IRQHandler(void)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel6_IRQn 0 */

  /* USER CODE END DMA2_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8005d3c:	4802      	ldr	r0, [pc, #8]	; (8005d48 <DMA2_Channel6_IRQHandler+0x10>)
 8005d3e:	f001 f9d6 	bl	80070ee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel6_IRQn 1 */

  /* USER CODE END DMA2_Channel6_IRQn 1 */
}
 8005d42:	bf00      	nop
 8005d44:	bd80      	pop	{r7, pc}
 8005d46:	bf00      	nop
 8005d48:	20000894 	.word	0x20000894

08005d4c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	af00      	add	r7, sp, #0
	return 1;
 8005d50:	2301      	movs	r3, #1
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr

08005d5c <_kill>:

int _kill(int pid, int sig)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b082      	sub	sp, #8
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005d66:	f00b fef9 	bl	8011b5c <__errno>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	2216      	movs	r2, #22
 8005d6e:	601a      	str	r2, [r3, #0]
	return -1;
 8005d70:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	3708      	adds	r7, #8
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}

08005d7c <_exit>:

void _exit (int status)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b082      	sub	sp, #8
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005d84:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005d88:	6878      	ldr	r0, [r7, #4]
 8005d8a:	f7ff ffe7 	bl	8005d5c <_kill>
	while (1) {}		/* Make sure we hang here */
 8005d8e:	e7fe      	b.n	8005d8e <_exit+0x12>

08005d90 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b086      	sub	sp, #24
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	60f8      	str	r0, [r7, #12]
 8005d98:	60b9      	str	r1, [r7, #8]
 8005d9a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	617b      	str	r3, [r7, #20]
 8005da0:	e00a      	b.n	8005db8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005da2:	f3af 8000 	nop.w
 8005da6:	4601      	mov	r1, r0
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	1c5a      	adds	r2, r3, #1
 8005dac:	60ba      	str	r2, [r7, #8]
 8005dae:	b2ca      	uxtb	r2, r1
 8005db0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	3301      	adds	r3, #1
 8005db6:	617b      	str	r3, [r7, #20]
 8005db8:	697a      	ldr	r2, [r7, #20]
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	dbf0      	blt.n	8005da2 <_read+0x12>
	}

return len;
 8005dc0:	687b      	ldr	r3, [r7, #4]
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	3718      	adds	r7, #24
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}

08005dca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005dca:	b580      	push	{r7, lr}
 8005dcc:	b086      	sub	sp, #24
 8005dce:	af00      	add	r7, sp, #0
 8005dd0:	60f8      	str	r0, [r7, #12]
 8005dd2:	60b9      	str	r1, [r7, #8]
 8005dd4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	617b      	str	r3, [r7, #20]
 8005dda:	e009      	b.n	8005df0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	1c5a      	adds	r2, r3, #1
 8005de0:	60ba      	str	r2, [r7, #8]
 8005de2:	781b      	ldrb	r3, [r3, #0]
 8005de4:	4618      	mov	r0, r3
 8005de6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	3301      	adds	r3, #1
 8005dee:	617b      	str	r3, [r7, #20]
 8005df0:	697a      	ldr	r2, [r7, #20]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	429a      	cmp	r2, r3
 8005df6:	dbf1      	blt.n	8005ddc <_write+0x12>
	}
	return len;
 8005df8:	687b      	ldr	r3, [r7, #4]
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3718      	adds	r7, #24
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}

08005e02 <_close>:

int _close(int file)
{
 8005e02:	b480      	push	{r7}
 8005e04:	b083      	sub	sp, #12
 8005e06:	af00      	add	r7, sp, #0
 8005e08:	6078      	str	r0, [r7, #4]
	return -1;
 8005e0a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	370c      	adds	r7, #12
 8005e12:	46bd      	mov	sp, r7
 8005e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e18:	4770      	bx	lr

08005e1a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005e1a:	b480      	push	{r7}
 8005e1c:	b083      	sub	sp, #12
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	6078      	str	r0, [r7, #4]
 8005e22:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005e2a:	605a      	str	r2, [r3, #4]
	return 0;
 8005e2c:	2300      	movs	r3, #0
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	370c      	adds	r7, #12
 8005e32:	46bd      	mov	sp, r7
 8005e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e38:	4770      	bx	lr

08005e3a <_isatty>:

int _isatty(int file)
{
 8005e3a:	b480      	push	{r7}
 8005e3c:	b083      	sub	sp, #12
 8005e3e:	af00      	add	r7, sp, #0
 8005e40:	6078      	str	r0, [r7, #4]
	return 1;
 8005e42:	2301      	movs	r3, #1
}
 8005e44:	4618      	mov	r0, r3
 8005e46:	370c      	adds	r7, #12
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4e:	4770      	bx	lr

08005e50 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005e50:	b480      	push	{r7}
 8005e52:	b085      	sub	sp, #20
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	60f8      	str	r0, [r7, #12]
 8005e58:	60b9      	str	r1, [r7, #8]
 8005e5a:	607a      	str	r2, [r7, #4]
	return 0;
 8005e5c:	2300      	movs	r3, #0
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3714      	adds	r7, #20
 8005e62:	46bd      	mov	sp, r7
 8005e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e68:	4770      	bx	lr
	...

08005e6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b086      	sub	sp, #24
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005e74:	4a14      	ldr	r2, [pc, #80]	; (8005ec8 <_sbrk+0x5c>)
 8005e76:	4b15      	ldr	r3, [pc, #84]	; (8005ecc <_sbrk+0x60>)
 8005e78:	1ad3      	subs	r3, r2, r3
 8005e7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005e80:	4b13      	ldr	r3, [pc, #76]	; (8005ed0 <_sbrk+0x64>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d102      	bne.n	8005e8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005e88:	4b11      	ldr	r3, [pc, #68]	; (8005ed0 <_sbrk+0x64>)
 8005e8a:	4a12      	ldr	r2, [pc, #72]	; (8005ed4 <_sbrk+0x68>)
 8005e8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005e8e:	4b10      	ldr	r3, [pc, #64]	; (8005ed0 <_sbrk+0x64>)
 8005e90:	681a      	ldr	r2, [r3, #0]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	4413      	add	r3, r2
 8005e96:	693a      	ldr	r2, [r7, #16]
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	d207      	bcs.n	8005eac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005e9c:	f00b fe5e 	bl	8011b5c <__errno>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	220c      	movs	r2, #12
 8005ea4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005ea6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005eaa:	e009      	b.n	8005ec0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005eac:	4b08      	ldr	r3, [pc, #32]	; (8005ed0 <_sbrk+0x64>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005eb2:	4b07      	ldr	r3, [pc, #28]	; (8005ed0 <_sbrk+0x64>)
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	4413      	add	r3, r2
 8005eba:	4a05      	ldr	r2, [pc, #20]	; (8005ed0 <_sbrk+0x64>)
 8005ebc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	3718      	adds	r7, #24
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd80      	pop	{r7, pc}
 8005ec8:	20018000 	.word	0x20018000
 8005ecc:	00000c00 	.word	0x00000c00
 8005ed0:	20004024 	.word	0x20004024
 8005ed4:	200041a8 	.word	0x200041a8

08005ed8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8005edc:	4b06      	ldr	r3, [pc, #24]	; (8005ef8 <SystemInit+0x20>)
 8005ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ee2:	4a05      	ldr	r2, [pc, #20]	; (8005ef8 <SystemInit+0x20>)
 8005ee4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005ee8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8005eec:	bf00      	nop
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr
 8005ef6:	bf00      	nop
 8005ef8:	e000ed00 	.word	0xe000ed00

08005efc <W25_SELECT>:

extern void Report(const uint8_t addTime, const char *fmt, ...);

//------------------------------------------------------------------------------------------

void W25_SELECT()   { W25_SEL(); } //HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_RESET);//set to 0
 8005efc:	b580      	push	{r7, lr}
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	2200      	movs	r2, #0
 8005f02:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005f06:	4802      	ldr	r0, [pc, #8]	; (8005f10 <W25_SELECT+0x14>)
 8005f08:	f001 fba0 	bl	800764c <HAL_GPIO_WritePin>
 8005f0c:	bf00      	nop
 8005f0e:	bd80      	pop	{r7, pc}
 8005f10:	48000400 	.word	0x48000400

08005f14 <W25_UNSELECT>:
void W25_UNSELECT() { W25_UNSEL(); } //HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_SET);//set to 1
 8005f14:	b580      	push	{r7, lr}
 8005f16:	af00      	add	r7, sp, #0
 8005f18:	2201      	movs	r2, #1
 8005f1a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005f1e:	4802      	ldr	r0, [pc, #8]	; (8005f28 <W25_UNSELECT+0x14>)
 8005f20:	f001 fb94 	bl	800764c <HAL_GPIO_WritePin>
 8005f24:	bf00      	nop
 8005f26:	bd80      	pop	{r7, pc}
 8005f28:	48000400 	.word	0x48000400

08005f2c <W25qxx_Spi>:
//void W25_SELECT()   { HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_RESET); }//set to 0
//void W25_UNSELECT() { HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_SET); }//set to 1

//------------------------------------------------------------------------------------------
uint8_t W25qxx_Spi(uint8_t Data)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b086      	sub	sp, #24
 8005f30:	af02      	add	r7, sp, #8
 8005f32:	4603      	mov	r3, r0
 8005f34:	71fb      	strb	r3, [r7, #7]
uint8_t ret;

    HAL_SPI_TransmitReceive(portFLASH, &Data, &ret, 1, min_wait_ms);//HAL_MAX_DELAY);
 8005f36:	4b07      	ldr	r3, [pc, #28]	; (8005f54 <W25qxx_Spi+0x28>)
 8005f38:	6818      	ldr	r0, [r3, #0]
 8005f3a:	23fa      	movs	r3, #250	; 0xfa
 8005f3c:	f107 020f 	add.w	r2, r7, #15
 8005f40:	1df9      	adds	r1, r7, #7
 8005f42:	9300      	str	r3, [sp, #0]
 8005f44:	2301      	movs	r3, #1
 8005f46:	f005 f9c0 	bl	800b2ca <HAL_SPI_TransmitReceive>

    return ret;
 8005f4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3710      	adds	r7, #16
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}
 8005f54:	2000000c 	.word	0x2000000c

08005f58 <W25qxx_Reset>:
//------------------------------------------------------------------------------------------
void W25qxx_Reset(void)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	af00      	add	r7, sp, #0
	W25qxx_Delay(100);
 8005f5c:	2064      	movs	r0, #100	; 0x64
 8005f5e:	f000 fdc7 	bl	8006af0 <HAL_Delay>

	W25_SELECT();
 8005f62:	f7ff ffcb 	bl	8005efc <W25_SELECT>
		W25qxx_Spi(EN_RESET);
 8005f66:	2066      	movs	r0, #102	; 0x66
 8005f68:	f7ff ffe0 	bl	8005f2c <W25qxx_Spi>
		W25qxx_Spi(CHIP_RESET);
 8005f6c:	2099      	movs	r0, #153	; 0x99
 8005f6e:	f7ff ffdd 	bl	8005f2c <W25qxx_Spi>
	W25_UNSELECT();
 8005f72:	f7ff ffcf 	bl	8005f14 <W25_UNSELECT>

	W25qxx_Delay(100);
 8005f76:	2064      	movs	r0, #100	; 0x64
 8005f78:	f000 fdba 	bl	8006af0 <HAL_Delay>
}
 8005f7c:	bf00      	nop
 8005f7e:	bd80      	pop	{r7, pc}

08005f80 <W25qxx_ReadID>:
//------------------------------------------------------------------------------------------
uint32_t W25qxx_ReadID(void)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b084      	sub	sp, #16
 8005f84:	af00      	add	r7, sp, #0
uint32_t Temp[3] = {0};
 8005f86:	1d3b      	adds	r3, r7, #4
 8005f88:	2200      	movs	r2, #0
 8005f8a:	601a      	str	r2, [r3, #0]
 8005f8c:	605a      	str	r2, [r3, #4]
 8005f8e:	609a      	str	r2, [r3, #8]

    W25_SELECT();//set to 0
 8005f90:	f7ff ffb4 	bl	8005efc <W25_SELECT>

    W25qxx_Spi(JEDEC_ID);
 8005f94:	209f      	movs	r0, #159	; 0x9f
 8005f96:	f7ff ffc9 	bl	8005f2c <W25qxx_Spi>
    Temp[0] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8005f9a:	20a5      	movs	r0, #165	; 0xa5
 8005f9c:	f7ff ffc6 	bl	8005f2c <W25qxx_Spi>
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	607b      	str	r3, [r7, #4]
    Temp[1] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8005fa4:	20a5      	movs	r0, #165	; 0xa5
 8005fa6:	f7ff ffc1 	bl	8005f2c <W25qxx_Spi>
 8005faa:	4603      	mov	r3, r0
 8005fac:	60bb      	str	r3, [r7, #8]
    Temp[2] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8005fae:	20a5      	movs	r0, #165	; 0xa5
 8005fb0:	f7ff ffbc 	bl	8005f2c <W25qxx_Spi>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	60fb      	str	r3, [r7, #12]

    W25_UNSELECT();//set to 1
 8005fb8:	f7ff ffac 	bl	8005f14 <W25_UNSELECT>

    return ((Temp[0] << 16) | (Temp[1] << 8) | Temp[2]);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	041a      	lsls	r2, r3, #16
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	021b      	lsls	r3, r3, #8
 8005fc4:	431a      	orrs	r2, r3
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	4313      	orrs	r3, r2
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3710      	adds	r7, #16
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}
	...

08005fd4 <W25qxx_ReadUniqID>:
//------------------------------------------------------------------------------------------
void W25qxx_ReadUniqID(void)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b082      	sub	sp, #8
 8005fd8:	af00      	add	r7, sp, #0
	uint8_t dat[] = {READ_UID, W25QXX_DUMMY_BYTE, W25QXX_DUMMY_BYTE, W25QXX_DUMMY_BYTE, W25QXX_DUMMY_BYTE};
 8005fda:	4a0e      	ldr	r2, [pc, #56]	; (8006014 <W25qxx_ReadUniqID+0x40>)
 8005fdc:	463b      	mov	r3, r7
 8005fde:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005fe2:	6018      	str	r0, [r3, #0]
 8005fe4:	3304      	adds	r3, #4
 8005fe6:	7019      	strb	r1, [r3, #0]
    W25_SELECT();
 8005fe8:	f7ff ff88 	bl	8005efc <W25_SELECT>

    //W25qxx_Spi(READ_UID);
    //for (uint8_t i = 0; i < 4; i++) W25qxx_Spi(W25QXX_DUMMY_BYTE);
    //for (uint8_t i = 0; i < 8; i++) w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
    HAL_SPI_Transmit(portFLASH, dat, sizeof(dat), min_wait_ms);
 8005fec:	4b0a      	ldr	r3, [pc, #40]	; (8006018 <W25qxx_ReadUniqID+0x44>)
 8005fee:	6818      	ldr	r0, [r3, #0]
 8005ff0:	23fa      	movs	r3, #250	; 0xfa
 8005ff2:	4639      	mov	r1, r7
 8005ff4:	2205      	movs	r2, #5
 8005ff6:	f004 feca 	bl	800ad8e <HAL_SPI_Transmit>
    HAL_SPI_Receive(portFLASH, w25qxx.UniqID, 8, min_wait_ms);
 8005ffa:	4b07      	ldr	r3, [pc, #28]	; (8006018 <W25qxx_ReadUniqID+0x44>)
 8005ffc:	6818      	ldr	r0, [r3, #0]
 8005ffe:	23fa      	movs	r3, #250	; 0xfa
 8006000:	2208      	movs	r2, #8
 8006002:	4906      	ldr	r1, [pc, #24]	; (800601c <W25qxx_ReadUniqID+0x48>)
 8006004:	f005 f831 	bl	800b06a <HAL_SPI_Receive>

    W25_UNSELECT();
 8006008:	f7ff ff84 	bl	8005f14 <W25_UNSELECT>
}
 800600c:	bf00      	nop
 800600e:	3708      	adds	r7, #8
 8006010:	46bd      	mov	sp, r7
 8006012:	bd80      	pop	{r7, pc}
 8006014:	08016bfc 	.word	0x08016bfc
 8006018:	2000000c 	.word	0x2000000c
 800601c:	20004029 	.word	0x20004029

08006020 <W25qxx_WriteEnable>:
//------------------------------------------------------------------------------------------
void W25qxx_WriteEnable(void)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	af00      	add	r7, sp, #0
    W25_SELECT();
 8006024:	f7ff ff6a 	bl	8005efc <W25_SELECT>

    W25qxx_Spi(WRITE_ENABLE);
 8006028:	2006      	movs	r0, #6
 800602a:	f7ff ff7f 	bl	8005f2c <W25qxx_Spi>

    W25_UNSELECT();
 800602e:	f7ff ff71 	bl	8005f14 <W25_UNSELECT>

    W25qxx_Delay(1);
 8006032:	2001      	movs	r0, #1
 8006034:	f000 fd5c 	bl	8006af0 <HAL_Delay>
}
 8006038:	bf00      	nop
 800603a:	bd80      	pop	{r7, pc}

0800603c <W25qxx_ReadStatusRegister>:

    W25qxx_Delay(1);
}
//------------------------------------------------------------------------------------------
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusReg)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b084      	sub	sp, #16
 8006040:	af00      	add	r7, sp, #0
 8006042:	4603      	mov	r3, r0
 8006044:	71fb      	strb	r3, [r7, #7]
uint8_t status = 0;
 8006046:	2300      	movs	r3, #0
 8006048:	73fb      	strb	r3, [r7, #15]

    W25_SELECT();
 800604a:	f7ff ff57 	bl	8005efc <W25_SELECT>

    switch (SelectStatusReg) {
 800604e:	79fb      	ldrb	r3, [r7, #7]
 8006050:	2b01      	cmp	r3, #1
 8006052:	d002      	beq.n	800605a <W25qxx_ReadStatusRegister+0x1e>
 8006054:	2b02      	cmp	r3, #2
 8006056:	d00d      	beq.n	8006074 <W25qxx_ReadStatusRegister+0x38>
 8006058:	e019      	b.n	800608e <W25qxx_ReadStatusRegister+0x52>
        case 1:
            W25qxx_Spi(READ_STAT_REG1);
 800605a:	2005      	movs	r0, #5
 800605c:	f7ff ff66 	bl	8005f2c <W25qxx_Spi>
            status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8006060:	20a5      	movs	r0, #165	; 0xa5
 8006062:	f7ff ff63 	bl	8005f2c <W25qxx_Spi>
 8006066:	4603      	mov	r3, r0
 8006068:	73fb      	strb	r3, [r7, #15]
            w25qxx.StatusRegister1 = status;
 800606a:	4a12      	ldr	r2, [pc, #72]	; (80060b4 <W25qxx_ReadStatusRegister+0x78>)
 800606c:	7bfb      	ldrb	r3, [r7, #15]
 800606e:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
        break;
 8006072:	e018      	b.n	80060a6 <W25qxx_ReadStatusRegister+0x6a>
        case 2:
            W25qxx_Spi(READ_STAT_REG2);
 8006074:	2035      	movs	r0, #53	; 0x35
 8006076:	f7ff ff59 	bl	8005f2c <W25qxx_Spi>
            status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800607a:	20a5      	movs	r0, #165	; 0xa5
 800607c:	f7ff ff56 	bl	8005f2c <W25qxx_Spi>
 8006080:	4603      	mov	r3, r0
 8006082:	73fb      	strb	r3, [r7, #15]
            w25qxx.StatusRegister2 = status;
 8006084:	4a0b      	ldr	r2, [pc, #44]	; (80060b4 <W25qxx_ReadStatusRegister+0x78>)
 8006086:	7bfb      	ldrb	r3, [r7, #15]
 8006088:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
        break;
 800608c:	e00b      	b.n	80060a6 <W25qxx_ReadStatusRegister+0x6a>
        default : {
            W25qxx_Spi(READ_STAT_REG3);
 800608e:	2015      	movs	r0, #21
 8006090:	f7ff ff4c 	bl	8005f2c <W25qxx_Spi>
            status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8006094:	20a5      	movs	r0, #165	; 0xa5
 8006096:	f7ff ff49 	bl	8005f2c <W25qxx_Spi>
 800609a:	4603      	mov	r3, r0
 800609c:	73fb      	strb	r3, [r7, #15]
            w25qxx.StatusRegister3 = status;
 800609e:	4a05      	ldr	r2, [pc, #20]	; (80060b4 <W25qxx_ReadStatusRegister+0x78>)
 80060a0:	7bfb      	ldrb	r3, [r7, #15]
 80060a2:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
        }
    }

    W25_UNSELECT();
 80060a6:	f7ff ff35 	bl	8005f14 <W25_UNSELECT>

    return status;
 80060aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	3710      	adds	r7, #16
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}
 80060b4:	20004028 	.word	0x20004028

080060b8 <W25qxx_WaitForWriteEnd>:

    W25_UNSELECT();
}
//------------------------------------------------------------------------------------------
void W25qxx_WaitForWriteEnd(void)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	af00      	add	r7, sp, #0
    W25qxx_Delay(1);
 80060bc:	2001      	movs	r0, #1
 80060be:	f000 fd17 	bl	8006af0 <HAL_Delay>

    W25_SELECT();
 80060c2:	f7ff ff1b 	bl	8005efc <W25_SELECT>

    W25qxx_Spi(READ_STAT_REG1);
 80060c6:	2005      	movs	r0, #5
 80060c8:	f7ff ff30 	bl	8005f2c <W25qxx_Spi>
    do
    {
        w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80060cc:	20a5      	movs	r0, #165	; 0xa5
 80060ce:	f7ff ff2d 	bl	8005f2c <W25qxx_Spi>
 80060d2:	4603      	mov	r3, r0
 80060d4:	461a      	mov	r2, r3
 80060d6:	4b08      	ldr	r3, [pc, #32]	; (80060f8 <W25qxx_WaitForWriteEnd+0x40>)
 80060d8:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        W25qxx_Delay(1);
 80060dc:	2001      	movs	r0, #1
 80060de:	f000 fd07 	bl	8006af0 <HAL_Delay>
    } while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 80060e2:	4b05      	ldr	r3, [pc, #20]	; (80060f8 <W25qxx_WaitForWriteEnd+0x40>)
 80060e4:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80060e8:	f003 0301 	and.w	r3, r3, #1
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d1ed      	bne.n	80060cc <W25qxx_WaitForWriteEnd+0x14>

    W25_UNSELECT();
 80060f0:	f7ff ff10 	bl	8005f14 <W25_UNSELECT>
}
 80060f4:	bf00      	nop
 80060f6:	bd80      	pop	{r7, pc}
 80060f8:	20004028 	.word	0x20004028

080060fc <W25qxx_Init>:
//------------------------------------------------------------------------------------------
bool W25qxx_Init(void)
{
 80060fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060fe:	b089      	sub	sp, #36	; 0x24
 8006100:	af06      	add	r7, sp, #24

	W25qxx_Reset();
 8006102:	f7ff ff29 	bl	8005f58 <W25qxx_Reset>


    w25qxx.Lock = 1;
 8006106:	4b54      	ldr	r3, [pc, #336]	; (8006258 <W25qxx_Init+0x15c>)
 8006108:	2201      	movs	r2, #1
 800610a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    bool ret = false;
 800610e:	2300      	movs	r3, #0
 8006110:	71fb      	strb	r3, [r7, #7]

    W25_UNSELECT();
 8006112:	f7ff feff 	bl	8005f14 <W25_UNSELECT>

    uint32_t id = W25qxx_ReadID() & 0xffff;
 8006116:	f7ff ff33 	bl	8005f80 <W25qxx_ReadID>
 800611a:	4603      	mov	r3, r0
 800611c:	b29b      	uxth	r3, r3
 800611e:	603b      	str	r3, [r7, #0]
//#ifdef W25QXX_DEBUG
    Report(1, "w25qxx Init Begin... Chip ID:0x%X\r\n", id);
 8006120:	683a      	ldr	r2, [r7, #0]
 8006122:	494e      	ldr	r1, [pc, #312]	; (800625c <W25qxx_Init+0x160>)
 8006124:	2001      	movs	r0, #1
 8006126:	f7fe fa19 	bl	800455c <Report>
//#endif
    id &= 0xff;
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	b2db      	uxtb	r3, r3
 800612e:	603b      	str	r3, [r7, #0]
    id -= 0x10;//0x4010;
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	3b10      	subs	r3, #16
 8006134:	603b      	str	r3, [r7, #0]
    if (id > 0x0a) id = 0;
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	2b0a      	cmp	r3, #10
 800613a:	d901      	bls.n	8006140 <W25qxx_Init+0x44>
 800613c:	2300      	movs	r3, #0
 800613e:	603b      	str	r3, [r7, #0]
    w25qxx.ID         = id;              //W25Q10..W25Q512
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	b2da      	uxtb	r2, r3
 8006144:	4b44      	ldr	r3, [pc, #272]	; (8006258 <W25qxx_Init+0x15c>)
 8006146:	701a      	strb	r2, [r3, #0]
    w25qxx.BlockCount = all_chipBLK[id]; //0..1024;
 8006148:	4a45      	ldr	r2, [pc, #276]	; (8006260 <W25qxx_Init+0x164>)
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006150:	4a41      	ldr	r2, [pc, #260]	; (8006258 <W25qxx_Init+0x15c>)
 8006152:	f8c2 301b 	str.w	r3, [r2, #27]
//#ifdef W25QXX_DEBUG
    Report(1, "Chip %s\r\n", all_chipID[id]);
 8006156:	4a43      	ldr	r2, [pc, #268]	; (8006264 <W25qxx_Init+0x168>)
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800615e:	461a      	mov	r2, r3
 8006160:	4941      	ldr	r1, [pc, #260]	; (8006268 <W25qxx_Init+0x16c>)
 8006162:	2001      	movs	r0, #1
 8006164:	f7fe f9fa 	bl	800455c <Report>
//#endif

    if (id) {
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d06b      	beq.n	8006246 <W25qxx_Init+0x14a>
    	w25qxx.PageSize = 256;
 800616e:	4b3a      	ldr	r3, [pc, #232]	; (8006258 <W25qxx_Init+0x15c>)
 8006170:	2200      	movs	r2, #0
 8006172:	725a      	strb	r2, [r3, #9]
 8006174:	2200      	movs	r2, #0
 8006176:	f042 0201 	orr.w	r2, r2, #1
 800617a:	729a      	strb	r2, [r3, #10]
    	w25qxx.SectorSize = 0x1000;
 800617c:	4b36      	ldr	r3, [pc, #216]	; (8006258 <W25qxx_Init+0x15c>)
 800617e:	2200      	movs	r2, #0
 8006180:	73da      	strb	r2, [r3, #15]
 8006182:	2200      	movs	r2, #0
 8006184:	f042 0210 	orr.w	r2, r2, #16
 8006188:	741a      	strb	r2, [r3, #16]
 800618a:	2200      	movs	r2, #0
 800618c:	745a      	strb	r2, [r3, #17]
 800618e:	2200      	movs	r2, #0
 8006190:	749a      	strb	r2, [r3, #18]
    	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 8006192:	4b31      	ldr	r3, [pc, #196]	; (8006258 <W25qxx_Init+0x15c>)
 8006194:	f8d3 301b 	ldr.w	r3, [r3, #27]
 8006198:	011b      	lsls	r3, r3, #4
 800619a:	4a2f      	ldr	r2, [pc, #188]	; (8006258 <W25qxx_Init+0x15c>)
 800619c:	f8c2 3013 	str.w	r3, [r2, #19]
    	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 80061a0:	4b2d      	ldr	r3, [pc, #180]	; (8006258 <W25qxx_Init+0x15c>)
 80061a2:	f8d3 3013 	ldr.w	r3, [r3, #19]
 80061a6:	4a2c      	ldr	r2, [pc, #176]	; (8006258 <W25qxx_Init+0x15c>)
 80061a8:	f8d2 200f 	ldr.w	r2, [r2, #15]
 80061ac:	fb02 f303 	mul.w	r3, r2, r3
 80061b0:	4a29      	ldr	r2, [pc, #164]	; (8006258 <W25qxx_Init+0x15c>)
 80061b2:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 80061b6:	b292      	uxth	r2, r2
 80061b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80061bc:	4a26      	ldr	r2, [pc, #152]	; (8006258 <W25qxx_Init+0x15c>)
 80061be:	f8c2 300b 	str.w	r3, [r2, #11]
    	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 80061c2:	4b25      	ldr	r3, [pc, #148]	; (8006258 <W25qxx_Init+0x15c>)
 80061c4:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80061c8:	011b      	lsls	r3, r3, #4
 80061ca:	4a23      	ldr	r2, [pc, #140]	; (8006258 <W25qxx_Init+0x15c>)
 80061cc:	f8c2 3017 	str.w	r3, [r2, #23]
    	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 80061d0:	4b21      	ldr	r3, [pc, #132]	; (8006258 <W25qxx_Init+0x15c>)
 80061d2:	f8d3 3013 	ldr.w	r3, [r3, #19]
 80061d6:	4a20      	ldr	r2, [pc, #128]	; (8006258 <W25qxx_Init+0x15c>)
 80061d8:	f8d2 200f 	ldr.w	r2, [r2, #15]
 80061dc:	fb02 f303 	mul.w	r3, r2, r3
 80061e0:	0a9b      	lsrs	r3, r3, #10
 80061e2:	4a1d      	ldr	r2, [pc, #116]	; (8006258 <W25qxx_Init+0x15c>)
 80061e4:	f8c2 301f 	str.w	r3, [r2, #31]
    	W25qxx_ReadUniqID();
 80061e8:	f7ff fef4 	bl	8005fd4 <W25qxx_ReadUniqID>
    	W25qxx_ReadStatusRegister(1);
 80061ec:	2001      	movs	r0, #1
 80061ee:	f7ff ff25 	bl	800603c <W25qxx_ReadStatusRegister>
    	W25qxx_ReadStatusRegister(2);
 80061f2:	2002      	movs	r0, #2
 80061f4:	f7ff ff22 	bl	800603c <W25qxx_ReadStatusRegister>
    	W25qxx_ReadStatusRegister(3);
 80061f8:	2003      	movs	r0, #3
 80061fa:	f7ff ff1f 	bl	800603c <W25qxx_ReadStatusRegister>
    	ret = true;
 80061fe:	2301      	movs	r3, #1
 8006200:	71fb      	strb	r3, [r7, #7]
                 "\tSector Size:\t%u bytes\r\n"
                 "\tSector Count:\t%u\r\n"
                 "\tBlock Size:\t%u bytes\r\n"
                 "\tBlock Count:\t%u\r\n"
                 "\tCapacity:\t%u KBytes\r\n",
                 w25qxx.PageSize,
 8006202:	4b15      	ldr	r3, [pc, #84]	; (8006258 <W25qxx_Init+0x15c>)
 8006204:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006208:	b29b      	uxth	r3, r3
    	Report(0,"\tPage Size:\t%u bytes\r\n"
 800620a:	461e      	mov	r6, r3
 800620c:	4b12      	ldr	r3, [pc, #72]	; (8006258 <W25qxx_Init+0x15c>)
 800620e:	f8d3 500b 	ldr.w	r5, [r3, #11]
 8006212:	4b11      	ldr	r3, [pc, #68]	; (8006258 <W25qxx_Init+0x15c>)
 8006214:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006218:	4a0f      	ldr	r2, [pc, #60]	; (8006258 <W25qxx_Init+0x15c>)
 800621a:	f8d2 2013 	ldr.w	r2, [r2, #19]
 800621e:	490e      	ldr	r1, [pc, #56]	; (8006258 <W25qxx_Init+0x15c>)
 8006220:	f8d1 1017 	ldr.w	r1, [r1, #23]
 8006224:	480c      	ldr	r0, [pc, #48]	; (8006258 <W25qxx_Init+0x15c>)
 8006226:	f8d0 001b 	ldr.w	r0, [r0, #27]
 800622a:	4c0b      	ldr	r4, [pc, #44]	; (8006258 <W25qxx_Init+0x15c>)
 800622c:	f8d4 401f 	ldr.w	r4, [r4, #31]
 8006230:	9404      	str	r4, [sp, #16]
 8006232:	9003      	str	r0, [sp, #12]
 8006234:	9102      	str	r1, [sp, #8]
 8006236:	9201      	str	r2, [sp, #4]
 8006238:	9300      	str	r3, [sp, #0]
 800623a:	462b      	mov	r3, r5
 800623c:	4632      	mov	r2, r6
 800623e:	490b      	ldr	r1, [pc, #44]	; (800626c <W25qxx_Init+0x170>)
 8006240:	2000      	movs	r0, #0
 8006242:	f7fe f98b 	bl	800455c <Report>
                 w25qxx.BlockCount,
                 w25qxx.CapacityInKiloByte);
//#endif
    }

    w25qxx.Lock = 0;
 8006246:	4b04      	ldr	r3, [pc, #16]	; (8006258 <W25qxx_Init+0x15c>)
 8006248:	2200      	movs	r2, #0
 800624a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    return ret;
 800624e:	79fb      	ldrb	r3, [r7, #7]
}
 8006250:	4618      	mov	r0, r3
 8006252:	370c      	adds	r7, #12
 8006254:	46bd      	mov	sp, r7
 8006256:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006258:	20004028 	.word	0x20004028
 800625c:	08016c04 	.word	0x08016c04
 8006260:	08017b00 	.word	0x08017b00
 8006264:	20000204 	.word	0x20000204
 8006268:	08016c28 	.word	0x08016c28
 800626c:	08016c34 	.word	0x08016c34

08006270 <W25qxx_getChipID>:
//------------------------------------------------------------------------------------------
uint32_t W25qxx_getChipID()
{
 8006270:	b480      	push	{r7}
 8006272:	af00      	add	r7, sp, #0
	return (uint32_t)w25qxx.ID;
 8006274:	4b03      	ldr	r3, [pc, #12]	; (8006284 <W25qxx_getChipID+0x14>)
 8006276:	781b      	ldrb	r3, [r3, #0]
}
 8006278:	4618      	mov	r0, r3
 800627a:	46bd      	mov	sp, r7
 800627c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006280:	4770      	bx	lr
 8006282:	bf00      	nop
 8006284:	20004028 	.word	0x20004028

08006288 <W25qxx_getSectorCount>:
uint32_t W25qxx_getSectorCount()
{
 8006288:	b480      	push	{r7}
 800628a:	af00      	add	r7, sp, #0
	return w25qxx.SectorCount;
 800628c:	4b03      	ldr	r3, [pc, #12]	; (800629c <W25qxx_getSectorCount+0x14>)
 800628e:	f8d3 3013 	ldr.w	r3, [r3, #19]
}
 8006292:	4618      	mov	r0, r3
 8006294:	46bd      	mov	sp, r7
 8006296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629a:	4770      	bx	lr
 800629c:	20004028 	.word	0x20004028

080062a0 <W25qxx_getSectorSize>:
uint32_t W25qxx_getSectorSize()
{
 80062a0:	b480      	push	{r7}
 80062a2:	af00      	add	r7, sp, #0
	return w25qxx.SectorSize;
 80062a4:	4b03      	ldr	r3, [pc, #12]	; (80062b4 <W25qxx_getSectorSize+0x14>)
 80062a6:	f8d3 300f 	ldr.w	r3, [r3, #15]
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	46bd      	mov	sp, r7
 80062ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b2:	4770      	bx	lr
 80062b4:	20004028 	.word	0x20004028

080062b8 <W25qxx_getPageSize>:
uint32_t W25qxx_getPageCount()
{
	return w25qxx.PageCount;
}
uint32_t W25qxx_getPageSize()
{
 80062b8:	b480      	push	{r7}
 80062ba:	af00      	add	r7, sp, #0
	return w25qxx.PageSize;
 80062bc:	4b04      	ldr	r3, [pc, #16]	; (80062d0 <W25qxx_getPageSize+0x18>)
 80062be:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80062c2:	b29b      	uxth	r3, r3
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr
 80062ce:	bf00      	nop
 80062d0:	20004028 	.word	0x20004028

080062d4 <W25qxx_getBlockSize>:
uint32_t W25qxx_getBlockCount()
{
	return w25qxx.BlockCount;
}
uint32_t W25qxx_getBlockSize()
{
 80062d4:	b480      	push	{r7}
 80062d6:	af00      	add	r7, sp, #0
	return w25qxx.BlockSize;
 80062d8:	4b03      	ldr	r3, [pc, #12]	; (80062e8 <W25qxx_getBlockSize+0x14>)
 80062da:	f8d3 3017 	ldr.w	r3, [r3, #23]
}
 80062de:	4618      	mov	r0, r3
 80062e0:	46bd      	mov	sp, r7
 80062e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e6:	4770      	bx	lr
 80062e8:	20004028 	.word	0x20004028

080062ec <W25qxx_EraseSector>:

    w25qxx.Lock = 0;
}
//------------------------------------------------------------------------------------------
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b082      	sub	sp, #8
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
    while (w25qxx.Lock) W25qxx_Delay(1);
 80062f4:	e002      	b.n	80062fc <W25qxx_EraseSector+0x10>
 80062f6:	2001      	movs	r0, #1
 80062f8:	f000 fbfa 	bl	8006af0 <HAL_Delay>
 80062fc:	4b1c      	ldr	r3, [pc, #112]	; (8006370 <W25qxx_EraseSector+0x84>)
 80062fe:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8006302:	2b00      	cmp	r3, #0
 8006304:	d1f7      	bne.n	80062f6 <W25qxx_EraseSector+0xa>

    w25qxx.Lock = 1;
 8006306:	4b1a      	ldr	r3, [pc, #104]	; (8006370 <W25qxx_EraseSector+0x84>)
 8006308:	2201      	movs	r2, #1
 800630a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
#ifdef W25QXX_DEBUG
    uint32_t StartTime = HAL_GetTick();
    Report(1, "%u Begin...", SectorAddr);
#endif

    W25qxx_WaitForWriteEnd();
 800630e:	f7ff fed3 	bl	80060b8 <W25qxx_WaitForWriteEnd>
    SectorAddr = SectorAddr * w25qxx.SectorSize;
 8006312:	4b17      	ldr	r3, [pc, #92]	; (8006370 <W25qxx_EraseSector+0x84>)
 8006314:	f8d3 200f 	ldr.w	r2, [r3, #15]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	fb02 f303 	mul.w	r3, r2, r3
 800631e:	607b      	str	r3, [r7, #4]
    W25qxx_WriteEnable();
 8006320:	f7ff fe7e 	bl	8006020 <W25qxx_WriteEnable>

    W25_SELECT();
 8006324:	f7ff fdea 	bl	8005efc <W25_SELECT>
    W25qxx_Spi(SECTOR_ERASE);
 8006328:	2020      	movs	r0, #32
 800632a:	f7ff fdff 	bl	8005f2c <W25qxx_Spi>
    //if (w25qxx.ID >= W25Q256) W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
    W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	0c1b      	lsrs	r3, r3, #16
 8006332:	b2db      	uxtb	r3, r3
 8006334:	4618      	mov	r0, r3
 8006336:	f7ff fdf9 	bl	8005f2c <W25qxx_Spi>
    W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	0a1b      	lsrs	r3, r3, #8
 800633e:	b2db      	uxtb	r3, r3
 8006340:	4618      	mov	r0, r3
 8006342:	f7ff fdf3 	bl	8005f2c <W25qxx_Spi>
    W25qxx_Spi(SectorAddr & 0xFF);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	b2db      	uxtb	r3, r3
 800634a:	4618      	mov	r0, r3
 800634c:	f7ff fdee 	bl	8005f2c <W25qxx_Spi>
    W25_UNSELECT();
 8006350:	f7ff fde0 	bl	8005f14 <W25_UNSELECT>

    W25qxx_WaitForWriteEnd();
 8006354:	f7ff feb0 	bl	80060b8 <W25qxx_WaitForWriteEnd>

#ifdef W25QXX_DEBUG
    uint32_t dur = HAL_GetTick() - StartTime;
    Report(0, " done after %u ms (%u sec)!\r\n", dur, dur / 1000);
#endif
    W25qxx_Delay(1);
 8006358:	2001      	movs	r0, #1
 800635a:	f000 fbc9 	bl	8006af0 <HAL_Delay>

    w25qxx.Lock = 0;
 800635e:	4b04      	ldr	r3, [pc, #16]	; (8006370 <W25qxx_EraseSector+0x84>)
 8006360:	2200      	movs	r2, #0
 8006362:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 8006366:	bf00      	nop
 8006368:	3708      	adds	r7, #8
 800636a:	46bd      	mov	sp, r7
 800636c:	bd80      	pop	{r7, pc}
 800636e:	bf00      	nop
 8006370:	20004028 	.word	0x20004028

08006374 <W25qxx_SectorToPage>:
{
    return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//------------------------------------------------------------------------------------------
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 8006374:	b480      	push	{r7}
 8006376:	b083      	sub	sp, #12
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
    return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 800637c:	4b08      	ldr	r3, [pc, #32]	; (80063a0 <W25qxx_SectorToPage+0x2c>)
 800637e:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006382:	687a      	ldr	r2, [r7, #4]
 8006384:	fb02 f303 	mul.w	r3, r2, r3
 8006388:	4a05      	ldr	r2, [pc, #20]	; (80063a0 <W25qxx_SectorToPage+0x2c>)
 800638a:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 800638e:	b292      	uxth	r2, r2
 8006390:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8006394:	4618      	mov	r0, r3
 8006396:	370c      	adds	r7, #12
 8006398:	46bd      	mov	sp, r7
 800639a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639e:	4770      	bx	lr
 80063a0:	20004028 	.word	0x20004028

080063a4 <W25qxx_IsEmptySector>:

    return false;
}
//------------------------------------------------------------------------------------------
bool W25qxx_IsEmptySector(uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToCheck_up_to_SectorSize)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b090      	sub	sp, #64	; 0x40
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	60f8      	str	r0, [r7, #12]
 80063ac:	60b9      	str	r1, [r7, #8]
 80063ae:	607a      	str	r2, [r7, #4]
    while (w25qxx.Lock) W25qxx_Delay(1);
 80063b0:	e002      	b.n	80063b8 <W25qxx_IsEmptySector+0x14>
 80063b2:	2001      	movs	r0, #1
 80063b4:	f000 fb9c 	bl	8006af0 <HAL_Delay>
 80063b8:	4b59      	ldr	r3, [pc, #356]	; (8006520 <W25qxx_IsEmptySector+0x17c>)
 80063ba:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d1f7      	bne.n	80063b2 <W25qxx_IsEmptySector+0xe>

    w25qxx.Lock = 1;
 80063c2:	4b57      	ldr	r3, [pc, #348]	; (8006520 <W25qxx_IsEmptySector+0x17c>)
 80063c4:	2201      	movs	r2, #1
 80063c6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    if ( (NumByteToCheck_up_to_SectorSize > w25qxx.SectorSize) || (!NumByteToCheck_up_to_SectorSize) )
 80063ca:	4b55      	ldr	r3, [pc, #340]	; (8006520 <W25qxx_IsEmptySector+0x17c>)
 80063cc:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80063d0:	687a      	ldr	r2, [r7, #4]
 80063d2:	429a      	cmp	r2, r3
 80063d4:	d802      	bhi.n	80063dc <W25qxx_IsEmptySector+0x38>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d103      	bne.n	80063e4 <W25qxx_IsEmptySector+0x40>
                NumByteToCheck_up_to_SectorSize = w25qxx.SectorSize;
 80063dc:	4b50      	ldr	r3, [pc, #320]	; (8006520 <W25qxx_IsEmptySector+0x17c>)
 80063de:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80063e2:	607b      	str	r3, [r7, #4]
    uint32_t StartTime = HAL_GetTick();
#endif

    uint8_t pBuffer[32];
    uint32_t i, WorkAddress;
    for ( i = OffsetInByte; i < w25qxx.SectorSize; i += sizeof(pBuffer)) {
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80063e8:	e040      	b.n	800646c <W25qxx_IsEmptySector+0xc8>

    	W25_SELECT();
 80063ea:	f7ff fd87 	bl	8005efc <W25_SELECT>
        WorkAddress = (i + Sector_Address * w25qxx.SectorSize);
 80063ee:	4b4c      	ldr	r3, [pc, #304]	; (8006520 <W25qxx_IsEmptySector+0x17c>)
 80063f0:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80063f4:	68fa      	ldr	r2, [r7, #12]
 80063f6:	fb02 f303 	mul.w	r3, r2, r3
 80063fa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80063fc:	4413      	add	r3, r2
 80063fe:	637b      	str	r3, [r7, #52]	; 0x34
        W25qxx_Spi(DATA_READ);//FAST_READ);
 8006400:	2003      	movs	r0, #3
 8006402:	f7ff fd93 	bl	8005f2c <W25qxx_Spi>
        //if (w25qxx.ID >= W25Q256) W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
        W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 8006406:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006408:	0c1b      	lsrs	r3, r3, #16
 800640a:	b2db      	uxtb	r3, r3
 800640c:	4618      	mov	r0, r3
 800640e:	f7ff fd8d 	bl	8005f2c <W25qxx_Spi>
        W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 8006412:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006414:	0a1b      	lsrs	r3, r3, #8
 8006416:	b2db      	uxtb	r3, r3
 8006418:	4618      	mov	r0, r3
 800641a:	f7ff fd87 	bl	8005f2c <W25qxx_Spi>
        W25qxx_Spi(WorkAddress & 0xFF);
 800641e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006420:	b2db      	uxtb	r3, r3
 8006422:	4618      	mov	r0, r3
 8006424:	f7ff fd82 	bl	8005f2c <W25qxx_Spi>
        //W25qxx_Spi(0);
        HAL_SPI_Receive(portFLASH, pBuffer, sizeof(pBuffer), min_wait_ms);
 8006428:	4b3e      	ldr	r3, [pc, #248]	; (8006524 <W25qxx_IsEmptySector+0x180>)
 800642a:	6818      	ldr	r0, [r3, #0]
 800642c:	23fa      	movs	r3, #250	; 0xfa
 800642e:	f107 0114 	add.w	r1, r7, #20
 8006432:	2220      	movs	r2, #32
 8006434:	f004 fe19 	bl	800b06a <HAL_SPI_Receive>
        W25_UNSELECT();
 8006438:	f7ff fd6c 	bl	8005f14 <W25_UNSELECT>

        for (uint8_t x = 0; x < sizeof(pBuffer); x++) {
 800643c:	2300      	movs	r3, #0
 800643e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006442:	e00c      	b.n	800645e <W25qxx_IsEmptySector+0xba>
            if (pBuffer[x] != 0xFF) goto NOT_EMPTY;
 8006444:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8006448:	3340      	adds	r3, #64	; 0x40
 800644a:	443b      	add	r3, r7
 800644c:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8006450:	2bff      	cmp	r3, #255	; 0xff
 8006452:	d159      	bne.n	8006508 <W25qxx_IsEmptySector+0x164>
        for (uint8_t x = 0; x < sizeof(pBuffer); x++) {
 8006454:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8006458:	3301      	adds	r3, #1
 800645a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800645e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8006462:	2b1f      	cmp	r3, #31
 8006464:	d9ee      	bls.n	8006444 <W25qxx_IsEmptySector+0xa0>
    for ( i = OffsetInByte; i < w25qxx.SectorSize; i += sizeof(pBuffer)) {
 8006466:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006468:	3320      	adds	r3, #32
 800646a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800646c:	4b2c      	ldr	r3, [pc, #176]	; (8006520 <W25qxx_IsEmptySector+0x17c>)
 800646e:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006472:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006474:	429a      	cmp	r2, r3
 8006476:	d3b8      	bcc.n	80063ea <W25qxx_IsEmptySector+0x46>
        }
    }
    if ((w25qxx.SectorSize + OffsetInByte) % sizeof(pBuffer) != 0) {
 8006478:	4b29      	ldr	r3, [pc, #164]	; (8006520 <W25qxx_IsEmptySector+0x17c>)
 800647a:	f8d3 200f 	ldr.w	r2, [r3, #15]
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	4413      	add	r3, r2
 8006482:	f003 031f 	and.w	r3, r3, #31
 8006486:	2b00      	cmp	r3, #0
 8006488:	d038      	beq.n	80064fc <W25qxx_IsEmptySector+0x158>
        i -= sizeof(pBuffer);
 800648a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800648c:	3b20      	subs	r3, #32
 800648e:	63fb      	str	r3, [r7, #60]	; 0x3c
        for( ; i < w25qxx.SectorSize; i++) {
 8006490:	e02e      	b.n	80064f0 <W25qxx_IsEmptySector+0x14c>

            W25_SELECT();
 8006492:	f7ff fd33 	bl	8005efc <W25_SELECT>
            WorkAddress = (i + Sector_Address * w25qxx.SectorSize);
 8006496:	4b22      	ldr	r3, [pc, #136]	; (8006520 <W25qxx_IsEmptySector+0x17c>)
 8006498:	f8d3 300f 	ldr.w	r3, [r3, #15]
 800649c:	68fa      	ldr	r2, [r7, #12]
 800649e:	fb02 f303 	mul.w	r3, r2, r3
 80064a2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80064a4:	4413      	add	r3, r2
 80064a6:	637b      	str	r3, [r7, #52]	; 0x34
            W25qxx_Spi(DATA_READ);//FAST_READ);
 80064a8:	2003      	movs	r0, #3
 80064aa:	f7ff fd3f 	bl	8005f2c <W25qxx_Spi>
            //if (w25qxx.ID >= W25Q256) W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
            W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 80064ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064b0:	0c1b      	lsrs	r3, r3, #16
 80064b2:	b2db      	uxtb	r3, r3
 80064b4:	4618      	mov	r0, r3
 80064b6:	f7ff fd39 	bl	8005f2c <W25qxx_Spi>
            W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 80064ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064bc:	0a1b      	lsrs	r3, r3, #8
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	4618      	mov	r0, r3
 80064c2:	f7ff fd33 	bl	8005f2c <W25qxx_Spi>
            W25qxx_Spi(WorkAddress & 0xFF);
 80064c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064c8:	b2db      	uxtb	r3, r3
 80064ca:	4618      	mov	r0, r3
 80064cc:	f7ff fd2e 	bl	8005f2c <W25qxx_Spi>
            //W25qxx_Spi(0);
            HAL_SPI_Receive(portFLASH, pBuffer, 1, min_wait_ms);
 80064d0:	4b14      	ldr	r3, [pc, #80]	; (8006524 <W25qxx_IsEmptySector+0x180>)
 80064d2:	6818      	ldr	r0, [r3, #0]
 80064d4:	23fa      	movs	r3, #250	; 0xfa
 80064d6:	f107 0114 	add.w	r1, r7, #20
 80064da:	2201      	movs	r2, #1
 80064dc:	f004 fdc5 	bl	800b06a <HAL_SPI_Receive>
            W25_UNSELECT();
 80064e0:	f7ff fd18 	bl	8005f14 <W25_UNSELECT>

            if (pBuffer[0] != 0xFF) goto NOT_EMPTY;
 80064e4:	7d3b      	ldrb	r3, [r7, #20]
 80064e6:	2bff      	cmp	r3, #255	; 0xff
 80064e8:	d110      	bne.n	800650c <W25qxx_IsEmptySector+0x168>
        for( ; i < w25qxx.SectorSize; i++) {
 80064ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064ec:	3301      	adds	r3, #1
 80064ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80064f0:	4b0b      	ldr	r3, [pc, #44]	; (8006520 <W25qxx_IsEmptySector+0x17c>)
 80064f2:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80064f6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80064f8:	429a      	cmp	r2, r3
 80064fa:	d3ca      	bcc.n	8006492 <W25qxx_IsEmptySector+0xee>
#ifdef W25QXX_DEBUG
    Report(1, "w25qxx CheckSector is Empty in %u ms\r\n", HAL_GetTick() - StartTime);
    //W25qxx_Delay(100);
#endif

    w25qxx.Lock = 0;
 80064fc:	4b08      	ldr	r3, [pc, #32]	; (8006520 <W25qxx_IsEmptySector+0x17c>)
 80064fe:	2200      	movs	r2, #0
 8006500:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    return true;
 8006504:	2301      	movs	r3, #1
 8006506:	e007      	b.n	8006518 <W25qxx_IsEmptySector+0x174>
            if (pBuffer[x] != 0xFF) goto NOT_EMPTY;
 8006508:	bf00      	nop
 800650a:	e000      	b.n	800650e <W25qxx_IsEmptySector+0x16a>
            if (pBuffer[0] != 0xFF) goto NOT_EMPTY;
 800650c:	bf00      	nop
#ifdef W25QXX_DEBUG
    Report(1, "w25qxx CheckSector is Not Empty in %u ms\r\n", HAL_GetTick() - StartTime);
    //W25qxx_Delay(100);
#endif

    w25qxx.Lock = 0;
 800650e:	4b04      	ldr	r3, [pc, #16]	; (8006520 <W25qxx_IsEmptySector+0x17c>)
 8006510:	2200      	movs	r2, #0
 8006512:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    return false;
 8006516:	2300      	movs	r3, #0
}
 8006518:	4618      	mov	r0, r3
 800651a:	3740      	adds	r7, #64	; 0x40
 800651c:	46bd      	mov	sp, r7
 800651e:	bd80      	pop	{r7, pc}
 8006520:	20004028 	.word	0x20004028
 8006524:	2000000c 	.word	0x2000000c

08006528 <W25qxx_WritePage>:

    w25qxx.Lock = 0;
}
//------------------------------------------------------------------------------------------
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b086      	sub	sp, #24
 800652c:	af00      	add	r7, sp, #0
 800652e:	60f8      	str	r0, [r7, #12]
 8006530:	60b9      	str	r1, [r7, #8]
 8006532:	607a      	str	r2, [r7, #4]
 8006534:	603b      	str	r3, [r7, #0]
    while (w25qxx.Lock) W25qxx_Delay(1);
 8006536:	e002      	b.n	800653e <W25qxx_WritePage+0x16>
 8006538:	2001      	movs	r0, #1
 800653a:	f000 fad9 	bl	8006af0 <HAL_Delay>
 800653e:	4b4d      	ldr	r3, [pc, #308]	; (8006674 <W25qxx_WritePage+0x14c>)
 8006540:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8006544:	2b00      	cmp	r3, #0
 8006546:	d1f7      	bne.n	8006538 <W25qxx_WritePage+0x10>

    w25qxx.Lock = 1;
 8006548:	4b4a      	ldr	r3, [pc, #296]	; (8006674 <W25qxx_WritePage+0x14c>)
 800654a:	2201      	movs	r2, #1
 800654c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    if ( ((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || !NumByteToWrite_up_to_PageSize )
 8006550:	683a      	ldr	r2, [r7, #0]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4413      	add	r3, r2
 8006556:	4a47      	ldr	r2, [pc, #284]	; (8006674 <W25qxx_WritePage+0x14c>)
 8006558:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 800655c:	b292      	uxth	r2, r2
 800655e:	4293      	cmp	r3, r2
 8006560:	d802      	bhi.n	8006568 <W25qxx_WritePage+0x40>
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d107      	bne.n	8006578 <W25qxx_WritePage+0x50>
                NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8006568:	4b42      	ldr	r3, [pc, #264]	; (8006674 <W25qxx_WritePage+0x14c>)
 800656a:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 800656e:	b29b      	uxth	r3, r3
 8006570:	461a      	mov	r2, r3
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	1ad3      	subs	r3, r2, r3
 8006576:	603b      	str	r3, [r7, #0]
    if ( (OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize )
 8006578:	687a      	ldr	r2, [r7, #4]
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	4413      	add	r3, r2
 800657e:	4a3d      	ldr	r2, [pc, #244]	; (8006674 <W25qxx_WritePage+0x14c>)
 8006580:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 8006584:	b292      	uxth	r2, r2
 8006586:	4293      	cmp	r3, r2
 8006588:	d907      	bls.n	800659a <W25qxx_WritePage+0x72>
                NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 800658a:	4b3a      	ldr	r3, [pc, #232]	; (8006674 <W25qxx_WritePage+0x14c>)
 800658c:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006590:	b29b      	uxth	r3, r3
 8006592:	461a      	mov	r2, r3
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	1ad3      	subs	r3, r2, r3
 8006598:	603b      	str	r3, [r7, #0]
    Report(1, "%s WritePage:0x%X(%u), Offset:%u ,Writes %u Bytes, begin...\r\n",
                 __func__, Page_Address, Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
    uint32_t StartTime = HAL_GetTick();
#endif

    W25qxx_WaitForWriteEnd();
 800659a:	f7ff fd8d 	bl	80060b8 <W25qxx_WaitForWriteEnd>
    W25qxx_WriteEnable();
 800659e:	f7ff fd3f 	bl	8006020 <W25qxx_WriteEnable>

    Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 80065a2:	4b34      	ldr	r3, [pc, #208]	; (8006674 <W25qxx_WritePage+0x14c>)
 80065a4:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80065a8:	b29b      	uxth	r3, r3
 80065aa:	461a      	mov	r2, r3
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	fb02 f303 	mul.w	r3, r2, r3
 80065b2:	687a      	ldr	r2, [r7, #4]
 80065b4:	4413      	add	r3, r2
 80065b6:	60bb      	str	r3, [r7, #8]
    W25qxx_Spi((Page_Address & 0xFF00) >> 8);
    W25qxx_Spi(Page_Address&0xFF);
    HAL_SPI_Transmit(portFLASH, pBuffer, NumByteToWrite_up_to_PageSize, min_wait_ms);
    W25_UNSELECT();*/

    uint16_t lens = NumByteToWrite_up_to_PageSize + PAGE_HDR_BYTES;
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	3304      	adds	r3, #4
 80065be:	82fb      	strh	r3, [r7, #22]
    int idx = 0;
 80065c0:	2300      	movs	r3, #0
 80065c2:	613b      	str	r3, [r7, #16]
    pageTmp[idx++] = PAGE_PROG;
 80065c4:	693b      	ldr	r3, [r7, #16]
 80065c6:	1c5a      	adds	r2, r3, #1
 80065c8:	613a      	str	r2, [r7, #16]
 80065ca:	4a2b      	ldr	r2, [pc, #172]	; (8006678 <W25qxx_WritePage+0x150>)
 80065cc:	2102      	movs	r1, #2
 80065ce:	54d1      	strb	r1, [r2, r3]
    //if (w25qxx.ID >= W25Q256) pageTmp[idx++] = (Page_Address & 0xFF000000) >> 24;
    pageTmp[idx++] = (Page_Address & 0xFF0000) >> 16;
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	0c19      	lsrs	r1, r3, #16
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	1c5a      	adds	r2, r3, #1
 80065d8:	613a      	str	r2, [r7, #16]
 80065da:	b2c9      	uxtb	r1, r1
 80065dc:	4a26      	ldr	r2, [pc, #152]	; (8006678 <W25qxx_WritePage+0x150>)
 80065de:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = (Page_Address& 0xFF00) >> 8;
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	0a19      	lsrs	r1, r3, #8
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	1c5a      	adds	r2, r3, #1
 80065e8:	613a      	str	r2, [r7, #16]
 80065ea:	b2c9      	uxtb	r1, r1
 80065ec:	4a22      	ldr	r2, [pc, #136]	; (8006678 <W25qxx_WritePage+0x150>)
 80065ee:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = Page_Address & 0xFF;
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	1c5a      	adds	r2, r3, #1
 80065f4:	613a      	str	r2, [r7, #16]
 80065f6:	68ba      	ldr	r2, [r7, #8]
 80065f8:	b2d1      	uxtb	r1, r2
 80065fa:	4a1f      	ldr	r2, [pc, #124]	; (8006678 <W25qxx_WritePage+0x150>)
 80065fc:	54d1      	strb	r1, [r2, r3]
    memcpy(&pageTmp[PAGE_HDR_BYTES], pBuffer, NumByteToWrite_up_to_PageSize);//w25qxx.PageSize);
 80065fe:	683a      	ldr	r2, [r7, #0]
 8006600:	68f9      	ldr	r1, [r7, #12]
 8006602:	481e      	ldr	r0, [pc, #120]	; (800667c <W25qxx_WritePage+0x154>)
 8006604:	f00b fb80 	bl	8011d08 <memcpy>

    spiRdy = 0;
 8006608:	4b1d      	ldr	r3, [pc, #116]	; (8006680 <W25qxx_WritePage+0x158>)
 800660a:	2200      	movs	r2, #0
 800660c:	701a      	strb	r2, [r3, #0]

w25_withDMA = 1;
 800660e:	4b1d      	ldr	r3, [pc, #116]	; (8006684 <W25qxx_WritePage+0x15c>)
 8006610:	2201      	movs	r2, #1
 8006612:	701a      	strb	r2, [r3, #0]
    W25_SELECT();
 8006614:	f7ff fc72 	bl	8005efc <W25_SELECT>
    if (w25_withDMA) {
 8006618:	4b1a      	ldr	r3, [pc, #104]	; (8006684 <W25qxx_WritePage+0x15c>)
 800661a:	781b      	ldrb	r3, [r3, #0]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d012      	beq.n	8006646 <W25qxx_WritePage+0x11e>
    	HAL_SPI_Transmit_DMA(portFLASH, pageTmp, lens);
 8006620:	4b19      	ldr	r3, [pc, #100]	; (8006688 <W25qxx_WritePage+0x160>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	8afa      	ldrh	r2, [r7, #22]
 8006626:	4914      	ldr	r1, [pc, #80]	; (8006678 <W25qxx_WritePage+0x150>)
 8006628:	4618      	mov	r0, r3
 800662a:	f005 f861 	bl	800b6f0 <HAL_SPI_Transmit_DMA>
    	while (!spiRdy) {
 800662e:	e002      	b.n	8006636 <W25qxx_WritePage+0x10e>
    		W25qxx_Delay(1);
 8006630:	2001      	movs	r0, #1
 8006632:	f000 fa5d 	bl	8006af0 <HAL_Delay>
    	while (!spiRdy) {
 8006636:	4b12      	ldr	r3, [pc, #72]	; (8006680 <W25qxx_WritePage+0x158>)
 8006638:	781b      	ldrb	r3, [r3, #0]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d0f8      	beq.n	8006630 <W25qxx_WritePage+0x108>
    	}
w25_withDMA = 0;
 800663e:	4b11      	ldr	r3, [pc, #68]	; (8006684 <W25qxx_WritePage+0x15c>)
 8006640:	2200      	movs	r2, #0
 8006642:	701a      	strb	r2, [r3, #0]
 8006644:	e00d      	b.n	8006662 <W25qxx_WritePage+0x13a>
    } else {
    	HAL_SPI_Transmit(portFLASH, pageTmp, lens, min_wait_ms);
 8006646:	4b10      	ldr	r3, [pc, #64]	; (8006688 <W25qxx_WritePage+0x160>)
 8006648:	6818      	ldr	r0, [r3, #0]
 800664a:	23fa      	movs	r3, #250	; 0xfa
 800664c:	8afa      	ldrh	r2, [r7, #22]
 800664e:	490a      	ldr	r1, [pc, #40]	; (8006678 <W25qxx_WritePage+0x150>)
 8006650:	f004 fb9d 	bl	800ad8e <HAL_SPI_Transmit>

    	W25_UNSELECT();
 8006654:	f7ff fc5e 	bl	8005f14 <W25_UNSELECT>

    	W25qxx_WaitForWriteEnd();
 8006658:	f7ff fd2e 	bl	80060b8 <W25qxx_WaitForWriteEnd>

    	spiRdy = 1;
 800665c:	4b08      	ldr	r3, [pc, #32]	; (8006680 <W25qxx_WritePage+0x158>)
 800665e:	2201      	movs	r2, #1
 8006660:	701a      	strb	r2, [r3, #0]
    	Report(0, "\r\n");
    	Report(1, "%s done after %u ms\r\n", __func__, StartTime);
#endif
    }

    w25qxx.Lock = 0;
 8006662:	4b04      	ldr	r3, [pc, #16]	; (8006674 <W25qxx_WritePage+0x14c>)
 8006664:	2200      	movs	r2, #0
 8006666:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 800666a:	bf00      	nop
 800666c:	3718      	adds	r7, #24
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}
 8006672:	bf00      	nop
 8006674:	20004028 	.word	0x20004028
 8006678:	20004050 	.word	0x20004050
 800667c:	20004054 	.word	0x20004054
 8006680:	200001c0 	.word	0x200001c0
 8006684:	20004155 	.word	0x20004155
 8006688:	2000000c 	.word	0x2000000c

0800668c <W25qxx_WriteSector>:
//------------------------------------------------------------------------------------------
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b088      	sub	sp, #32
 8006690:	af00      	add	r7, sp, #0
 8006692:	60f8      	str	r0, [r7, #12]
 8006694:	60b9      	str	r1, [r7, #8]
 8006696:	607a      	str	r2, [r7, #4]
 8006698:	603b      	str	r3, [r7, #0]
    if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || !NumByteToWrite_up_to_SectorSize)
 800669a:	4b31      	ldr	r3, [pc, #196]	; (8006760 <W25qxx_WriteSector+0xd4>)
 800669c:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80066a0:	683a      	ldr	r2, [r7, #0]
 80066a2:	429a      	cmp	r2, r3
 80066a4:	d802      	bhi.n	80066ac <W25qxx_WriteSector+0x20>
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d103      	bne.n	80066b4 <W25qxx_WriteSector+0x28>
                NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 80066ac:	4b2c      	ldr	r3, [pc, #176]	; (8006760 <W25qxx_WriteSector+0xd4>)
 80066ae:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80066b2:	603b      	str	r3, [r7, #0]
    Report(1, "%s WriteSector:0x%X(%u), Offset:%u ,Write %u Bytes, begin...\r\n",
                 __func__, Sector_Address, Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
    //W25qxx_Delay(100);
#endif

    if (OffsetInByte >= w25qxx.SectorSize) {
 80066b4:	4b2a      	ldr	r3, [pc, #168]	; (8006760 <W25qxx_WriteSector+0xd4>)
 80066b6:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	429a      	cmp	r2, r3
 80066be:	d24b      	bcs.n	8006758 <W25qxx_WriteSector+0xcc>
        return;
    }

    int32_t BytesToWrite;
    uint32_t LocalOffset, StartPage;
    if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 80066c0:	687a      	ldr	r2, [r7, #4]
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	441a      	add	r2, r3
 80066c6:	4b26      	ldr	r3, [pc, #152]	; (8006760 <W25qxx_WriteSector+0xd4>)
 80066c8:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80066cc:	429a      	cmp	r2, r3
 80066ce:	d906      	bls.n	80066de <W25qxx_WriteSector+0x52>
        BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 80066d0:	4b23      	ldr	r3, [pc, #140]	; (8006760 <W25qxx_WriteSector+0xd4>)
 80066d2:	f8d3 200f 	ldr.w	r2, [r3, #15]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	1ad3      	subs	r3, r2, r3
 80066da:	61fb      	str	r3, [r7, #28]
 80066dc:	e001      	b.n	80066e2 <W25qxx_WriteSector+0x56>
    else
        BytesToWrite = NumByteToWrite_up_to_SectorSize;
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	61fb      	str	r3, [r7, #28]
    StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 80066e2:	68b8      	ldr	r0, [r7, #8]
 80066e4:	f7ff fe46 	bl	8006374 <W25qxx_SectorToPage>
 80066e8:	4602      	mov	r2, r0
 80066ea:	4b1d      	ldr	r3, [pc, #116]	; (8006760 <W25qxx_WriteSector+0xd4>)
 80066ec:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80066f0:	b29b      	uxth	r3, r3
 80066f2:	4619      	mov	r1, r3
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80066fa:	4413      	add	r3, r2
 80066fc:	617b      	str	r3, [r7, #20]
    LocalOffset = OffsetInByte % w25qxx.PageSize;
 80066fe:	4b18      	ldr	r3, [pc, #96]	; (8006760 <W25qxx_WriteSector+0xd4>)
 8006700:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006704:	b29b      	uxth	r3, r3
 8006706:	461a      	mov	r2, r3
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	fbb3 f1f2 	udiv	r1, r3, r2
 800670e:	fb01 f202 	mul.w	r2, r1, r2
 8006712:	1a9b      	subs	r3, r3, r2
 8006714:	61bb      	str	r3, [r7, #24]

    do
    {
        W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 8006716:	69fb      	ldr	r3, [r7, #28]
 8006718:	69ba      	ldr	r2, [r7, #24]
 800671a:	6979      	ldr	r1, [r7, #20]
 800671c:	68f8      	ldr	r0, [r7, #12]
 800671e:	f7ff ff03 	bl	8006528 <W25qxx_WritePage>
        StartPage++;
 8006722:	697b      	ldr	r3, [r7, #20]
 8006724:	3301      	adds	r3, #1
 8006726:	617b      	str	r3, [r7, #20]
        BytesToWrite -= w25qxx.PageSize - LocalOffset;
 8006728:	4b0d      	ldr	r3, [pc, #52]	; (8006760 <W25qxx_WriteSector+0xd4>)
 800672a:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 800672e:	b29b      	uxth	r3, r3
 8006730:	461a      	mov	r2, r3
 8006732:	69bb      	ldr	r3, [r7, #24]
 8006734:	1a9a      	subs	r2, r3, r2
 8006736:	69fb      	ldr	r3, [r7, #28]
 8006738:	4413      	add	r3, r2
 800673a:	61fb      	str	r3, [r7, #28]
        pBuffer += w25qxx.PageSize;
 800673c:	4b08      	ldr	r3, [pc, #32]	; (8006760 <W25qxx_WriteSector+0xd4>)
 800673e:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006742:	b29b      	uxth	r3, r3
 8006744:	461a      	mov	r2, r3
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	4413      	add	r3, r2
 800674a:	60fb      	str	r3, [r7, #12]
        LocalOffset = 0;
 800674c:	2300      	movs	r3, #0
 800674e:	61bb      	str	r3, [r7, #24]
    } while(BytesToWrite > 0);
 8006750:	69fb      	ldr	r3, [r7, #28]
 8006752:	2b00      	cmp	r3, #0
 8006754:	dcdf      	bgt.n	8006716 <W25qxx_WriteSector+0x8a>
 8006756:	e000      	b.n	800675a <W25qxx_WriteSector+0xce>
        return;
 8006758:	bf00      	nop
#ifdef W25QXX_DEBUG
    Report(1, "%s Done\r\n", __func__);
    //W25qxx_Delay(100);
#endif

}
 800675a:	3720      	adds	r7, #32
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}
 8006760:	20004028 	.word	0x20004028

08006764 <W25qxx_ReadPage>:

    w25qxx.Lock = 0;
}
//------------------------------------------------------------------------------------------
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b088      	sub	sp, #32
 8006768:	af02      	add	r7, sp, #8
 800676a:	60f8      	str	r0, [r7, #12]
 800676c:	60b9      	str	r1, [r7, #8]
 800676e:	607a      	str	r2, [r7, #4]
 8006770:	603b      	str	r3, [r7, #0]
    while (w25qxx.Lock) W25qxx_Delay(1);
 8006772:	e002      	b.n	800677a <W25qxx_ReadPage+0x16>
 8006774:	2001      	movs	r0, #1
 8006776:	f000 f9bb 	bl	8006af0 <HAL_Delay>
 800677a:	4b51      	ldr	r3, [pc, #324]	; (80068c0 <W25qxx_ReadPage+0x15c>)
 800677c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8006780:	2b00      	cmp	r3, #0
 8006782:	d1f7      	bne.n	8006774 <W25qxx_ReadPage+0x10>

    w25qxx.Lock = 1;
 8006784:	4b4e      	ldr	r3, [pc, #312]	; (80068c0 <W25qxx_ReadPage+0x15c>)
 8006786:	2201      	movs	r2, #1
 8006788:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || !NumByteToRead_up_to_PageSize)
 800678c:	4b4c      	ldr	r3, [pc, #304]	; (80068c0 <W25qxx_ReadPage+0x15c>)
 800678e:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006792:	b29b      	uxth	r3, r3
 8006794:	461a      	mov	r2, r3
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	4293      	cmp	r3, r2
 800679a:	d802      	bhi.n	80067a2 <W25qxx_ReadPage+0x3e>
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d104      	bne.n	80067ac <W25qxx_ReadPage+0x48>
        NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 80067a2:	4b47      	ldr	r3, [pc, #284]	; (80068c0 <W25qxx_ReadPage+0x15c>)
 80067a4:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80067a8:	b29b      	uxth	r3, r3
 80067aa:	603b      	str	r3, [r7, #0]
    if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 80067ac:	687a      	ldr	r2, [r7, #4]
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	4413      	add	r3, r2
 80067b2:	4a43      	ldr	r2, [pc, #268]	; (80068c0 <W25qxx_ReadPage+0x15c>)
 80067b4:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 80067b8:	b292      	uxth	r2, r2
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d907      	bls.n	80067ce <W25qxx_ReadPage+0x6a>
        NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 80067be:	4b40      	ldr	r3, [pc, #256]	; (80068c0 <W25qxx_ReadPage+0x15c>)
 80067c0:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80067c4:	b29b      	uxth	r3, r3
 80067c6:	461a      	mov	r2, r3
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	1ad3      	subs	r3, r2, r3
 80067cc:	603b      	str	r3, [r7, #0]
                 __func__, Page_Address, Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
    //W25qxx_Delay(100);
    uint32_t StartTime = HAL_GetTick();
#endif

    Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 80067ce:	4b3c      	ldr	r3, [pc, #240]	; (80068c0 <W25qxx_ReadPage+0x15c>)
 80067d0:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80067d4:	b29b      	uxth	r3, r3
 80067d6:	461a      	mov	r2, r3
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	fb02 f303 	mul.w	r3, r2, r3
 80067de:	687a      	ldr	r2, [r7, #4]
 80067e0:	4413      	add	r3, r2
 80067e2:	60bb      	str	r3, [r7, #8]
    W25qxx_Spi(Page_Address & 0xFF);
    //W25qxx_Spi(0);
    HAL_SPI_Receive(portFLASH, pBuffer, NumByteToRead_up_to_PageSize, min_wait_ms);
    W25_UNSELECT();
    */
    memset(pageTmp, 0, sizeof(pageTmp));
 80067e4:	f240 1205 	movw	r2, #261	; 0x105
 80067e8:	2100      	movs	r1, #0
 80067ea:	4836      	ldr	r0, [pc, #216]	; (80068c4 <W25qxx_ReadPage+0x160>)
 80067ec:	f00b fa9a 	bl	8011d24 <memset>
    uint16_t lens = NumByteToRead_up_to_PageSize + PAGE_HDR_BYTES;// + 1;
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	b29b      	uxth	r3, r3
 80067f4:	3304      	adds	r3, #4
 80067f6:	82fb      	strh	r3, [r7, #22]
    int idx = 0;
 80067f8:	2300      	movs	r3, #0
 80067fa:	613b      	str	r3, [r7, #16]
    pageTmp[idx++] = DATA_READ;//FAST_READ;
 80067fc:	693b      	ldr	r3, [r7, #16]
 80067fe:	1c5a      	adds	r2, r3, #1
 8006800:	613a      	str	r2, [r7, #16]
 8006802:	4a30      	ldr	r2, [pc, #192]	; (80068c4 <W25qxx_ReadPage+0x160>)
 8006804:	2103      	movs	r1, #3
 8006806:	54d1      	strb	r1, [r2, r3]
    //if (w25qxx.ID >= W25Q256) pageTmp[idx++] = (Page_Address & 0xFF000000) >> 24;
    pageTmp[idx++] = (Page_Address & 0xFF0000) >> 16;
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	0c19      	lsrs	r1, r3, #16
 800680c:	693b      	ldr	r3, [r7, #16]
 800680e:	1c5a      	adds	r2, r3, #1
 8006810:	613a      	str	r2, [r7, #16]
 8006812:	b2c9      	uxtb	r1, r1
 8006814:	4a2b      	ldr	r2, [pc, #172]	; (80068c4 <W25qxx_ReadPage+0x160>)
 8006816:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = (Page_Address& 0xFF00) >> 8;
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	0a19      	lsrs	r1, r3, #8
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	1c5a      	adds	r2, r3, #1
 8006820:	613a      	str	r2, [r7, #16]
 8006822:	b2c9      	uxtb	r1, r1
 8006824:	4a27      	ldr	r2, [pc, #156]	; (80068c4 <W25qxx_ReadPage+0x160>)
 8006826:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = Page_Address & 0xFF;
 8006828:	693b      	ldr	r3, [r7, #16]
 800682a:	1c5a      	adds	r2, r3, #1
 800682c:	613a      	str	r2, [r7, #16]
 800682e:	68ba      	ldr	r2, [r7, #8]
 8006830:	b2d1      	uxtb	r1, r2
 8006832:	4a24      	ldr	r2, [pc, #144]	; (80068c4 <W25qxx_ReadPage+0x160>)
 8006834:	54d1      	strb	r1, [r2, r3]
    //pageTmp[idx++] = 0;
    spiRdy = 0;
 8006836:	4b24      	ldr	r3, [pc, #144]	; (80068c8 <W25qxx_ReadPage+0x164>)
 8006838:	2200      	movs	r2, #0
 800683a:	701a      	strb	r2, [r3, #0]

w25_withDMA = 1;
 800683c:	4b23      	ldr	r3, [pc, #140]	; (80068cc <W25qxx_ReadPage+0x168>)
 800683e:	2201      	movs	r2, #1
 8006840:	701a      	strb	r2, [r3, #0]
    W25_SELECT();
 8006842:	f7ff fb5b 	bl	8005efc <W25_SELECT>
    if (w25_withDMA) {
 8006846:	4b21      	ldr	r3, [pc, #132]	; (80068cc <W25qxx_ReadPage+0x168>)
 8006848:	781b      	ldrb	r3, [r3, #0]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d012      	beq.n	8006874 <W25qxx_ReadPage+0x110>
    	HAL_SPI_TransmitReceive_DMA(portFLASH, pageTmp, pageTmp, lens);
 800684e:	4b20      	ldr	r3, [pc, #128]	; (80068d0 <W25qxx_ReadPage+0x16c>)
 8006850:	6818      	ldr	r0, [r3, #0]
 8006852:	8afb      	ldrh	r3, [r7, #22]
 8006854:	4a1b      	ldr	r2, [pc, #108]	; (80068c4 <W25qxx_ReadPage+0x160>)
 8006856:	491b      	ldr	r1, [pc, #108]	; (80068c4 <W25qxx_ReadPage+0x160>)
 8006858:	f005 f83e 	bl	800b8d8 <HAL_SPI_TransmitReceive_DMA>
    	while (!spiRdy) {
 800685c:	e002      	b.n	8006864 <W25qxx_ReadPage+0x100>
    		W25qxx_Delay(1);
 800685e:	2001      	movs	r0, #1
 8006860:	f000 f946 	bl	8006af0 <HAL_Delay>
    	while (!spiRdy) {
 8006864:	4b18      	ldr	r3, [pc, #96]	; (80068c8 <W25qxx_ReadPage+0x164>)
 8006866:	781b      	ldrb	r3, [r3, #0]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d0f8      	beq.n	800685e <W25qxx_ReadPage+0xfa>
    	}
w25_withDMA = 0;
 800686c:	4b17      	ldr	r3, [pc, #92]	; (80068cc <W25qxx_ReadPage+0x168>)
 800686e:	2200      	movs	r2, #0
 8006870:	701a      	strb	r2, [r3, #0]
 8006872:	e017      	b.n	80068a4 <W25qxx_ReadPage+0x140>
    } else {
    	if (HAL_SPI_TransmitReceive(portFLASH, pageTmp, pageTmp, lens, min_wait_ms) != HAL_OK) devError |= devSPI;
 8006874:	4b16      	ldr	r3, [pc, #88]	; (80068d0 <W25qxx_ReadPage+0x16c>)
 8006876:	6818      	ldr	r0, [r3, #0]
 8006878:	22fa      	movs	r2, #250	; 0xfa
 800687a:	8afb      	ldrh	r3, [r7, #22]
 800687c:	9200      	str	r2, [sp, #0]
 800687e:	4a11      	ldr	r2, [pc, #68]	; (80068c4 <W25qxx_ReadPage+0x160>)
 8006880:	4910      	ldr	r1, [pc, #64]	; (80068c4 <W25qxx_ReadPage+0x160>)
 8006882:	f004 fd22 	bl	800b2ca <HAL_SPI_TransmitReceive>
 8006886:	4603      	mov	r3, r0
 8006888:	2b00      	cmp	r3, #0
 800688a:	d006      	beq.n	800689a <W25qxx_ReadPage+0x136>
 800688c:	4b11      	ldr	r3, [pc, #68]	; (80068d4 <W25qxx_ReadPage+0x170>)
 800688e:	881b      	ldrh	r3, [r3, #0]
 8006890:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006894:	b29a      	uxth	r2, r3
 8006896:	4b0f      	ldr	r3, [pc, #60]	; (80068d4 <W25qxx_ReadPage+0x170>)
 8006898:	801a      	strh	r2, [r3, #0]
    	W25_UNSELECT();
 800689a:	f7ff fb3b 	bl	8005f14 <W25_UNSELECT>

    	spiRdy = 1;
 800689e:	4b0a      	ldr	r3, [pc, #40]	; (80068c8 <W25qxx_ReadPage+0x164>)
 80068a0:	2201      	movs	r2, #1
 80068a2:	701a      	strb	r2, [r3, #0]
    }
	memcpy(pBuffer, &pageTmp[PAGE_HDR_BYTES], NumByteToRead_up_to_PageSize);//w25qxx.PageSize);
 80068a4:	683a      	ldr	r2, [r7, #0]
 80068a6:	490c      	ldr	r1, [pc, #48]	; (80068d8 <W25qxx_ReadPage+0x174>)
 80068a8:	68f8      	ldr	r0, [r7, #12]
 80068aa:	f00b fa2d 	bl	8011d08 <memcpy>
    	Report(0, "\r\n");
    	Report(1, "%s done after %u ms\r\n", __func__, StartTime);
#endif


    w25qxx.Lock = 0;
 80068ae:	4b04      	ldr	r3, [pc, #16]	; (80068c0 <W25qxx_ReadPage+0x15c>)
 80068b0:	2200      	movs	r2, #0
 80068b2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 80068b6:	bf00      	nop
 80068b8:	3718      	adds	r7, #24
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bd80      	pop	{r7, pc}
 80068be:	bf00      	nop
 80068c0:	20004028 	.word	0x20004028
 80068c4:	20004050 	.word	0x20004050
 80068c8:	200001c0 	.word	0x200001c0
 80068cc:	20004155 	.word	0x20004155
 80068d0:	2000000c 	.word	0x2000000c
 80068d4:	20001480 	.word	0x20001480
 80068d8:	20004054 	.word	0x20004054

080068dc <W25qxx_ReadSector>:
//------------------------------------------------------------------------------------------
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b088      	sub	sp, #32
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	60f8      	str	r0, [r7, #12]
 80068e4:	60b9      	str	r1, [r7, #8]
 80068e6:	607a      	str	r2, [r7, #4]
 80068e8:	603b      	str	r3, [r7, #0]
    if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || !NumByteToRead_up_to_SectorSize)
 80068ea:	4b31      	ldr	r3, [pc, #196]	; (80069b0 <W25qxx_ReadSector+0xd4>)
 80068ec:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80068f0:	683a      	ldr	r2, [r7, #0]
 80068f2:	429a      	cmp	r2, r3
 80068f4:	d802      	bhi.n	80068fc <W25qxx_ReadSector+0x20>
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d103      	bne.n	8006904 <W25qxx_ReadSector+0x28>
                NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 80068fc:	4b2c      	ldr	r3, [pc, #176]	; (80069b0 <W25qxx_ReadSector+0xd4>)
 80068fe:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006902:	603b      	str	r3, [r7, #0]
    Report(1, "%s:0x%X(%u), Offset:%u ,Read %u Bytes, begin...\r\n",
                 __func__, Sector_Address, Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
    //W25qxx_Delay(100);
#endif

    if (OffsetInByte >= w25qxx.SectorSize) {
 8006904:	4b2a      	ldr	r3, [pc, #168]	; (80069b0 <W25qxx_ReadSector+0xd4>)
 8006906:	f8d3 300f 	ldr.w	r3, [r3, #15]
 800690a:	687a      	ldr	r2, [r7, #4]
 800690c:	429a      	cmp	r2, r3
 800690e:	d24b      	bcs.n	80069a8 <W25qxx_ReadSector+0xcc>
        return;
    }

    int32_t BytesToRead;
    uint32_t LocalOffset, StartPage;
    if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	441a      	add	r2, r3
 8006916:	4b26      	ldr	r3, [pc, #152]	; (80069b0 <W25qxx_ReadSector+0xd4>)
 8006918:	f8d3 300f 	ldr.w	r3, [r3, #15]
 800691c:	429a      	cmp	r2, r3
 800691e:	d906      	bls.n	800692e <W25qxx_ReadSector+0x52>
        BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8006920:	4b23      	ldr	r3, [pc, #140]	; (80069b0 <W25qxx_ReadSector+0xd4>)
 8006922:	f8d3 200f 	ldr.w	r2, [r3, #15]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	1ad3      	subs	r3, r2, r3
 800692a:	61fb      	str	r3, [r7, #28]
 800692c:	e001      	b.n	8006932 <W25qxx_ReadSector+0x56>
    else
        BytesToRead = NumByteToRead_up_to_SectorSize;
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	61fb      	str	r3, [r7, #28]
    StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8006932:	68b8      	ldr	r0, [r7, #8]
 8006934:	f7ff fd1e 	bl	8006374 <W25qxx_SectorToPage>
 8006938:	4602      	mov	r2, r0
 800693a:	4b1d      	ldr	r3, [pc, #116]	; (80069b0 <W25qxx_ReadSector+0xd4>)
 800693c:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006940:	b29b      	uxth	r3, r3
 8006942:	4619      	mov	r1, r3
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	fbb3 f3f1 	udiv	r3, r3, r1
 800694a:	4413      	add	r3, r2
 800694c:	617b      	str	r3, [r7, #20]
    LocalOffset = OffsetInByte % w25qxx.PageSize;
 800694e:	4b18      	ldr	r3, [pc, #96]	; (80069b0 <W25qxx_ReadSector+0xd4>)
 8006950:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006954:	b29b      	uxth	r3, r3
 8006956:	461a      	mov	r2, r3
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	fbb3 f1f2 	udiv	r1, r3, r2
 800695e:	fb01 f202 	mul.w	r2, r1, r2
 8006962:	1a9b      	subs	r3, r3, r2
 8006964:	61bb      	str	r3, [r7, #24]
    do {
        W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8006966:	69fb      	ldr	r3, [r7, #28]
 8006968:	69ba      	ldr	r2, [r7, #24]
 800696a:	6979      	ldr	r1, [r7, #20]
 800696c:	68f8      	ldr	r0, [r7, #12]
 800696e:	f7ff fef9 	bl	8006764 <W25qxx_ReadPage>
        StartPage++;
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	3301      	adds	r3, #1
 8006976:	617b      	str	r3, [r7, #20]
        BytesToRead -= w25qxx.PageSize - LocalOffset;
 8006978:	4b0d      	ldr	r3, [pc, #52]	; (80069b0 <W25qxx_ReadSector+0xd4>)
 800697a:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 800697e:	b29b      	uxth	r3, r3
 8006980:	461a      	mov	r2, r3
 8006982:	69bb      	ldr	r3, [r7, #24]
 8006984:	1a9a      	subs	r2, r3, r2
 8006986:	69fb      	ldr	r3, [r7, #28]
 8006988:	4413      	add	r3, r2
 800698a:	61fb      	str	r3, [r7, #28]
        pBuffer += w25qxx.PageSize;
 800698c:	4b08      	ldr	r3, [pc, #32]	; (80069b0 <W25qxx_ReadSector+0xd4>)
 800698e:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006992:	b29b      	uxth	r3, r3
 8006994:	461a      	mov	r2, r3
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	4413      	add	r3, r2
 800699a:	60fb      	str	r3, [r7, #12]
        LocalOffset = 0;
 800699c:	2300      	movs	r3, #0
 800699e:	61bb      	str	r3, [r7, #24]
    } while(BytesToRead > 0);
 80069a0:	69fb      	ldr	r3, [r7, #28]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	dcdf      	bgt.n	8006966 <W25qxx_ReadSector+0x8a>
 80069a6:	e000      	b.n	80069aa <W25qxx_ReadSector+0xce>
        return;
 80069a8:	bf00      	nop
#ifdef W25QXX_DEBUG
    Report(1, "%s done\r\n", __func__);
    //W25qxx_Delay(100);
#endif

}
 80069aa:	3720      	adds	r7, #32
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}
 80069b0:	20004028 	.word	0x20004028

080069b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80069b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80069ec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80069b8:	f7ff fa8e 	bl	8005ed8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80069bc:	480c      	ldr	r0, [pc, #48]	; (80069f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80069be:	490d      	ldr	r1, [pc, #52]	; (80069f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80069c0:	4a0d      	ldr	r2, [pc, #52]	; (80069f8 <LoopForever+0xe>)
  movs r3, #0
 80069c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80069c4:	e002      	b.n	80069cc <LoopCopyDataInit>

080069c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80069c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80069c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80069ca:	3304      	adds	r3, #4

080069cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80069cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80069ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80069d0:	d3f9      	bcc.n	80069c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80069d2:	4a0a      	ldr	r2, [pc, #40]	; (80069fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80069d4:	4c0a      	ldr	r4, [pc, #40]	; (8006a00 <LoopForever+0x16>)
  movs r3, #0
 80069d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80069d8:	e001      	b.n	80069de <LoopFillZerobss>

080069da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80069da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80069dc:	3204      	adds	r2, #4

080069de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80069de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80069e0:	d3fb      	bcc.n	80069da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80069e2:	f00b f96d 	bl	8011cc0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80069e6:	f7fb fc93 	bl	8002310 <main>

080069ea <LoopForever>:

LoopForever:
    b LoopForever
 80069ea:	e7fe      	b.n	80069ea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80069ec:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80069f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80069f4:	20000420 	.word	0x20000420
  ldr r2, =_sidata
 80069f8:	0801807c 	.word	0x0801807c
  ldr r2, =_sbss
 80069fc:	20000420 	.word	0x20000420
  ldr r4, =_ebss
 8006a00:	200041a8 	.word	0x200041a8

08006a04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006a04:	e7fe      	b.n	8006a04 <ADC1_2_IRQHandler>

08006a06 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006a06:	b580      	push	{r7, lr}
 8006a08:	b082      	sub	sp, #8
 8006a0a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006a10:	2003      	movs	r0, #3
 8006a12:	f000 f985 	bl	8006d20 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006a16:	200f      	movs	r0, #15
 8006a18:	f000 f80e 	bl	8006a38 <HAL_InitTick>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d002      	beq.n	8006a28 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8006a22:	2301      	movs	r3, #1
 8006a24:	71fb      	strb	r3, [r7, #7]
 8006a26:	e001      	b.n	8006a2c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006a28:	f7fe fdf0 	bl	800560c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006a2c:	79fb      	ldrb	r3, [r7, #7]
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3708      	adds	r7, #8
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}
	...

08006a38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b084      	sub	sp, #16
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006a40:	2300      	movs	r3, #0
 8006a42:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8006a44:	4b17      	ldr	r3, [pc, #92]	; (8006aa4 <HAL_InitTick+0x6c>)
 8006a46:	781b      	ldrb	r3, [r3, #0]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d023      	beq.n	8006a94 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8006a4c:	4b16      	ldr	r3, [pc, #88]	; (8006aa8 <HAL_InitTick+0x70>)
 8006a4e:	681a      	ldr	r2, [r3, #0]
 8006a50:	4b14      	ldr	r3, [pc, #80]	; (8006aa4 <HAL_InitTick+0x6c>)
 8006a52:	781b      	ldrb	r3, [r3, #0]
 8006a54:	4619      	mov	r1, r3
 8006a56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006a5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8006a5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a62:	4618      	mov	r0, r3
 8006a64:	f000 f99f 	bl	8006da6 <HAL_SYSTICK_Config>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d10f      	bne.n	8006a8e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2b0f      	cmp	r3, #15
 8006a72:	d809      	bhi.n	8006a88 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006a74:	2200      	movs	r2, #0
 8006a76:	6879      	ldr	r1, [r7, #4]
 8006a78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a7c:	f000 f95b 	bl	8006d36 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006a80:	4a0a      	ldr	r2, [pc, #40]	; (8006aac <HAL_InitTick+0x74>)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6013      	str	r3, [r2, #0]
 8006a86:	e007      	b.n	8006a98 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	73fb      	strb	r3, [r7, #15]
 8006a8c:	e004      	b.n	8006a98 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	73fb      	strb	r3, [r7, #15]
 8006a92:	e001      	b.n	8006a98 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006a94:	2301      	movs	r3, #1
 8006a96:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006a98:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	3710      	adds	r7, #16
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}
 8006aa2:	bf00      	nop
 8006aa4:	20000234 	.word	0x20000234
 8006aa8:	20000200 	.word	0x20000200
 8006aac:	20000230 	.word	0x20000230

08006ab0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006ab4:	4b06      	ldr	r3, [pc, #24]	; (8006ad0 <HAL_IncTick+0x20>)
 8006ab6:	781b      	ldrb	r3, [r3, #0]
 8006ab8:	461a      	mov	r2, r3
 8006aba:	4b06      	ldr	r3, [pc, #24]	; (8006ad4 <HAL_IncTick+0x24>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	4413      	add	r3, r2
 8006ac0:	4a04      	ldr	r2, [pc, #16]	; (8006ad4 <HAL_IncTick+0x24>)
 8006ac2:	6013      	str	r3, [r2, #0]
}
 8006ac4:	bf00      	nop
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006acc:	4770      	bx	lr
 8006ace:	bf00      	nop
 8006ad0:	20000234 	.word	0x20000234
 8006ad4:	20004158 	.word	0x20004158

08006ad8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	af00      	add	r7, sp, #0
  return uwTick;
 8006adc:	4b03      	ldr	r3, [pc, #12]	; (8006aec <HAL_GetTick+0x14>)
 8006ade:	681b      	ldr	r3, [r3, #0]
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae8:	4770      	bx	lr
 8006aea:	bf00      	nop
 8006aec:	20004158 	.word	0x20004158

08006af0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b084      	sub	sp, #16
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006af8:	f7ff ffee 	bl	8006ad8 <HAL_GetTick>
 8006afc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b08:	d005      	beq.n	8006b16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8006b0a:	4b0a      	ldr	r3, [pc, #40]	; (8006b34 <HAL_Delay+0x44>)
 8006b0c:	781b      	ldrb	r3, [r3, #0]
 8006b0e:	461a      	mov	r2, r3
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	4413      	add	r3, r2
 8006b14:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006b16:	bf00      	nop
 8006b18:	f7ff ffde 	bl	8006ad8 <HAL_GetTick>
 8006b1c:	4602      	mov	r2, r0
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	1ad3      	subs	r3, r2, r3
 8006b22:	68fa      	ldr	r2, [r7, #12]
 8006b24:	429a      	cmp	r2, r3
 8006b26:	d8f7      	bhi.n	8006b18 <HAL_Delay+0x28>
  {
  }
}
 8006b28:	bf00      	nop
 8006b2a:	bf00      	nop
 8006b2c:	3710      	adds	r7, #16
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}
 8006b32:	bf00      	nop
 8006b34:	20000234 	.word	0x20000234

08006b38 <__NVIC_SetPriorityGrouping>:
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b085      	sub	sp, #20
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	f003 0307 	and.w	r3, r3, #7
 8006b46:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006b48:	4b0c      	ldr	r3, [pc, #48]	; (8006b7c <__NVIC_SetPriorityGrouping+0x44>)
 8006b4a:	68db      	ldr	r3, [r3, #12]
 8006b4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006b4e:	68ba      	ldr	r2, [r7, #8]
 8006b50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006b54:	4013      	ands	r3, r2
 8006b56:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006b60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006b64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006b68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006b6a:	4a04      	ldr	r2, [pc, #16]	; (8006b7c <__NVIC_SetPriorityGrouping+0x44>)
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	60d3      	str	r3, [r2, #12]
}
 8006b70:	bf00      	nop
 8006b72:	3714      	adds	r7, #20
 8006b74:	46bd      	mov	sp, r7
 8006b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7a:	4770      	bx	lr
 8006b7c:	e000ed00 	.word	0xe000ed00

08006b80 <__NVIC_GetPriorityGrouping>:
{
 8006b80:	b480      	push	{r7}
 8006b82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006b84:	4b04      	ldr	r3, [pc, #16]	; (8006b98 <__NVIC_GetPriorityGrouping+0x18>)
 8006b86:	68db      	ldr	r3, [r3, #12]
 8006b88:	0a1b      	lsrs	r3, r3, #8
 8006b8a:	f003 0307 	and.w	r3, r3, #7
}
 8006b8e:	4618      	mov	r0, r3
 8006b90:	46bd      	mov	sp, r7
 8006b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b96:	4770      	bx	lr
 8006b98:	e000ed00 	.word	0xe000ed00

08006b9c <__NVIC_EnableIRQ>:
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b083      	sub	sp, #12
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	db0b      	blt.n	8006bc6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006bae:	79fb      	ldrb	r3, [r7, #7]
 8006bb0:	f003 021f 	and.w	r2, r3, #31
 8006bb4:	4907      	ldr	r1, [pc, #28]	; (8006bd4 <__NVIC_EnableIRQ+0x38>)
 8006bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bba:	095b      	lsrs	r3, r3, #5
 8006bbc:	2001      	movs	r0, #1
 8006bbe:	fa00 f202 	lsl.w	r2, r0, r2
 8006bc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006bc6:	bf00      	nop
 8006bc8:	370c      	adds	r7, #12
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd0:	4770      	bx	lr
 8006bd2:	bf00      	nop
 8006bd4:	e000e100 	.word	0xe000e100

08006bd8 <__NVIC_DisableIRQ>:
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b083      	sub	sp, #12
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	4603      	mov	r3, r0
 8006be0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	db12      	blt.n	8006c10 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006bea:	79fb      	ldrb	r3, [r7, #7]
 8006bec:	f003 021f 	and.w	r2, r3, #31
 8006bf0:	490a      	ldr	r1, [pc, #40]	; (8006c1c <__NVIC_DisableIRQ+0x44>)
 8006bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bf6:	095b      	lsrs	r3, r3, #5
 8006bf8:	2001      	movs	r0, #1
 8006bfa:	fa00 f202 	lsl.w	r2, r0, r2
 8006bfe:	3320      	adds	r3, #32
 8006c00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006c04:	f3bf 8f4f 	dsb	sy
}
 8006c08:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006c0a:	f3bf 8f6f 	isb	sy
}
 8006c0e:	bf00      	nop
}
 8006c10:	bf00      	nop
 8006c12:	370c      	adds	r7, #12
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr
 8006c1c:	e000e100 	.word	0xe000e100

08006c20 <__NVIC_SetPriority>:
{
 8006c20:	b480      	push	{r7}
 8006c22:	b083      	sub	sp, #12
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	4603      	mov	r3, r0
 8006c28:	6039      	str	r1, [r7, #0]
 8006c2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006c2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	db0a      	blt.n	8006c4a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	b2da      	uxtb	r2, r3
 8006c38:	490c      	ldr	r1, [pc, #48]	; (8006c6c <__NVIC_SetPriority+0x4c>)
 8006c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c3e:	0112      	lsls	r2, r2, #4
 8006c40:	b2d2      	uxtb	r2, r2
 8006c42:	440b      	add	r3, r1
 8006c44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006c48:	e00a      	b.n	8006c60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	b2da      	uxtb	r2, r3
 8006c4e:	4908      	ldr	r1, [pc, #32]	; (8006c70 <__NVIC_SetPriority+0x50>)
 8006c50:	79fb      	ldrb	r3, [r7, #7]
 8006c52:	f003 030f 	and.w	r3, r3, #15
 8006c56:	3b04      	subs	r3, #4
 8006c58:	0112      	lsls	r2, r2, #4
 8006c5a:	b2d2      	uxtb	r2, r2
 8006c5c:	440b      	add	r3, r1
 8006c5e:	761a      	strb	r2, [r3, #24]
}
 8006c60:	bf00      	nop
 8006c62:	370c      	adds	r7, #12
 8006c64:	46bd      	mov	sp, r7
 8006c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6a:	4770      	bx	lr
 8006c6c:	e000e100 	.word	0xe000e100
 8006c70:	e000ed00 	.word	0xe000ed00

08006c74 <NVIC_EncodePriority>:
{
 8006c74:	b480      	push	{r7}
 8006c76:	b089      	sub	sp, #36	; 0x24
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	60f8      	str	r0, [r7, #12]
 8006c7c:	60b9      	str	r1, [r7, #8]
 8006c7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	f003 0307 	and.w	r3, r3, #7
 8006c86:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006c88:	69fb      	ldr	r3, [r7, #28]
 8006c8a:	f1c3 0307 	rsb	r3, r3, #7
 8006c8e:	2b04      	cmp	r3, #4
 8006c90:	bf28      	it	cs
 8006c92:	2304      	movcs	r3, #4
 8006c94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006c96:	69fb      	ldr	r3, [r7, #28]
 8006c98:	3304      	adds	r3, #4
 8006c9a:	2b06      	cmp	r3, #6
 8006c9c:	d902      	bls.n	8006ca4 <NVIC_EncodePriority+0x30>
 8006c9e:	69fb      	ldr	r3, [r7, #28]
 8006ca0:	3b03      	subs	r3, #3
 8006ca2:	e000      	b.n	8006ca6 <NVIC_EncodePriority+0x32>
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006ca8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006cac:	69bb      	ldr	r3, [r7, #24]
 8006cae:	fa02 f303 	lsl.w	r3, r2, r3
 8006cb2:	43da      	mvns	r2, r3
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	401a      	ands	r2, r3
 8006cb8:	697b      	ldr	r3, [r7, #20]
 8006cba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006cbc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8006cc6:	43d9      	mvns	r1, r3
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006ccc:	4313      	orrs	r3, r2
}
 8006cce:	4618      	mov	r0, r3
 8006cd0:	3724      	adds	r7, #36	; 0x24
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd8:	4770      	bx	lr
	...

08006cdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b082      	sub	sp, #8
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	3b01      	subs	r3, #1
 8006ce8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006cec:	d301      	bcc.n	8006cf2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006cee:	2301      	movs	r3, #1
 8006cf0:	e00f      	b.n	8006d12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006cf2:	4a0a      	ldr	r2, [pc, #40]	; (8006d1c <SysTick_Config+0x40>)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	3b01      	subs	r3, #1
 8006cf8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006cfa:	210f      	movs	r1, #15
 8006cfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006d00:	f7ff ff8e 	bl	8006c20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006d04:	4b05      	ldr	r3, [pc, #20]	; (8006d1c <SysTick_Config+0x40>)
 8006d06:	2200      	movs	r2, #0
 8006d08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006d0a:	4b04      	ldr	r3, [pc, #16]	; (8006d1c <SysTick_Config+0x40>)
 8006d0c:	2207      	movs	r2, #7
 8006d0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006d10:	2300      	movs	r3, #0
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3708      	adds	r7, #8
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
 8006d1a:	bf00      	nop
 8006d1c:	e000e010 	.word	0xe000e010

08006d20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b082      	sub	sp, #8
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006d28:	6878      	ldr	r0, [r7, #4]
 8006d2a:	f7ff ff05 	bl	8006b38 <__NVIC_SetPriorityGrouping>
}
 8006d2e:	bf00      	nop
 8006d30:	3708      	adds	r7, #8
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}

08006d36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006d36:	b580      	push	{r7, lr}
 8006d38:	b086      	sub	sp, #24
 8006d3a:	af00      	add	r7, sp, #0
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	60b9      	str	r1, [r7, #8]
 8006d40:	607a      	str	r2, [r7, #4]
 8006d42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006d44:	2300      	movs	r3, #0
 8006d46:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006d48:	f7ff ff1a 	bl	8006b80 <__NVIC_GetPriorityGrouping>
 8006d4c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006d4e:	687a      	ldr	r2, [r7, #4]
 8006d50:	68b9      	ldr	r1, [r7, #8]
 8006d52:	6978      	ldr	r0, [r7, #20]
 8006d54:	f7ff ff8e 	bl	8006c74 <NVIC_EncodePriority>
 8006d58:	4602      	mov	r2, r0
 8006d5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006d5e:	4611      	mov	r1, r2
 8006d60:	4618      	mov	r0, r3
 8006d62:	f7ff ff5d 	bl	8006c20 <__NVIC_SetPriority>
}
 8006d66:	bf00      	nop
 8006d68:	3718      	adds	r7, #24
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}

08006d6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006d6e:	b580      	push	{r7, lr}
 8006d70:	b082      	sub	sp, #8
 8006d72:	af00      	add	r7, sp, #0
 8006d74:	4603      	mov	r3, r0
 8006d76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006d78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	f7ff ff0d 	bl	8006b9c <__NVIC_EnableIRQ>
}
 8006d82:	bf00      	nop
 8006d84:	3708      	adds	r7, #8
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd80      	pop	{r7, pc}

08006d8a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006d8a:	b580      	push	{r7, lr}
 8006d8c:	b082      	sub	sp, #8
 8006d8e:	af00      	add	r7, sp, #0
 8006d90:	4603      	mov	r3, r0
 8006d92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8006d94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f7ff ff1d 	bl	8006bd8 <__NVIC_DisableIRQ>
}
 8006d9e:	bf00      	nop
 8006da0:	3708      	adds	r7, #8
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}

08006da6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006da6:	b580      	push	{r7, lr}
 8006da8:	b082      	sub	sp, #8
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f7ff ff94 	bl	8006cdc <SysTick_Config>
 8006db4:	4603      	mov	r3, r0
}
 8006db6:	4618      	mov	r0, r3
 8006db8:	3708      	adds	r7, #8
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}
	...

08006dc0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b085      	sub	sp, #20
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d101      	bne.n	8006dd2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e098      	b.n	8006f04 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	461a      	mov	r2, r3
 8006dd8:	4b4d      	ldr	r3, [pc, #308]	; (8006f10 <HAL_DMA_Init+0x150>)
 8006dda:	429a      	cmp	r2, r3
 8006ddc:	d80f      	bhi.n	8006dfe <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	461a      	mov	r2, r3
 8006de4:	4b4b      	ldr	r3, [pc, #300]	; (8006f14 <HAL_DMA_Init+0x154>)
 8006de6:	4413      	add	r3, r2
 8006de8:	4a4b      	ldr	r2, [pc, #300]	; (8006f18 <HAL_DMA_Init+0x158>)
 8006dea:	fba2 2303 	umull	r2, r3, r2, r3
 8006dee:	091b      	lsrs	r3, r3, #4
 8006df0:	009a      	lsls	r2, r3, #2
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	4a48      	ldr	r2, [pc, #288]	; (8006f1c <HAL_DMA_Init+0x15c>)
 8006dfa:	641a      	str	r2, [r3, #64]	; 0x40
 8006dfc:	e00e      	b.n	8006e1c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	461a      	mov	r2, r3
 8006e04:	4b46      	ldr	r3, [pc, #280]	; (8006f20 <HAL_DMA_Init+0x160>)
 8006e06:	4413      	add	r3, r2
 8006e08:	4a43      	ldr	r2, [pc, #268]	; (8006f18 <HAL_DMA_Init+0x158>)
 8006e0a:	fba2 2303 	umull	r2, r3, r2, r3
 8006e0e:	091b      	lsrs	r3, r3, #4
 8006e10:	009a      	lsls	r2, r3, #2
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	4a42      	ldr	r2, [pc, #264]	; (8006f24 <HAL_DMA_Init+0x164>)
 8006e1a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2202      	movs	r2, #2
 8006e20:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006e32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e36:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006e40:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	691b      	ldr	r3, [r3, #16]
 8006e46:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006e4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	699b      	ldr	r3, [r3, #24]
 8006e52:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006e58:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6a1b      	ldr	r3, [r3, #32]
 8006e5e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006e60:	68fa      	ldr	r2, [r7, #12]
 8006e62:	4313      	orrs	r3, r2
 8006e64:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	68fa      	ldr	r2, [r7, #12]
 8006e6c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006e76:	d039      	beq.n	8006eec <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e7c:	4a27      	ldr	r2, [pc, #156]	; (8006f1c <HAL_DMA_Init+0x15c>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d11a      	bne.n	8006eb8 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8006e82:	4b29      	ldr	r3, [pc, #164]	; (8006f28 <HAL_DMA_Init+0x168>)
 8006e84:	681a      	ldr	r2, [r3, #0]
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e8a:	f003 031c 	and.w	r3, r3, #28
 8006e8e:	210f      	movs	r1, #15
 8006e90:	fa01 f303 	lsl.w	r3, r1, r3
 8006e94:	43db      	mvns	r3, r3
 8006e96:	4924      	ldr	r1, [pc, #144]	; (8006f28 <HAL_DMA_Init+0x168>)
 8006e98:	4013      	ands	r3, r2
 8006e9a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8006e9c:	4b22      	ldr	r3, [pc, #136]	; (8006f28 <HAL_DMA_Init+0x168>)
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6859      	ldr	r1, [r3, #4]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ea8:	f003 031c 	and.w	r3, r3, #28
 8006eac:	fa01 f303 	lsl.w	r3, r1, r3
 8006eb0:	491d      	ldr	r1, [pc, #116]	; (8006f28 <HAL_DMA_Init+0x168>)
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	600b      	str	r3, [r1, #0]
 8006eb6:	e019      	b.n	8006eec <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8006eb8:	4b1c      	ldr	r3, [pc, #112]	; (8006f2c <HAL_DMA_Init+0x16c>)
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ec0:	f003 031c 	and.w	r3, r3, #28
 8006ec4:	210f      	movs	r1, #15
 8006ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8006eca:	43db      	mvns	r3, r3
 8006ecc:	4917      	ldr	r1, [pc, #92]	; (8006f2c <HAL_DMA_Init+0x16c>)
 8006ece:	4013      	ands	r3, r2
 8006ed0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8006ed2:	4b16      	ldr	r3, [pc, #88]	; (8006f2c <HAL_DMA_Init+0x16c>)
 8006ed4:	681a      	ldr	r2, [r3, #0]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6859      	ldr	r1, [r3, #4]
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ede:	f003 031c 	and.w	r3, r3, #28
 8006ee2:	fa01 f303 	lsl.w	r3, r1, r3
 8006ee6:	4911      	ldr	r1, [pc, #68]	; (8006f2c <HAL_DMA_Init+0x16c>)
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2200      	movs	r2, #0
 8006ef0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2200      	movs	r2, #0
 8006efe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006f02:	2300      	movs	r3, #0
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	3714      	adds	r7, #20
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr
 8006f10:	40020407 	.word	0x40020407
 8006f14:	bffdfff8 	.word	0xbffdfff8
 8006f18:	cccccccd 	.word	0xcccccccd
 8006f1c:	40020000 	.word	0x40020000
 8006f20:	bffdfbf8 	.word	0xbffdfbf8
 8006f24:	40020400 	.word	0x40020400
 8006f28:	400200a8 	.word	0x400200a8
 8006f2c:	400204a8 	.word	0x400204a8

08006f30 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b086      	sub	sp, #24
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	60f8      	str	r0, [r7, #12]
 8006f38:	60b9      	str	r1, [r7, #8]
 8006f3a:	607a      	str	r2, [r7, #4]
 8006f3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f3e:	2300      	movs	r3, #0
 8006f40:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006f48:	2b01      	cmp	r3, #1
 8006f4a:	d101      	bne.n	8006f50 <HAL_DMA_Start_IT+0x20>
 8006f4c:	2302      	movs	r3, #2
 8006f4e:	e04b      	b.n	8006fe8 <HAL_DMA_Start_IT+0xb8>
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2201      	movs	r2, #1
 8006f54:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006f5e:	b2db      	uxtb	r3, r3
 8006f60:	2b01      	cmp	r3, #1
 8006f62:	d13a      	bne.n	8006fda <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	2202      	movs	r2, #2
 8006f68:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	681a      	ldr	r2, [r3, #0]
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f022 0201 	bic.w	r2, r2, #1
 8006f80:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	687a      	ldr	r2, [r7, #4]
 8006f86:	68b9      	ldr	r1, [r7, #8]
 8006f88:	68f8      	ldr	r0, [r7, #12]
 8006f8a:	f000 f96d 	bl	8007268 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d008      	beq.n	8006fa8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	681a      	ldr	r2, [r3, #0]
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f042 020e 	orr.w	r2, r2, #14
 8006fa4:	601a      	str	r2, [r3, #0]
 8006fa6:	e00f      	b.n	8006fc8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	681a      	ldr	r2, [r3, #0]
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f022 0204 	bic.w	r2, r2, #4
 8006fb6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	681a      	ldr	r2, [r3, #0]
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f042 020a 	orr.w	r2, r2, #10
 8006fc6:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	681a      	ldr	r2, [r3, #0]
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f042 0201 	orr.w	r2, r2, #1
 8006fd6:	601a      	str	r2, [r3, #0]
 8006fd8:	e005      	b.n	8006fe6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006fe2:	2302      	movs	r3, #2
 8006fe4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006fe6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	3718      	adds	r7, #24
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}

08006ff0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b085      	sub	sp, #20
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007002:	b2db      	uxtb	r3, r3
 8007004:	2b02      	cmp	r3, #2
 8007006:	d008      	beq.n	800701a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2204      	movs	r2, #4
 800700c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2200      	movs	r2, #0
 8007012:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	e022      	b.n	8007060 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	681a      	ldr	r2, [r3, #0]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f022 020e 	bic.w	r2, r2, #14
 8007028:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	681a      	ldr	r2, [r3, #0]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f022 0201 	bic.w	r2, r2, #1
 8007038:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800703e:	f003 021c 	and.w	r2, r3, #28
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007046:	2101      	movs	r1, #1
 8007048:	fa01 f202 	lsl.w	r2, r1, r2
 800704c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2201      	movs	r2, #1
 8007052:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2200      	movs	r2, #0
 800705a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800705e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8007060:	4618      	mov	r0, r3
 8007062:	3714      	adds	r7, #20
 8007064:	46bd      	mov	sp, r7
 8007066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706a:	4770      	bx	lr

0800706c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b084      	sub	sp, #16
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007074:	2300      	movs	r3, #0
 8007076:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800707e:	b2db      	uxtb	r3, r3
 8007080:	2b02      	cmp	r3, #2
 8007082:	d005      	beq.n	8007090 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2204      	movs	r2, #4
 8007088:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800708a:	2301      	movs	r3, #1
 800708c:	73fb      	strb	r3, [r7, #15]
 800708e:	e029      	b.n	80070e4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	681a      	ldr	r2, [r3, #0]
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f022 020e 	bic.w	r2, r2, #14
 800709e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	681a      	ldr	r2, [r3, #0]
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f022 0201 	bic.w	r2, r2, #1
 80070ae:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070b4:	f003 021c 	and.w	r2, r3, #28
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070bc:	2101      	movs	r1, #1
 80070be:	fa01 f202 	lsl.w	r2, r1, r2
 80070c2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2201      	movs	r2, #1
 80070c8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2200      	movs	r2, #0
 80070d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d003      	beq.n	80070e4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070e0:	6878      	ldr	r0, [r7, #4]
 80070e2:	4798      	blx	r3
    }
  }
  return status;
 80070e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3710      	adds	r7, #16
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}

080070ee <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80070ee:	b580      	push	{r7, lr}
 80070f0:	b084      	sub	sp, #16
 80070f2:	af00      	add	r7, sp, #0
 80070f4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800710a:	f003 031c 	and.w	r3, r3, #28
 800710e:	2204      	movs	r2, #4
 8007110:	409a      	lsls	r2, r3
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	4013      	ands	r3, r2
 8007116:	2b00      	cmp	r3, #0
 8007118:	d026      	beq.n	8007168 <HAL_DMA_IRQHandler+0x7a>
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	f003 0304 	and.w	r3, r3, #4
 8007120:	2b00      	cmp	r3, #0
 8007122:	d021      	beq.n	8007168 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f003 0320 	and.w	r3, r3, #32
 800712e:	2b00      	cmp	r3, #0
 8007130:	d107      	bne.n	8007142 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	681a      	ldr	r2, [r3, #0]
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f022 0204 	bic.w	r2, r2, #4
 8007140:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007146:	f003 021c 	and.w	r2, r3, #28
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800714e:	2104      	movs	r1, #4
 8007150:	fa01 f202 	lsl.w	r2, r1, r2
 8007154:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800715a:	2b00      	cmp	r3, #0
 800715c:	d071      	beq.n	8007242 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007162:	6878      	ldr	r0, [r7, #4]
 8007164:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8007166:	e06c      	b.n	8007242 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800716c:	f003 031c 	and.w	r3, r3, #28
 8007170:	2202      	movs	r2, #2
 8007172:	409a      	lsls	r2, r3
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	4013      	ands	r3, r2
 8007178:	2b00      	cmp	r3, #0
 800717a:	d02e      	beq.n	80071da <HAL_DMA_IRQHandler+0xec>
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	f003 0302 	and.w	r3, r3, #2
 8007182:	2b00      	cmp	r3, #0
 8007184:	d029      	beq.n	80071da <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f003 0320 	and.w	r3, r3, #32
 8007190:	2b00      	cmp	r3, #0
 8007192:	d10b      	bne.n	80071ac <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	681a      	ldr	r2, [r3, #0]
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f022 020a 	bic.w	r2, r2, #10
 80071a2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2201      	movs	r2, #1
 80071a8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071b0:	f003 021c 	and.w	r2, r3, #28
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071b8:	2102      	movs	r1, #2
 80071ba:	fa01 f202 	lsl.w	r2, r1, r2
 80071be:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2200      	movs	r2, #0
 80071c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d038      	beq.n	8007242 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071d4:	6878      	ldr	r0, [r7, #4]
 80071d6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80071d8:	e033      	b.n	8007242 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071de:	f003 031c 	and.w	r3, r3, #28
 80071e2:	2208      	movs	r2, #8
 80071e4:	409a      	lsls	r2, r3
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	4013      	ands	r3, r2
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d02a      	beq.n	8007244 <HAL_DMA_IRQHandler+0x156>
 80071ee:	68bb      	ldr	r3, [r7, #8]
 80071f0:	f003 0308 	and.w	r3, r3, #8
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d025      	beq.n	8007244 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	681a      	ldr	r2, [r3, #0]
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f022 020e 	bic.w	r2, r2, #14
 8007206:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800720c:	f003 021c 	and.w	r2, r3, #28
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007214:	2101      	movs	r1, #1
 8007216:	fa01 f202 	lsl.w	r2, r1, r2
 800721a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2201      	movs	r2, #1
 8007220:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2201      	movs	r2, #1
 8007226:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2200      	movs	r2, #0
 800722e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007236:	2b00      	cmp	r3, #0
 8007238:	d004      	beq.n	8007244 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007242:	bf00      	nop
 8007244:	bf00      	nop
}
 8007246:	3710      	adds	r7, #16
 8007248:	46bd      	mov	sp, r7
 800724a:	bd80      	pop	{r7, pc}

0800724c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800724c:	b480      	push	{r7}
 800724e:	b083      	sub	sp, #12
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800725a:	b2db      	uxtb	r3, r3
}
 800725c:	4618      	mov	r0, r3
 800725e:	370c      	adds	r7, #12
 8007260:	46bd      	mov	sp, r7
 8007262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007266:	4770      	bx	lr

08007268 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007268:	b480      	push	{r7}
 800726a:	b085      	sub	sp, #20
 800726c:	af00      	add	r7, sp, #0
 800726e:	60f8      	str	r0, [r7, #12]
 8007270:	60b9      	str	r1, [r7, #8]
 8007272:	607a      	str	r2, [r7, #4]
 8007274:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800727a:	f003 021c 	and.w	r2, r3, #28
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007282:	2101      	movs	r1, #1
 8007284:	fa01 f202 	lsl.w	r2, r1, r2
 8007288:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	683a      	ldr	r2, [r7, #0]
 8007290:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	2b10      	cmp	r3, #16
 8007298:	d108      	bne.n	80072ac <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	687a      	ldr	r2, [r7, #4]
 80072a0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	68ba      	ldr	r2, [r7, #8]
 80072a8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80072aa:	e007      	b.n	80072bc <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	68ba      	ldr	r2, [r7, #8]
 80072b2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	687a      	ldr	r2, [r7, #4]
 80072ba:	60da      	str	r2, [r3, #12]
}
 80072bc:	bf00      	nop
 80072be:	3714      	adds	r7, #20
 80072c0:	46bd      	mov	sp, r7
 80072c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c6:	4770      	bx	lr

080072c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80072c8:	b480      	push	{r7}
 80072ca:	b087      	sub	sp, #28
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
 80072d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80072d2:	2300      	movs	r3, #0
 80072d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80072d6:	e17f      	b.n	80075d8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	681a      	ldr	r2, [r3, #0]
 80072dc:	2101      	movs	r1, #1
 80072de:	697b      	ldr	r3, [r7, #20]
 80072e0:	fa01 f303 	lsl.w	r3, r1, r3
 80072e4:	4013      	ands	r3, r2
 80072e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	f000 8171 	beq.w	80075d2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	f003 0303 	and.w	r3, r3, #3
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d005      	beq.n	8007308 <HAL_GPIO_Init+0x40>
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	685b      	ldr	r3, [r3, #4]
 8007300:	f003 0303 	and.w	r3, r3, #3
 8007304:	2b02      	cmp	r3, #2
 8007306:	d130      	bne.n	800736a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	689b      	ldr	r3, [r3, #8]
 800730c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	005b      	lsls	r3, r3, #1
 8007312:	2203      	movs	r2, #3
 8007314:	fa02 f303 	lsl.w	r3, r2, r3
 8007318:	43db      	mvns	r3, r3
 800731a:	693a      	ldr	r2, [r7, #16]
 800731c:	4013      	ands	r3, r2
 800731e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	68da      	ldr	r2, [r3, #12]
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	005b      	lsls	r3, r3, #1
 8007328:	fa02 f303 	lsl.w	r3, r2, r3
 800732c:	693a      	ldr	r2, [r7, #16]
 800732e:	4313      	orrs	r3, r2
 8007330:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	693a      	ldr	r2, [r7, #16]
 8007336:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	685b      	ldr	r3, [r3, #4]
 800733c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800733e:	2201      	movs	r2, #1
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	fa02 f303 	lsl.w	r3, r2, r3
 8007346:	43db      	mvns	r3, r3
 8007348:	693a      	ldr	r2, [r7, #16]
 800734a:	4013      	ands	r3, r2
 800734c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	091b      	lsrs	r3, r3, #4
 8007354:	f003 0201 	and.w	r2, r3, #1
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	fa02 f303 	lsl.w	r3, r2, r3
 800735e:	693a      	ldr	r2, [r7, #16]
 8007360:	4313      	orrs	r3, r2
 8007362:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	693a      	ldr	r2, [r7, #16]
 8007368:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	f003 0303 	and.w	r3, r3, #3
 8007372:	2b03      	cmp	r3, #3
 8007374:	d118      	bne.n	80073a8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800737a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800737c:	2201      	movs	r2, #1
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	fa02 f303 	lsl.w	r3, r2, r3
 8007384:	43db      	mvns	r3, r3
 8007386:	693a      	ldr	r2, [r7, #16]
 8007388:	4013      	ands	r3, r2
 800738a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	685b      	ldr	r3, [r3, #4]
 8007390:	08db      	lsrs	r3, r3, #3
 8007392:	f003 0201 	and.w	r2, r3, #1
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	fa02 f303 	lsl.w	r3, r2, r3
 800739c:	693a      	ldr	r2, [r7, #16]
 800739e:	4313      	orrs	r3, r2
 80073a0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	693a      	ldr	r2, [r7, #16]
 80073a6:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	685b      	ldr	r3, [r3, #4]
 80073ac:	f003 0303 	and.w	r3, r3, #3
 80073b0:	2b03      	cmp	r3, #3
 80073b2:	d017      	beq.n	80073e4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	68db      	ldr	r3, [r3, #12]
 80073b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80073ba:	697b      	ldr	r3, [r7, #20]
 80073bc:	005b      	lsls	r3, r3, #1
 80073be:	2203      	movs	r2, #3
 80073c0:	fa02 f303 	lsl.w	r3, r2, r3
 80073c4:	43db      	mvns	r3, r3
 80073c6:	693a      	ldr	r2, [r7, #16]
 80073c8:	4013      	ands	r3, r2
 80073ca:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	689a      	ldr	r2, [r3, #8]
 80073d0:	697b      	ldr	r3, [r7, #20]
 80073d2:	005b      	lsls	r3, r3, #1
 80073d4:	fa02 f303 	lsl.w	r3, r2, r3
 80073d8:	693a      	ldr	r2, [r7, #16]
 80073da:	4313      	orrs	r3, r2
 80073dc:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	693a      	ldr	r2, [r7, #16]
 80073e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	685b      	ldr	r3, [r3, #4]
 80073e8:	f003 0303 	and.w	r3, r3, #3
 80073ec:	2b02      	cmp	r3, #2
 80073ee:	d123      	bne.n	8007438 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80073f0:	697b      	ldr	r3, [r7, #20]
 80073f2:	08da      	lsrs	r2, r3, #3
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	3208      	adds	r2, #8
 80073f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	f003 0307 	and.w	r3, r3, #7
 8007404:	009b      	lsls	r3, r3, #2
 8007406:	220f      	movs	r2, #15
 8007408:	fa02 f303 	lsl.w	r3, r2, r3
 800740c:	43db      	mvns	r3, r3
 800740e:	693a      	ldr	r2, [r7, #16]
 8007410:	4013      	ands	r3, r2
 8007412:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	691a      	ldr	r2, [r3, #16]
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	f003 0307 	and.w	r3, r3, #7
 800741e:	009b      	lsls	r3, r3, #2
 8007420:	fa02 f303 	lsl.w	r3, r2, r3
 8007424:	693a      	ldr	r2, [r7, #16]
 8007426:	4313      	orrs	r3, r2
 8007428:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	08da      	lsrs	r2, r3, #3
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	3208      	adds	r2, #8
 8007432:	6939      	ldr	r1, [r7, #16]
 8007434:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800743e:	697b      	ldr	r3, [r7, #20]
 8007440:	005b      	lsls	r3, r3, #1
 8007442:	2203      	movs	r2, #3
 8007444:	fa02 f303 	lsl.w	r3, r2, r3
 8007448:	43db      	mvns	r3, r3
 800744a:	693a      	ldr	r2, [r7, #16]
 800744c:	4013      	ands	r3, r2
 800744e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	685b      	ldr	r3, [r3, #4]
 8007454:	f003 0203 	and.w	r2, r3, #3
 8007458:	697b      	ldr	r3, [r7, #20]
 800745a:	005b      	lsls	r3, r3, #1
 800745c:	fa02 f303 	lsl.w	r3, r2, r3
 8007460:	693a      	ldr	r2, [r7, #16]
 8007462:	4313      	orrs	r3, r2
 8007464:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	693a      	ldr	r2, [r7, #16]
 800746a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007474:	2b00      	cmp	r3, #0
 8007476:	f000 80ac 	beq.w	80075d2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800747a:	4b5f      	ldr	r3, [pc, #380]	; (80075f8 <HAL_GPIO_Init+0x330>)
 800747c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800747e:	4a5e      	ldr	r2, [pc, #376]	; (80075f8 <HAL_GPIO_Init+0x330>)
 8007480:	f043 0301 	orr.w	r3, r3, #1
 8007484:	6613      	str	r3, [r2, #96]	; 0x60
 8007486:	4b5c      	ldr	r3, [pc, #368]	; (80075f8 <HAL_GPIO_Init+0x330>)
 8007488:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800748a:	f003 0301 	and.w	r3, r3, #1
 800748e:	60bb      	str	r3, [r7, #8]
 8007490:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8007492:	4a5a      	ldr	r2, [pc, #360]	; (80075fc <HAL_GPIO_Init+0x334>)
 8007494:	697b      	ldr	r3, [r7, #20]
 8007496:	089b      	lsrs	r3, r3, #2
 8007498:	3302      	adds	r3, #2
 800749a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800749e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80074a0:	697b      	ldr	r3, [r7, #20]
 80074a2:	f003 0303 	and.w	r3, r3, #3
 80074a6:	009b      	lsls	r3, r3, #2
 80074a8:	220f      	movs	r2, #15
 80074aa:	fa02 f303 	lsl.w	r3, r2, r3
 80074ae:	43db      	mvns	r3, r3
 80074b0:	693a      	ldr	r2, [r7, #16]
 80074b2:	4013      	ands	r3, r2
 80074b4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80074bc:	d025      	beq.n	800750a <HAL_GPIO_Init+0x242>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	4a4f      	ldr	r2, [pc, #316]	; (8007600 <HAL_GPIO_Init+0x338>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d01f      	beq.n	8007506 <HAL_GPIO_Init+0x23e>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	4a4e      	ldr	r2, [pc, #312]	; (8007604 <HAL_GPIO_Init+0x33c>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d019      	beq.n	8007502 <HAL_GPIO_Init+0x23a>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	4a4d      	ldr	r2, [pc, #308]	; (8007608 <HAL_GPIO_Init+0x340>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d013      	beq.n	80074fe <HAL_GPIO_Init+0x236>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	4a4c      	ldr	r2, [pc, #304]	; (800760c <HAL_GPIO_Init+0x344>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d00d      	beq.n	80074fa <HAL_GPIO_Init+0x232>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	4a4b      	ldr	r2, [pc, #300]	; (8007610 <HAL_GPIO_Init+0x348>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d007      	beq.n	80074f6 <HAL_GPIO_Init+0x22e>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	4a4a      	ldr	r2, [pc, #296]	; (8007614 <HAL_GPIO_Init+0x34c>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d101      	bne.n	80074f2 <HAL_GPIO_Init+0x22a>
 80074ee:	2306      	movs	r3, #6
 80074f0:	e00c      	b.n	800750c <HAL_GPIO_Init+0x244>
 80074f2:	2307      	movs	r3, #7
 80074f4:	e00a      	b.n	800750c <HAL_GPIO_Init+0x244>
 80074f6:	2305      	movs	r3, #5
 80074f8:	e008      	b.n	800750c <HAL_GPIO_Init+0x244>
 80074fa:	2304      	movs	r3, #4
 80074fc:	e006      	b.n	800750c <HAL_GPIO_Init+0x244>
 80074fe:	2303      	movs	r3, #3
 8007500:	e004      	b.n	800750c <HAL_GPIO_Init+0x244>
 8007502:	2302      	movs	r3, #2
 8007504:	e002      	b.n	800750c <HAL_GPIO_Init+0x244>
 8007506:	2301      	movs	r3, #1
 8007508:	e000      	b.n	800750c <HAL_GPIO_Init+0x244>
 800750a:	2300      	movs	r3, #0
 800750c:	697a      	ldr	r2, [r7, #20]
 800750e:	f002 0203 	and.w	r2, r2, #3
 8007512:	0092      	lsls	r2, r2, #2
 8007514:	4093      	lsls	r3, r2
 8007516:	693a      	ldr	r2, [r7, #16]
 8007518:	4313      	orrs	r3, r2
 800751a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800751c:	4937      	ldr	r1, [pc, #220]	; (80075fc <HAL_GPIO_Init+0x334>)
 800751e:	697b      	ldr	r3, [r7, #20]
 8007520:	089b      	lsrs	r3, r3, #2
 8007522:	3302      	adds	r3, #2
 8007524:	693a      	ldr	r2, [r7, #16]
 8007526:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800752a:	4b3b      	ldr	r3, [pc, #236]	; (8007618 <HAL_GPIO_Init+0x350>)
 800752c:	689b      	ldr	r3, [r3, #8]
 800752e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	43db      	mvns	r3, r3
 8007534:	693a      	ldr	r2, [r7, #16]
 8007536:	4013      	ands	r3, r2
 8007538:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007542:	2b00      	cmp	r3, #0
 8007544:	d003      	beq.n	800754e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8007546:	693a      	ldr	r2, [r7, #16]
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	4313      	orrs	r3, r2
 800754c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800754e:	4a32      	ldr	r2, [pc, #200]	; (8007618 <HAL_GPIO_Init+0x350>)
 8007550:	693b      	ldr	r3, [r7, #16]
 8007552:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007554:	4b30      	ldr	r3, [pc, #192]	; (8007618 <HAL_GPIO_Init+0x350>)
 8007556:	68db      	ldr	r3, [r3, #12]
 8007558:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	43db      	mvns	r3, r3
 800755e:	693a      	ldr	r2, [r7, #16]
 8007560:	4013      	ands	r3, r2
 8007562:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	685b      	ldr	r3, [r3, #4]
 8007568:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800756c:	2b00      	cmp	r3, #0
 800756e:	d003      	beq.n	8007578 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8007570:	693a      	ldr	r2, [r7, #16]
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	4313      	orrs	r3, r2
 8007576:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007578:	4a27      	ldr	r2, [pc, #156]	; (8007618 <HAL_GPIO_Init+0x350>)
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800757e:	4b26      	ldr	r3, [pc, #152]	; (8007618 <HAL_GPIO_Init+0x350>)
 8007580:	685b      	ldr	r3, [r3, #4]
 8007582:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	43db      	mvns	r3, r3
 8007588:	693a      	ldr	r2, [r7, #16]
 800758a:	4013      	ands	r3, r2
 800758c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	685b      	ldr	r3, [r3, #4]
 8007592:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007596:	2b00      	cmp	r3, #0
 8007598:	d003      	beq.n	80075a2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800759a:	693a      	ldr	r2, [r7, #16]
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	4313      	orrs	r3, r2
 80075a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80075a2:	4a1d      	ldr	r2, [pc, #116]	; (8007618 <HAL_GPIO_Init+0x350>)
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80075a8:	4b1b      	ldr	r3, [pc, #108]	; (8007618 <HAL_GPIO_Init+0x350>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	43db      	mvns	r3, r3
 80075b2:	693a      	ldr	r2, [r7, #16]
 80075b4:	4013      	ands	r3, r2
 80075b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	685b      	ldr	r3, [r3, #4]
 80075bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d003      	beq.n	80075cc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80075c4:	693a      	ldr	r2, [r7, #16]
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	4313      	orrs	r3, r2
 80075ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80075cc:	4a12      	ldr	r2, [pc, #72]	; (8007618 <HAL_GPIO_Init+0x350>)
 80075ce:	693b      	ldr	r3, [r7, #16]
 80075d0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80075d2:	697b      	ldr	r3, [r7, #20]
 80075d4:	3301      	adds	r3, #1
 80075d6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	681a      	ldr	r2, [r3, #0]
 80075dc:	697b      	ldr	r3, [r7, #20]
 80075de:	fa22 f303 	lsr.w	r3, r2, r3
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	f47f ae78 	bne.w	80072d8 <HAL_GPIO_Init+0x10>
  }
}
 80075e8:	bf00      	nop
 80075ea:	bf00      	nop
 80075ec:	371c      	adds	r7, #28
 80075ee:	46bd      	mov	sp, r7
 80075f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f4:	4770      	bx	lr
 80075f6:	bf00      	nop
 80075f8:	40021000 	.word	0x40021000
 80075fc:	40010000 	.word	0x40010000
 8007600:	48000400 	.word	0x48000400
 8007604:	48000800 	.word	0x48000800
 8007608:	48000c00 	.word	0x48000c00
 800760c:	48001000 	.word	0x48001000
 8007610:	48001400 	.word	0x48001400
 8007614:	48001800 	.word	0x48001800
 8007618:	40010400 	.word	0x40010400

0800761c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800761c:	b480      	push	{r7}
 800761e:	b085      	sub	sp, #20
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
 8007624:	460b      	mov	r3, r1
 8007626:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	691a      	ldr	r2, [r3, #16]
 800762c:	887b      	ldrh	r3, [r7, #2]
 800762e:	4013      	ands	r3, r2
 8007630:	2b00      	cmp	r3, #0
 8007632:	d002      	beq.n	800763a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007634:	2301      	movs	r3, #1
 8007636:	73fb      	strb	r3, [r7, #15]
 8007638:	e001      	b.n	800763e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800763a:	2300      	movs	r3, #0
 800763c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800763e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007640:	4618      	mov	r0, r3
 8007642:	3714      	adds	r7, #20
 8007644:	46bd      	mov	sp, r7
 8007646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764a:	4770      	bx	lr

0800764c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800764c:	b480      	push	{r7}
 800764e:	b083      	sub	sp, #12
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
 8007654:	460b      	mov	r3, r1
 8007656:	807b      	strh	r3, [r7, #2]
 8007658:	4613      	mov	r3, r2
 800765a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800765c:	787b      	ldrb	r3, [r7, #1]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d003      	beq.n	800766a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007662:	887a      	ldrh	r2, [r7, #2]
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007668:	e002      	b.n	8007670 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800766a:	887a      	ldrh	r2, [r7, #2]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007670:	bf00      	nop
 8007672:	370c      	adds	r7, #12
 8007674:	46bd      	mov	sp, r7
 8007676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767a:	4770      	bx	lr

0800767c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800767c:	b480      	push	{r7}
 800767e:	b085      	sub	sp, #20
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
 8007684:	460b      	mov	r3, r1
 8007686:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	695b      	ldr	r3, [r3, #20]
 800768c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800768e:	887a      	ldrh	r2, [r7, #2]
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	4013      	ands	r3, r2
 8007694:	041a      	lsls	r2, r3, #16
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	43d9      	mvns	r1, r3
 800769a:	887b      	ldrh	r3, [r7, #2]
 800769c:	400b      	ands	r3, r1
 800769e:	431a      	orrs	r2, r3
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	619a      	str	r2, [r3, #24]
}
 80076a4:	bf00      	nop
 80076a6:	3714      	adds	r7, #20
 80076a8:	46bd      	mov	sp, r7
 80076aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ae:	4770      	bx	lr

080076b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b082      	sub	sp, #8
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	4603      	mov	r3, r0
 80076b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80076ba:	4b08      	ldr	r3, [pc, #32]	; (80076dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80076bc:	695a      	ldr	r2, [r3, #20]
 80076be:	88fb      	ldrh	r3, [r7, #6]
 80076c0:	4013      	ands	r3, r2
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d006      	beq.n	80076d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80076c6:	4a05      	ldr	r2, [pc, #20]	; (80076dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80076c8:	88fb      	ldrh	r3, [r7, #6]
 80076ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80076cc:	88fb      	ldrh	r3, [r7, #6]
 80076ce:	4618      	mov	r0, r3
 80076d0:	f7fd fb0a 	bl	8004ce8 <HAL_GPIO_EXTI_Callback>
  }
}
 80076d4:	bf00      	nop
 80076d6:	3708      	adds	r7, #8
 80076d8:	46bd      	mov	sp, r7
 80076da:	bd80      	pop	{r7, pc}
 80076dc:	40010400 	.word	0x40010400

080076e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b082      	sub	sp, #8
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d101      	bne.n	80076f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80076ee:	2301      	movs	r3, #1
 80076f0:	e081      	b.n	80077f6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80076f8:	b2db      	uxtb	r3, r3
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d106      	bne.n	800770c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2200      	movs	r2, #0
 8007702:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f7fd ffa4 	bl	8005654 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2224      	movs	r2, #36	; 0x24
 8007710:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	681a      	ldr	r2, [r3, #0]
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f022 0201 	bic.w	r2, r2, #1
 8007722:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	685a      	ldr	r2, [r3, #4]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007730:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	689a      	ldr	r2, [r3, #8]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007740:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	68db      	ldr	r3, [r3, #12]
 8007746:	2b01      	cmp	r3, #1
 8007748:	d107      	bne.n	800775a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	689a      	ldr	r2, [r3, #8]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007756:	609a      	str	r2, [r3, #8]
 8007758:	e006      	b.n	8007768 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	689a      	ldr	r2, [r3, #8]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8007766:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	68db      	ldr	r3, [r3, #12]
 800776c:	2b02      	cmp	r3, #2
 800776e:	d104      	bne.n	800777a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007778:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	687a      	ldr	r2, [r7, #4]
 8007782:	6812      	ldr	r2, [r2, #0]
 8007784:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007788:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800778c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	68da      	ldr	r2, [r3, #12]
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800779c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	691a      	ldr	r2, [r3, #16]
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	695b      	ldr	r3, [r3, #20]
 80077a6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	699b      	ldr	r3, [r3, #24]
 80077ae:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	430a      	orrs	r2, r1
 80077b6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	69d9      	ldr	r1, [r3, #28]
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6a1a      	ldr	r2, [r3, #32]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	430a      	orrs	r2, r1
 80077c6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	681a      	ldr	r2, [r3, #0]
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f042 0201 	orr.w	r2, r2, #1
 80077d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2200      	movs	r2, #0
 80077dc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2220      	movs	r2, #32
 80077e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2200      	movs	r2, #0
 80077ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2200      	movs	r2, #0
 80077f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80077f4:	2300      	movs	r3, #0
}
 80077f6:	4618      	mov	r0, r3
 80077f8:	3708      	adds	r7, #8
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}
	...

08007800 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b088      	sub	sp, #32
 8007804:	af02      	add	r7, sp, #8
 8007806:	60f8      	str	r0, [r7, #12]
 8007808:	607a      	str	r2, [r7, #4]
 800780a:	461a      	mov	r2, r3
 800780c:	460b      	mov	r3, r1
 800780e:	817b      	strh	r3, [r7, #10]
 8007810:	4613      	mov	r3, r2
 8007812:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800781a:	b2db      	uxtb	r3, r3
 800781c:	2b20      	cmp	r3, #32
 800781e:	f040 80da 	bne.w	80079d6 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007828:	2b01      	cmp	r3, #1
 800782a:	d101      	bne.n	8007830 <HAL_I2C_Master_Transmit+0x30>
 800782c:	2302      	movs	r3, #2
 800782e:	e0d3      	b.n	80079d8 <HAL_I2C_Master_Transmit+0x1d8>
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2201      	movs	r2, #1
 8007834:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007838:	f7ff f94e 	bl	8006ad8 <HAL_GetTick>
 800783c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	9300      	str	r3, [sp, #0]
 8007842:	2319      	movs	r3, #25
 8007844:	2201      	movs	r2, #1
 8007846:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800784a:	68f8      	ldr	r0, [r7, #12]
 800784c:	f001 f8d1 	bl	80089f2 <I2C_WaitOnFlagUntilTimeout>
 8007850:	4603      	mov	r3, r0
 8007852:	2b00      	cmp	r3, #0
 8007854:	d001      	beq.n	800785a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8007856:	2301      	movs	r3, #1
 8007858:	e0be      	b.n	80079d8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2221      	movs	r2, #33	; 0x21
 800785e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	2210      	movs	r2, #16
 8007866:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	2200      	movs	r2, #0
 800786e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	687a      	ldr	r2, [r7, #4]
 8007874:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	893a      	ldrh	r2, [r7, #8]
 800787a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	2200      	movs	r2, #0
 8007880:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007886:	b29b      	uxth	r3, r3
 8007888:	2bff      	cmp	r3, #255	; 0xff
 800788a:	d90e      	bls.n	80078aa <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	22ff      	movs	r2, #255	; 0xff
 8007890:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007896:	b2da      	uxtb	r2, r3
 8007898:	8979      	ldrh	r1, [r7, #10]
 800789a:	4b51      	ldr	r3, [pc, #324]	; (80079e0 <HAL_I2C_Master_Transmit+0x1e0>)
 800789c:	9300      	str	r3, [sp, #0]
 800789e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80078a2:	68f8      	ldr	r0, [r7, #12]
 80078a4:	f001 fa4e 	bl	8008d44 <I2C_TransferConfig>
 80078a8:	e06c      	b.n	8007984 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078ae:	b29a      	uxth	r2, r3
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078b8:	b2da      	uxtb	r2, r3
 80078ba:	8979      	ldrh	r1, [r7, #10]
 80078bc:	4b48      	ldr	r3, [pc, #288]	; (80079e0 <HAL_I2C_Master_Transmit+0x1e0>)
 80078be:	9300      	str	r3, [sp, #0]
 80078c0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80078c4:	68f8      	ldr	r0, [r7, #12]
 80078c6:	f001 fa3d 	bl	8008d44 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80078ca:	e05b      	b.n	8007984 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80078cc:	697a      	ldr	r2, [r7, #20]
 80078ce:	6a39      	ldr	r1, [r7, #32]
 80078d0:	68f8      	ldr	r0, [r7, #12]
 80078d2:	f001 f8ce 	bl	8008a72 <I2C_WaitOnTXISFlagUntilTimeout>
 80078d6:	4603      	mov	r3, r0
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d001      	beq.n	80078e0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80078dc:	2301      	movs	r3, #1
 80078de:	e07b      	b.n	80079d8 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078e4:	781a      	ldrb	r2, [r3, #0]
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078f0:	1c5a      	adds	r2, r3, #1
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078fa:	b29b      	uxth	r3, r3
 80078fc:	3b01      	subs	r3, #1
 80078fe:	b29a      	uxth	r2, r3
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007908:	3b01      	subs	r3, #1
 800790a:	b29a      	uxth	r2, r3
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007914:	b29b      	uxth	r3, r3
 8007916:	2b00      	cmp	r3, #0
 8007918:	d034      	beq.n	8007984 <HAL_I2C_Master_Transmit+0x184>
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800791e:	2b00      	cmp	r3, #0
 8007920:	d130      	bne.n	8007984 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	9300      	str	r3, [sp, #0]
 8007926:	6a3b      	ldr	r3, [r7, #32]
 8007928:	2200      	movs	r2, #0
 800792a:	2180      	movs	r1, #128	; 0x80
 800792c:	68f8      	ldr	r0, [r7, #12]
 800792e:	f001 f860 	bl	80089f2 <I2C_WaitOnFlagUntilTimeout>
 8007932:	4603      	mov	r3, r0
 8007934:	2b00      	cmp	r3, #0
 8007936:	d001      	beq.n	800793c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8007938:	2301      	movs	r3, #1
 800793a:	e04d      	b.n	80079d8 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007940:	b29b      	uxth	r3, r3
 8007942:	2bff      	cmp	r3, #255	; 0xff
 8007944:	d90e      	bls.n	8007964 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	22ff      	movs	r2, #255	; 0xff
 800794a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007950:	b2da      	uxtb	r2, r3
 8007952:	8979      	ldrh	r1, [r7, #10]
 8007954:	2300      	movs	r3, #0
 8007956:	9300      	str	r3, [sp, #0]
 8007958:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800795c:	68f8      	ldr	r0, [r7, #12]
 800795e:	f001 f9f1 	bl	8008d44 <I2C_TransferConfig>
 8007962:	e00f      	b.n	8007984 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007968:	b29a      	uxth	r2, r3
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007972:	b2da      	uxtb	r2, r3
 8007974:	8979      	ldrh	r1, [r7, #10]
 8007976:	2300      	movs	r3, #0
 8007978:	9300      	str	r3, [sp, #0]
 800797a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800797e:	68f8      	ldr	r0, [r7, #12]
 8007980:	f001 f9e0 	bl	8008d44 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007988:	b29b      	uxth	r3, r3
 800798a:	2b00      	cmp	r3, #0
 800798c:	d19e      	bne.n	80078cc <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800798e:	697a      	ldr	r2, [r7, #20]
 8007990:	6a39      	ldr	r1, [r7, #32]
 8007992:	68f8      	ldr	r0, [r7, #12]
 8007994:	f001 f8ad 	bl	8008af2 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007998:	4603      	mov	r3, r0
 800799a:	2b00      	cmp	r3, #0
 800799c:	d001      	beq.n	80079a2 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800799e:	2301      	movs	r3, #1
 80079a0:	e01a      	b.n	80079d8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	2220      	movs	r2, #32
 80079a8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	6859      	ldr	r1, [r3, #4]
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681a      	ldr	r2, [r3, #0]
 80079b4:	4b0b      	ldr	r3, [pc, #44]	; (80079e4 <HAL_I2C_Master_Transmit+0x1e4>)
 80079b6:	400b      	ands	r3, r1
 80079b8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	2220      	movs	r2, #32
 80079be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	2200      	movs	r2, #0
 80079c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	2200      	movs	r2, #0
 80079ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80079d2:	2300      	movs	r3, #0
 80079d4:	e000      	b.n	80079d8 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80079d6:	2302      	movs	r3, #2
  }
}
 80079d8:	4618      	mov	r0, r3
 80079da:	3718      	adds	r7, #24
 80079dc:	46bd      	mov	sp, r7
 80079de:	bd80      	pop	{r7, pc}
 80079e0:	80002000 	.word	0x80002000
 80079e4:	fe00e800 	.word	0xfe00e800

080079e8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b088      	sub	sp, #32
 80079ec:	af02      	add	r7, sp, #8
 80079ee:	60f8      	str	r0, [r7, #12]
 80079f0:	4608      	mov	r0, r1
 80079f2:	4611      	mov	r1, r2
 80079f4:	461a      	mov	r2, r3
 80079f6:	4603      	mov	r3, r0
 80079f8:	817b      	strh	r3, [r7, #10]
 80079fa:	460b      	mov	r3, r1
 80079fc:	813b      	strh	r3, [r7, #8]
 80079fe:	4613      	mov	r3, r2
 8007a00:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007a08:	b2db      	uxtb	r3, r3
 8007a0a:	2b20      	cmp	r3, #32
 8007a0c:	f040 80f9 	bne.w	8007c02 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a10:	6a3b      	ldr	r3, [r7, #32]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d002      	beq.n	8007a1c <HAL_I2C_Mem_Write+0x34>
 8007a16:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d105      	bne.n	8007a28 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007a22:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8007a24:	2301      	movs	r3, #1
 8007a26:	e0ed      	b.n	8007c04 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007a2e:	2b01      	cmp	r3, #1
 8007a30:	d101      	bne.n	8007a36 <HAL_I2C_Mem_Write+0x4e>
 8007a32:	2302      	movs	r3, #2
 8007a34:	e0e6      	b.n	8007c04 <HAL_I2C_Mem_Write+0x21c>
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2201      	movs	r2, #1
 8007a3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007a3e:	f7ff f84b 	bl	8006ad8 <HAL_GetTick>
 8007a42:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007a44:	697b      	ldr	r3, [r7, #20]
 8007a46:	9300      	str	r3, [sp, #0]
 8007a48:	2319      	movs	r3, #25
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007a50:	68f8      	ldr	r0, [r7, #12]
 8007a52:	f000 ffce 	bl	80089f2 <I2C_WaitOnFlagUntilTimeout>
 8007a56:	4603      	mov	r3, r0
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d001      	beq.n	8007a60 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	e0d1      	b.n	8007c04 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2221      	movs	r2, #33	; 0x21
 8007a64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	2240      	movs	r2, #64	; 0x40
 8007a6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2200      	movs	r2, #0
 8007a74:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	6a3a      	ldr	r2, [r7, #32]
 8007a7a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007a80:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	2200      	movs	r2, #0
 8007a86:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007a88:	88f8      	ldrh	r0, [r7, #6]
 8007a8a:	893a      	ldrh	r2, [r7, #8]
 8007a8c:	8979      	ldrh	r1, [r7, #10]
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	9301      	str	r3, [sp, #4]
 8007a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a94:	9300      	str	r3, [sp, #0]
 8007a96:	4603      	mov	r3, r0
 8007a98:	68f8      	ldr	r0, [r7, #12]
 8007a9a:	f000 fb87 	bl	80081ac <I2C_RequestMemoryWrite>
 8007a9e:	4603      	mov	r3, r0
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d005      	beq.n	8007ab0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007aac:	2301      	movs	r3, #1
 8007aae:	e0a9      	b.n	8007c04 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ab4:	b29b      	uxth	r3, r3
 8007ab6:	2bff      	cmp	r3, #255	; 0xff
 8007ab8:	d90e      	bls.n	8007ad8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	22ff      	movs	r2, #255	; 0xff
 8007abe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ac4:	b2da      	uxtb	r2, r3
 8007ac6:	8979      	ldrh	r1, [r7, #10]
 8007ac8:	2300      	movs	r3, #0
 8007aca:	9300      	str	r3, [sp, #0]
 8007acc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007ad0:	68f8      	ldr	r0, [r7, #12]
 8007ad2:	f001 f937 	bl	8008d44 <I2C_TransferConfig>
 8007ad6:	e00f      	b.n	8007af8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007adc:	b29a      	uxth	r2, r3
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ae6:	b2da      	uxtb	r2, r3
 8007ae8:	8979      	ldrh	r1, [r7, #10]
 8007aea:	2300      	movs	r3, #0
 8007aec:	9300      	str	r3, [sp, #0]
 8007aee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007af2:	68f8      	ldr	r0, [r7, #12]
 8007af4:	f001 f926 	bl	8008d44 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007af8:	697a      	ldr	r2, [r7, #20]
 8007afa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007afc:	68f8      	ldr	r0, [r7, #12]
 8007afe:	f000 ffb8 	bl	8008a72 <I2C_WaitOnTXISFlagUntilTimeout>
 8007b02:	4603      	mov	r3, r0
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d001      	beq.n	8007b0c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007b08:	2301      	movs	r3, #1
 8007b0a:	e07b      	b.n	8007c04 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b10:	781a      	ldrb	r2, [r3, #0]
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b1c:	1c5a      	adds	r2, r3, #1
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b26:	b29b      	uxth	r3, r3
 8007b28:	3b01      	subs	r3, #1
 8007b2a:	b29a      	uxth	r2, r3
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b34:	3b01      	subs	r3, #1
 8007b36:	b29a      	uxth	r2, r3
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b40:	b29b      	uxth	r3, r3
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d034      	beq.n	8007bb0 <HAL_I2C_Mem_Write+0x1c8>
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d130      	bne.n	8007bb0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007b4e:	697b      	ldr	r3, [r7, #20]
 8007b50:	9300      	str	r3, [sp, #0]
 8007b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b54:	2200      	movs	r2, #0
 8007b56:	2180      	movs	r1, #128	; 0x80
 8007b58:	68f8      	ldr	r0, [r7, #12]
 8007b5a:	f000 ff4a 	bl	80089f2 <I2C_WaitOnFlagUntilTimeout>
 8007b5e:	4603      	mov	r3, r0
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d001      	beq.n	8007b68 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007b64:	2301      	movs	r3, #1
 8007b66:	e04d      	b.n	8007c04 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b6c:	b29b      	uxth	r3, r3
 8007b6e:	2bff      	cmp	r3, #255	; 0xff
 8007b70:	d90e      	bls.n	8007b90 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	22ff      	movs	r2, #255	; 0xff
 8007b76:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b7c:	b2da      	uxtb	r2, r3
 8007b7e:	8979      	ldrh	r1, [r7, #10]
 8007b80:	2300      	movs	r3, #0
 8007b82:	9300      	str	r3, [sp, #0]
 8007b84:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007b88:	68f8      	ldr	r0, [r7, #12]
 8007b8a:	f001 f8db 	bl	8008d44 <I2C_TransferConfig>
 8007b8e:	e00f      	b.n	8007bb0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b94:	b29a      	uxth	r2, r3
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b9e:	b2da      	uxtb	r2, r3
 8007ba0:	8979      	ldrh	r1, [r7, #10]
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	9300      	str	r3, [sp, #0]
 8007ba6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007baa:	68f8      	ldr	r0, [r7, #12]
 8007bac:	f001 f8ca 	bl	8008d44 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bb4:	b29b      	uxth	r3, r3
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d19e      	bne.n	8007af8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007bba:	697a      	ldr	r2, [r7, #20]
 8007bbc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007bbe:	68f8      	ldr	r0, [r7, #12]
 8007bc0:	f000 ff97 	bl	8008af2 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007bc4:	4603      	mov	r3, r0
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d001      	beq.n	8007bce <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007bca:	2301      	movs	r3, #1
 8007bcc:	e01a      	b.n	8007c04 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	2220      	movs	r2, #32
 8007bd4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	6859      	ldr	r1, [r3, #4]
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681a      	ldr	r2, [r3, #0]
 8007be0:	4b0a      	ldr	r3, [pc, #40]	; (8007c0c <HAL_I2C_Mem_Write+0x224>)
 8007be2:	400b      	ands	r3, r1
 8007be4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	2220      	movs	r2, #32
 8007bea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	e000      	b.n	8007c04 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007c02:	2302      	movs	r3, #2
  }
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	3718      	adds	r7, #24
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}
 8007c0c:	fe00e800 	.word	0xfe00e800

08007c10 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b088      	sub	sp, #32
 8007c14:	af02      	add	r7, sp, #8
 8007c16:	60f8      	str	r0, [r7, #12]
 8007c18:	4608      	mov	r0, r1
 8007c1a:	4611      	mov	r1, r2
 8007c1c:	461a      	mov	r2, r3
 8007c1e:	4603      	mov	r3, r0
 8007c20:	817b      	strh	r3, [r7, #10]
 8007c22:	460b      	mov	r3, r1
 8007c24:	813b      	strh	r3, [r7, #8]
 8007c26:	4613      	mov	r3, r2
 8007c28:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007c30:	b2db      	uxtb	r3, r3
 8007c32:	2b20      	cmp	r3, #32
 8007c34:	f040 80fd 	bne.w	8007e32 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c38:	6a3b      	ldr	r3, [r7, #32]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d002      	beq.n	8007c44 <HAL_I2C_Mem_Read+0x34>
 8007c3e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d105      	bne.n	8007c50 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007c4a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	e0f1      	b.n	8007e34 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007c56:	2b01      	cmp	r3, #1
 8007c58:	d101      	bne.n	8007c5e <HAL_I2C_Mem_Read+0x4e>
 8007c5a:	2302      	movs	r3, #2
 8007c5c:	e0ea      	b.n	8007e34 <HAL_I2C_Mem_Read+0x224>
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	2201      	movs	r2, #1
 8007c62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007c66:	f7fe ff37 	bl	8006ad8 <HAL_GetTick>
 8007c6a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	9300      	str	r3, [sp, #0]
 8007c70:	2319      	movs	r3, #25
 8007c72:	2201      	movs	r2, #1
 8007c74:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007c78:	68f8      	ldr	r0, [r7, #12]
 8007c7a:	f000 feba 	bl	80089f2 <I2C_WaitOnFlagUntilTimeout>
 8007c7e:	4603      	mov	r3, r0
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d001      	beq.n	8007c88 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8007c84:	2301      	movs	r3, #1
 8007c86:	e0d5      	b.n	8007e34 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	2222      	movs	r2, #34	; 0x22
 8007c8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	2240      	movs	r2, #64	; 0x40
 8007c94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	6a3a      	ldr	r2, [r7, #32]
 8007ca2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007ca8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	2200      	movs	r2, #0
 8007cae:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007cb0:	88f8      	ldrh	r0, [r7, #6]
 8007cb2:	893a      	ldrh	r2, [r7, #8]
 8007cb4:	8979      	ldrh	r1, [r7, #10]
 8007cb6:	697b      	ldr	r3, [r7, #20]
 8007cb8:	9301      	str	r3, [sp, #4]
 8007cba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cbc:	9300      	str	r3, [sp, #0]
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	68f8      	ldr	r0, [r7, #12]
 8007cc2:	f000 fac7 	bl	8008254 <I2C_RequestMemoryRead>
 8007cc6:	4603      	mov	r3, r0
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d005      	beq.n	8007cd8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	e0ad      	b.n	8007e34 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cdc:	b29b      	uxth	r3, r3
 8007cde:	2bff      	cmp	r3, #255	; 0xff
 8007ce0:	d90e      	bls.n	8007d00 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	22ff      	movs	r2, #255	; 0xff
 8007ce6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cec:	b2da      	uxtb	r2, r3
 8007cee:	8979      	ldrh	r1, [r7, #10]
 8007cf0:	4b52      	ldr	r3, [pc, #328]	; (8007e3c <HAL_I2C_Mem_Read+0x22c>)
 8007cf2:	9300      	str	r3, [sp, #0]
 8007cf4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007cf8:	68f8      	ldr	r0, [r7, #12]
 8007cfa:	f001 f823 	bl	8008d44 <I2C_TransferConfig>
 8007cfe:	e00f      	b.n	8007d20 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d04:	b29a      	uxth	r2, r3
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d0e:	b2da      	uxtb	r2, r3
 8007d10:	8979      	ldrh	r1, [r7, #10]
 8007d12:	4b4a      	ldr	r3, [pc, #296]	; (8007e3c <HAL_I2C_Mem_Read+0x22c>)
 8007d14:	9300      	str	r3, [sp, #0]
 8007d16:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007d1a:	68f8      	ldr	r0, [r7, #12]
 8007d1c:	f001 f812 	bl	8008d44 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	9300      	str	r3, [sp, #0]
 8007d24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d26:	2200      	movs	r2, #0
 8007d28:	2104      	movs	r1, #4
 8007d2a:	68f8      	ldr	r0, [r7, #12]
 8007d2c:	f000 fe61 	bl	80089f2 <I2C_WaitOnFlagUntilTimeout>
 8007d30:	4603      	mov	r3, r0
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d001      	beq.n	8007d3a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8007d36:	2301      	movs	r3, #1
 8007d38:	e07c      	b.n	8007e34 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d44:	b2d2      	uxtb	r2, r2
 8007d46:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d4c:	1c5a      	adds	r2, r3, #1
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d56:	3b01      	subs	r3, #1
 8007d58:	b29a      	uxth	r2, r3
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d62:	b29b      	uxth	r3, r3
 8007d64:	3b01      	subs	r3, #1
 8007d66:	b29a      	uxth	r2, r3
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d70:	b29b      	uxth	r3, r3
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d034      	beq.n	8007de0 <HAL_I2C_Mem_Read+0x1d0>
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d130      	bne.n	8007de0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007d7e:	697b      	ldr	r3, [r7, #20]
 8007d80:	9300      	str	r3, [sp, #0]
 8007d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d84:	2200      	movs	r2, #0
 8007d86:	2180      	movs	r1, #128	; 0x80
 8007d88:	68f8      	ldr	r0, [r7, #12]
 8007d8a:	f000 fe32 	bl	80089f2 <I2C_WaitOnFlagUntilTimeout>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d001      	beq.n	8007d98 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8007d94:	2301      	movs	r3, #1
 8007d96:	e04d      	b.n	8007e34 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d9c:	b29b      	uxth	r3, r3
 8007d9e:	2bff      	cmp	r3, #255	; 0xff
 8007da0:	d90e      	bls.n	8007dc0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	22ff      	movs	r2, #255	; 0xff
 8007da6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007dac:	b2da      	uxtb	r2, r3
 8007dae:	8979      	ldrh	r1, [r7, #10]
 8007db0:	2300      	movs	r3, #0
 8007db2:	9300      	str	r3, [sp, #0]
 8007db4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007db8:	68f8      	ldr	r0, [r7, #12]
 8007dba:	f000 ffc3 	bl	8008d44 <I2C_TransferConfig>
 8007dbe:	e00f      	b.n	8007de0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007dc4:	b29a      	uxth	r2, r3
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007dce:	b2da      	uxtb	r2, r3
 8007dd0:	8979      	ldrh	r1, [r7, #10]
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	9300      	str	r3, [sp, #0]
 8007dd6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007dda:	68f8      	ldr	r0, [r7, #12]
 8007ddc:	f000 ffb2 	bl	8008d44 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007de4:	b29b      	uxth	r3, r3
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d19a      	bne.n	8007d20 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007dea:	697a      	ldr	r2, [r7, #20]
 8007dec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007dee:	68f8      	ldr	r0, [r7, #12]
 8007df0:	f000 fe7f 	bl	8008af2 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007df4:	4603      	mov	r3, r0
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d001      	beq.n	8007dfe <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	e01a      	b.n	8007e34 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	2220      	movs	r2, #32
 8007e04:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	6859      	ldr	r1, [r3, #4]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681a      	ldr	r2, [r3, #0]
 8007e10:	4b0b      	ldr	r3, [pc, #44]	; (8007e40 <HAL_I2C_Mem_Read+0x230>)
 8007e12:	400b      	ands	r3, r1
 8007e14:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	2220      	movs	r2, #32
 8007e1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	2200      	movs	r2, #0
 8007e22:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007e2e:	2300      	movs	r3, #0
 8007e30:	e000      	b.n	8007e34 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8007e32:	2302      	movs	r3, #2
  }
}
 8007e34:	4618      	mov	r0, r3
 8007e36:	3718      	adds	r7, #24
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	bd80      	pop	{r7, pc}
 8007e3c:	80002400 	.word	0x80002400
 8007e40:	fe00e800 	.word	0xfe00e800

08007e44 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b084      	sub	sp, #16
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	699b      	ldr	r3, [r3, #24]
 8007e52:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d005      	beq.n	8007e70 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e68:	68ba      	ldr	r2, [r7, #8]
 8007e6a:	68f9      	ldr	r1, [r7, #12]
 8007e6c:	6878      	ldr	r0, [r7, #4]
 8007e6e:	4798      	blx	r3
  }
}
 8007e70:	bf00      	nop
 8007e72:	3710      	adds	r7, #16
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bd80      	pop	{r7, pc}

08007e78 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b086      	sub	sp, #24
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	699b      	ldr	r3, [r3, #24]
 8007e86:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	0a1b      	lsrs	r3, r3, #8
 8007e94:	f003 0301 	and.w	r3, r3, #1
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d010      	beq.n	8007ebe <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007e9c:	693b      	ldr	r3, [r7, #16]
 8007e9e:	09db      	lsrs	r3, r3, #7
 8007ea0:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d00a      	beq.n	8007ebe <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007eac:	f043 0201 	orr.w	r2, r3, #1
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007ebc:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8007ebe:	697b      	ldr	r3, [r7, #20]
 8007ec0:	0a9b      	lsrs	r3, r3, #10
 8007ec2:	f003 0301 	and.w	r3, r3, #1
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d010      	beq.n	8007eec <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	09db      	lsrs	r3, r3, #7
 8007ece:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d00a      	beq.n	8007eec <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007eda:	f043 0208 	orr.w	r2, r3, #8
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007eea:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8007eec:	697b      	ldr	r3, [r7, #20]
 8007eee:	0a5b      	lsrs	r3, r3, #9
 8007ef0:	f003 0301 	and.w	r3, r3, #1
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d010      	beq.n	8007f1a <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007ef8:	693b      	ldr	r3, [r7, #16]
 8007efa:	09db      	lsrs	r3, r3, #7
 8007efc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d00a      	beq.n	8007f1a <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f08:	f043 0202 	orr.w	r2, r3, #2
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007f18:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f1e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	f003 030b 	and.w	r3, r3, #11
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d003      	beq.n	8007f32 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8007f2a:	68f9      	ldr	r1, [r7, #12]
 8007f2c:	6878      	ldr	r0, [r7, #4]
 8007f2e:	f000 fc27 	bl	8008780 <I2C_ITError>
  }
}
 8007f32:	bf00      	nop
 8007f34:	3718      	adds	r7, #24
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bd80      	pop	{r7, pc}

08007f3a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007f3a:	b480      	push	{r7}
 8007f3c:	b083      	sub	sp, #12
 8007f3e:	af00      	add	r7, sp, #0
 8007f40:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8007f42:	bf00      	nop
 8007f44:	370c      	adds	r7, #12
 8007f46:	46bd      	mov	sp, r7
 8007f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4c:	4770      	bx	lr

08007f4e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007f4e:	b480      	push	{r7}
 8007f50:	b083      	sub	sp, #12
 8007f52:	af00      	add	r7, sp, #0
 8007f54:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8007f56:	bf00      	nop
 8007f58:	370c      	adds	r7, #12
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f60:	4770      	bx	lr

08007f62 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8007f62:	b480      	push	{r7}
 8007f64:	b083      	sub	sp, #12
 8007f66:	af00      	add	r7, sp, #0
 8007f68:	6078      	str	r0, [r7, #4]
 8007f6a:	460b      	mov	r3, r1
 8007f6c:	70fb      	strb	r3, [r7, #3]
 8007f6e:	4613      	mov	r3, r2
 8007f70:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8007f72:	bf00      	nop
 8007f74:	370c      	adds	r7, #12
 8007f76:	46bd      	mov	sp, r7
 8007f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7c:	4770      	bx	lr

08007f7e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007f7e:	b480      	push	{r7}
 8007f80:	b083      	sub	sp, #12
 8007f82:	af00      	add	r7, sp, #0
 8007f84:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8007f86:	bf00      	nop
 8007f88:	370c      	adds	r7, #12
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f90:	4770      	bx	lr

08007f92 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007f92:	b480      	push	{r7}
 8007f94:	b083      	sub	sp, #12
 8007f96:	af00      	add	r7, sp, #0
 8007f98:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8007f9a:	bf00      	nop
 8007f9c:	370c      	adds	r7, #12
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa4:	4770      	bx	lr

08007fa6 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8007fa6:	b580      	push	{r7, lr}
 8007fa8:	b086      	sub	sp, #24
 8007faa:	af00      	add	r7, sp, #0
 8007fac:	60f8      	str	r0, [r7, #12]
 8007fae:	60b9      	str	r1, [r7, #8]
 8007fb0:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fb6:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	d101      	bne.n	8007fca <I2C_Slave_ISR_IT+0x24>
 8007fc6:	2302      	movs	r3, #2
 8007fc8:	e0ec      	b.n	80081a4 <I2C_Slave_ISR_IT+0x1fe>
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	2201      	movs	r2, #1
 8007fce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007fd2:	693b      	ldr	r3, [r7, #16]
 8007fd4:	095b      	lsrs	r3, r3, #5
 8007fd6:	f003 0301 	and.w	r3, r3, #1
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d009      	beq.n	8007ff2 <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	095b      	lsrs	r3, r3, #5
 8007fe2:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d003      	beq.n	8007ff2 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8007fea:	6939      	ldr	r1, [r7, #16]
 8007fec:	68f8      	ldr	r0, [r7, #12]
 8007fee:	f000 fa67 	bl	80084c0 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	091b      	lsrs	r3, r3, #4
 8007ff6:	f003 0301 	and.w	r3, r3, #1
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d04d      	beq.n	800809a <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	091b      	lsrs	r3, r3, #4
 8008002:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008006:	2b00      	cmp	r3, #0
 8008008:	d047      	beq.n	800809a <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800800e:	b29b      	uxth	r3, r3
 8008010:	2b00      	cmp	r3, #0
 8008012:	d128      	bne.n	8008066 <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800801a:	b2db      	uxtb	r3, r3
 800801c:	2b28      	cmp	r3, #40	; 0x28
 800801e:	d108      	bne.n	8008032 <I2C_Slave_ISR_IT+0x8c>
 8008020:	697b      	ldr	r3, [r7, #20]
 8008022:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008026:	d104      	bne.n	8008032 <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8008028:	6939      	ldr	r1, [r7, #16]
 800802a:	68f8      	ldr	r0, [r7, #12]
 800802c:	f000 fb52 	bl	80086d4 <I2C_ITListenCplt>
 8008030:	e032      	b.n	8008098 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008038:	b2db      	uxtb	r3, r3
 800803a:	2b29      	cmp	r3, #41	; 0x29
 800803c:	d10e      	bne.n	800805c <I2C_Slave_ISR_IT+0xb6>
 800803e:	697b      	ldr	r3, [r7, #20]
 8008040:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008044:	d00a      	beq.n	800805c <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	2210      	movs	r2, #16
 800804c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800804e:	68f8      	ldr	r0, [r7, #12]
 8008050:	f000 fc8d 	bl	800896e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008054:	68f8      	ldr	r0, [r7, #12]
 8008056:	f000 f9d5 	bl	8008404 <I2C_ITSlaveSeqCplt>
 800805a:	e01d      	b.n	8008098 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	2210      	movs	r2, #16
 8008062:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8008064:	e096      	b.n	8008194 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	2210      	movs	r2, #16
 800806c:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008072:	f043 0204 	orr.w	r2, r3, #4
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800807a:	697b      	ldr	r3, [r7, #20]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d004      	beq.n	800808a <I2C_Slave_ISR_IT+0xe4>
 8008080:	697b      	ldr	r3, [r7, #20]
 8008082:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008086:	f040 8085 	bne.w	8008194 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800808e:	4619      	mov	r1, r3
 8008090:	68f8      	ldr	r0, [r7, #12]
 8008092:	f000 fb75 	bl	8008780 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8008096:	e07d      	b.n	8008194 <I2C_Slave_ISR_IT+0x1ee>
 8008098:	e07c      	b.n	8008194 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800809a:	693b      	ldr	r3, [r7, #16]
 800809c:	089b      	lsrs	r3, r3, #2
 800809e:	f003 0301 	and.w	r3, r3, #1
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d030      	beq.n	8008108 <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	089b      	lsrs	r3, r3, #2
 80080aa:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d02a      	beq.n	8008108 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080b6:	b29b      	uxth	r3, r3
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d018      	beq.n	80080ee <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080c6:	b2d2      	uxtb	r2, r2
 80080c8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080ce:	1c5a      	adds	r2, r3, #1
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80080d8:	3b01      	subs	r3, #1
 80080da:	b29a      	uxth	r2, r3
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080e4:	b29b      	uxth	r3, r3
 80080e6:	3b01      	subs	r3, #1
 80080e8:	b29a      	uxth	r2, r3
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080f2:	b29b      	uxth	r3, r3
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d14f      	bne.n	8008198 <I2C_Slave_ISR_IT+0x1f2>
 80080f8:	697b      	ldr	r3, [r7, #20]
 80080fa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80080fe:	d04b      	beq.n	8008198 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8008100:	68f8      	ldr	r0, [r7, #12]
 8008102:	f000 f97f 	bl	8008404 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8008106:	e047      	b.n	8008198 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008108:	693b      	ldr	r3, [r7, #16]
 800810a:	08db      	lsrs	r3, r3, #3
 800810c:	f003 0301 	and.w	r3, r3, #1
 8008110:	2b00      	cmp	r3, #0
 8008112:	d00a      	beq.n	800812a <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	08db      	lsrs	r3, r3, #3
 8008118:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800811c:	2b00      	cmp	r3, #0
 800811e:	d004      	beq.n	800812a <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8008120:	6939      	ldr	r1, [r7, #16]
 8008122:	68f8      	ldr	r0, [r7, #12]
 8008124:	f000 f8ea 	bl	80082fc <I2C_ITAddrCplt>
 8008128:	e037      	b.n	800819a <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800812a:	693b      	ldr	r3, [r7, #16]
 800812c:	085b      	lsrs	r3, r3, #1
 800812e:	f003 0301 	and.w	r3, r3, #1
 8008132:	2b00      	cmp	r3, #0
 8008134:	d031      	beq.n	800819a <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	085b      	lsrs	r3, r3, #1
 800813a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800813e:	2b00      	cmp	r3, #0
 8008140:	d02b      	beq.n	800819a <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008146:	b29b      	uxth	r3, r3
 8008148:	2b00      	cmp	r3, #0
 800814a:	d018      	beq.n	800817e <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008150:	781a      	ldrb	r2, [r3, #0]
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800815c:	1c5a      	adds	r2, r3, #1
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008166:	b29b      	uxth	r3, r3
 8008168:	3b01      	subs	r3, #1
 800816a:	b29a      	uxth	r2, r3
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008174:	3b01      	subs	r3, #1
 8008176:	b29a      	uxth	r2, r3
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	851a      	strh	r2, [r3, #40]	; 0x28
 800817c:	e00d      	b.n	800819a <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008184:	d002      	beq.n	800818c <I2C_Slave_ISR_IT+0x1e6>
 8008186:	697b      	ldr	r3, [r7, #20]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d106      	bne.n	800819a <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800818c:	68f8      	ldr	r0, [r7, #12]
 800818e:	f000 f939 	bl	8008404 <I2C_ITSlaveSeqCplt>
 8008192:	e002      	b.n	800819a <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8008194:	bf00      	nop
 8008196:	e000      	b.n	800819a <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8008198:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	2200      	movs	r2, #0
 800819e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80081a2:	2300      	movs	r3, #0
}
 80081a4:	4618      	mov	r0, r3
 80081a6:	3718      	adds	r7, #24
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}

080081ac <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b086      	sub	sp, #24
 80081b0:	af02      	add	r7, sp, #8
 80081b2:	60f8      	str	r0, [r7, #12]
 80081b4:	4608      	mov	r0, r1
 80081b6:	4611      	mov	r1, r2
 80081b8:	461a      	mov	r2, r3
 80081ba:	4603      	mov	r3, r0
 80081bc:	817b      	strh	r3, [r7, #10]
 80081be:	460b      	mov	r3, r1
 80081c0:	813b      	strh	r3, [r7, #8]
 80081c2:	4613      	mov	r3, r2
 80081c4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80081c6:	88fb      	ldrh	r3, [r7, #6]
 80081c8:	b2da      	uxtb	r2, r3
 80081ca:	8979      	ldrh	r1, [r7, #10]
 80081cc:	4b20      	ldr	r3, [pc, #128]	; (8008250 <I2C_RequestMemoryWrite+0xa4>)
 80081ce:	9300      	str	r3, [sp, #0]
 80081d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80081d4:	68f8      	ldr	r0, [r7, #12]
 80081d6:	f000 fdb5 	bl	8008d44 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80081da:	69fa      	ldr	r2, [r7, #28]
 80081dc:	69b9      	ldr	r1, [r7, #24]
 80081de:	68f8      	ldr	r0, [r7, #12]
 80081e0:	f000 fc47 	bl	8008a72 <I2C_WaitOnTXISFlagUntilTimeout>
 80081e4:	4603      	mov	r3, r0
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d001      	beq.n	80081ee <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80081ea:	2301      	movs	r3, #1
 80081ec:	e02c      	b.n	8008248 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80081ee:	88fb      	ldrh	r3, [r7, #6]
 80081f0:	2b01      	cmp	r3, #1
 80081f2:	d105      	bne.n	8008200 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80081f4:	893b      	ldrh	r3, [r7, #8]
 80081f6:	b2da      	uxtb	r2, r3
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	629a      	str	r2, [r3, #40]	; 0x28
 80081fe:	e015      	b.n	800822c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008200:	893b      	ldrh	r3, [r7, #8]
 8008202:	0a1b      	lsrs	r3, r3, #8
 8008204:	b29b      	uxth	r3, r3
 8008206:	b2da      	uxtb	r2, r3
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800820e:	69fa      	ldr	r2, [r7, #28]
 8008210:	69b9      	ldr	r1, [r7, #24]
 8008212:	68f8      	ldr	r0, [r7, #12]
 8008214:	f000 fc2d 	bl	8008a72 <I2C_WaitOnTXISFlagUntilTimeout>
 8008218:	4603      	mov	r3, r0
 800821a:	2b00      	cmp	r3, #0
 800821c:	d001      	beq.n	8008222 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800821e:	2301      	movs	r3, #1
 8008220:	e012      	b.n	8008248 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008222:	893b      	ldrh	r3, [r7, #8]
 8008224:	b2da      	uxtb	r2, r3
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800822c:	69fb      	ldr	r3, [r7, #28]
 800822e:	9300      	str	r3, [sp, #0]
 8008230:	69bb      	ldr	r3, [r7, #24]
 8008232:	2200      	movs	r2, #0
 8008234:	2180      	movs	r1, #128	; 0x80
 8008236:	68f8      	ldr	r0, [r7, #12]
 8008238:	f000 fbdb 	bl	80089f2 <I2C_WaitOnFlagUntilTimeout>
 800823c:	4603      	mov	r3, r0
 800823e:	2b00      	cmp	r3, #0
 8008240:	d001      	beq.n	8008246 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8008242:	2301      	movs	r3, #1
 8008244:	e000      	b.n	8008248 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8008246:	2300      	movs	r3, #0
}
 8008248:	4618      	mov	r0, r3
 800824a:	3710      	adds	r7, #16
 800824c:	46bd      	mov	sp, r7
 800824e:	bd80      	pop	{r7, pc}
 8008250:	80002000 	.word	0x80002000

08008254 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b086      	sub	sp, #24
 8008258:	af02      	add	r7, sp, #8
 800825a:	60f8      	str	r0, [r7, #12]
 800825c:	4608      	mov	r0, r1
 800825e:	4611      	mov	r1, r2
 8008260:	461a      	mov	r2, r3
 8008262:	4603      	mov	r3, r0
 8008264:	817b      	strh	r3, [r7, #10]
 8008266:	460b      	mov	r3, r1
 8008268:	813b      	strh	r3, [r7, #8]
 800826a:	4613      	mov	r3, r2
 800826c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800826e:	88fb      	ldrh	r3, [r7, #6]
 8008270:	b2da      	uxtb	r2, r3
 8008272:	8979      	ldrh	r1, [r7, #10]
 8008274:	4b20      	ldr	r3, [pc, #128]	; (80082f8 <I2C_RequestMemoryRead+0xa4>)
 8008276:	9300      	str	r3, [sp, #0]
 8008278:	2300      	movs	r3, #0
 800827a:	68f8      	ldr	r0, [r7, #12]
 800827c:	f000 fd62 	bl	8008d44 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008280:	69fa      	ldr	r2, [r7, #28]
 8008282:	69b9      	ldr	r1, [r7, #24]
 8008284:	68f8      	ldr	r0, [r7, #12]
 8008286:	f000 fbf4 	bl	8008a72 <I2C_WaitOnTXISFlagUntilTimeout>
 800828a:	4603      	mov	r3, r0
 800828c:	2b00      	cmp	r3, #0
 800828e:	d001      	beq.n	8008294 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8008290:	2301      	movs	r3, #1
 8008292:	e02c      	b.n	80082ee <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008294:	88fb      	ldrh	r3, [r7, #6]
 8008296:	2b01      	cmp	r3, #1
 8008298:	d105      	bne.n	80082a6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800829a:	893b      	ldrh	r3, [r7, #8]
 800829c:	b2da      	uxtb	r2, r3
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	629a      	str	r2, [r3, #40]	; 0x28
 80082a4:	e015      	b.n	80082d2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80082a6:	893b      	ldrh	r3, [r7, #8]
 80082a8:	0a1b      	lsrs	r3, r3, #8
 80082aa:	b29b      	uxth	r3, r3
 80082ac:	b2da      	uxtb	r2, r3
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80082b4:	69fa      	ldr	r2, [r7, #28]
 80082b6:	69b9      	ldr	r1, [r7, #24]
 80082b8:	68f8      	ldr	r0, [r7, #12]
 80082ba:	f000 fbda 	bl	8008a72 <I2C_WaitOnTXISFlagUntilTimeout>
 80082be:	4603      	mov	r3, r0
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d001      	beq.n	80082c8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80082c4:	2301      	movs	r3, #1
 80082c6:	e012      	b.n	80082ee <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80082c8:	893b      	ldrh	r3, [r7, #8]
 80082ca:	b2da      	uxtb	r2, r3
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80082d2:	69fb      	ldr	r3, [r7, #28]
 80082d4:	9300      	str	r3, [sp, #0]
 80082d6:	69bb      	ldr	r3, [r7, #24]
 80082d8:	2200      	movs	r2, #0
 80082da:	2140      	movs	r1, #64	; 0x40
 80082dc:	68f8      	ldr	r0, [r7, #12]
 80082de:	f000 fb88 	bl	80089f2 <I2C_WaitOnFlagUntilTimeout>
 80082e2:	4603      	mov	r3, r0
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d001      	beq.n	80082ec <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80082e8:	2301      	movs	r3, #1
 80082ea:	e000      	b.n	80082ee <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80082ec:	2300      	movs	r3, #0
}
 80082ee:	4618      	mov	r0, r3
 80082f0:	3710      	adds	r7, #16
 80082f2:	46bd      	mov	sp, r7
 80082f4:	bd80      	pop	{r7, pc}
 80082f6:	bf00      	nop
 80082f8:	80002000 	.word	0x80002000

080082fc <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b084      	sub	sp, #16
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
 8008304:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800830c:	b2db      	uxtb	r3, r3
 800830e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008312:	2b28      	cmp	r3, #40	; 0x28
 8008314:	d16a      	bne.n	80083ec <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	699b      	ldr	r3, [r3, #24]
 800831c:	0c1b      	lsrs	r3, r3, #16
 800831e:	b2db      	uxtb	r3, r3
 8008320:	f003 0301 	and.w	r3, r3, #1
 8008324:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	699b      	ldr	r3, [r3, #24]
 800832c:	0c1b      	lsrs	r3, r3, #16
 800832e:	b29b      	uxth	r3, r3
 8008330:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8008334:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	689b      	ldr	r3, [r3, #8]
 800833c:	b29b      	uxth	r3, r3
 800833e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008342:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	68db      	ldr	r3, [r3, #12]
 800834a:	b29b      	uxth	r3, r3
 800834c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8008350:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	68db      	ldr	r3, [r3, #12]
 8008356:	2b02      	cmp	r3, #2
 8008358:	d138      	bne.n	80083cc <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800835a:	897b      	ldrh	r3, [r7, #10]
 800835c:	09db      	lsrs	r3, r3, #7
 800835e:	b29a      	uxth	r2, r3
 8008360:	89bb      	ldrh	r3, [r7, #12]
 8008362:	4053      	eors	r3, r2
 8008364:	b29b      	uxth	r3, r3
 8008366:	f003 0306 	and.w	r3, r3, #6
 800836a:	2b00      	cmp	r3, #0
 800836c:	d11c      	bne.n	80083a8 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800836e:	897b      	ldrh	r3, [r7, #10]
 8008370:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008376:	1c5a      	adds	r2, r3, #1
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008380:	2b02      	cmp	r3, #2
 8008382:	d13b      	bne.n	80083fc <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2200      	movs	r2, #0
 8008388:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	2208      	movs	r2, #8
 8008390:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2200      	movs	r2, #0
 8008396:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800839a:	89ba      	ldrh	r2, [r7, #12]
 800839c:	7bfb      	ldrb	r3, [r7, #15]
 800839e:	4619      	mov	r1, r3
 80083a0:	6878      	ldr	r0, [r7, #4]
 80083a2:	f7ff fdde 	bl	8007f62 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80083a6:	e029      	b.n	80083fc <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80083a8:	893b      	ldrh	r3, [r7, #8]
 80083aa:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80083ac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80083b0:	6878      	ldr	r0, [r7, #4]
 80083b2:	f000 fcf9 	bl	8008da8 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2200      	movs	r2, #0
 80083ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80083be:	89ba      	ldrh	r2, [r7, #12]
 80083c0:	7bfb      	ldrb	r3, [r7, #15]
 80083c2:	4619      	mov	r1, r3
 80083c4:	6878      	ldr	r0, [r7, #4]
 80083c6:	f7ff fdcc 	bl	8007f62 <HAL_I2C_AddrCallback>
}
 80083ca:	e017      	b.n	80083fc <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80083cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80083d0:	6878      	ldr	r0, [r7, #4]
 80083d2:	f000 fce9 	bl	8008da8 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2200      	movs	r2, #0
 80083da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80083de:	89ba      	ldrh	r2, [r7, #12]
 80083e0:	7bfb      	ldrb	r3, [r7, #15]
 80083e2:	4619      	mov	r1, r3
 80083e4:	6878      	ldr	r0, [r7, #4]
 80083e6:	f7ff fdbc 	bl	8007f62 <HAL_I2C_AddrCallback>
}
 80083ea:	e007      	b.n	80083fc <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	2208      	movs	r2, #8
 80083f2:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2200      	movs	r2, #0
 80083f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80083fc:	bf00      	nop
 80083fe:	3710      	adds	r7, #16
 8008400:	46bd      	mov	sp, r7
 8008402:	bd80      	pop	{r7, pc}

08008404 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8008404:	b580      	push	{r7, lr}
 8008406:	b084      	sub	sp, #16
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2200      	movs	r2, #0
 8008418:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	0b9b      	lsrs	r3, r3, #14
 8008420:	f003 0301 	and.w	r3, r3, #1
 8008424:	2b00      	cmp	r3, #0
 8008426:	d008      	beq.n	800843a <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	681a      	ldr	r2, [r3, #0]
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008436:	601a      	str	r2, [r3, #0]
 8008438:	e00d      	b.n	8008456 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	0bdb      	lsrs	r3, r3, #15
 800843e:	f003 0301 	and.w	r3, r3, #1
 8008442:	2b00      	cmp	r3, #0
 8008444:	d007      	beq.n	8008456 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	681a      	ldr	r2, [r3, #0]
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008454:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800845c:	b2db      	uxtb	r3, r3
 800845e:	2b29      	cmp	r3, #41	; 0x29
 8008460:	d112      	bne.n	8008488 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2228      	movs	r2, #40	; 0x28
 8008466:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2221      	movs	r2, #33	; 0x21
 800846e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008470:	2101      	movs	r1, #1
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	f000 fc98 	bl	8008da8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2200      	movs	r2, #0
 800847c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008480:	6878      	ldr	r0, [r7, #4]
 8008482:	f7ff fd5a 	bl	8007f3a <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008486:	e017      	b.n	80084b8 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800848e:	b2db      	uxtb	r3, r3
 8008490:	2b2a      	cmp	r3, #42	; 0x2a
 8008492:	d111      	bne.n	80084b8 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2228      	movs	r2, #40	; 0x28
 8008498:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2222      	movs	r2, #34	; 0x22
 80084a0:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80084a2:	2102      	movs	r1, #2
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f000 fc7f 	bl	8008da8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2200      	movs	r2, #0
 80084ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	f7ff fd4b 	bl	8007f4e <HAL_I2C_SlaveRxCpltCallback>
}
 80084b8:	bf00      	nop
 80084ba:	3710      	adds	r7, #16
 80084bc:	46bd      	mov	sp, r7
 80084be:	bd80      	pop	{r7, pc}

080084c0 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b086      	sub	sp, #24
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
 80084c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80084dc:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	2220      	movs	r2, #32
 80084e4:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80084e6:	7bfb      	ldrb	r3, [r7, #15]
 80084e8:	2b21      	cmp	r3, #33	; 0x21
 80084ea:	d002      	beq.n	80084f2 <I2C_ITSlaveCplt+0x32>
 80084ec:	7bfb      	ldrb	r3, [r7, #15]
 80084ee:	2b29      	cmp	r3, #41	; 0x29
 80084f0:	d108      	bne.n	8008504 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80084f2:	f248 0101 	movw	r1, #32769	; 0x8001
 80084f6:	6878      	ldr	r0, [r7, #4]
 80084f8:	f000 fc56 	bl	8008da8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2221      	movs	r2, #33	; 0x21
 8008500:	631a      	str	r2, [r3, #48]	; 0x30
 8008502:	e00d      	b.n	8008520 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008504:	7bfb      	ldrb	r3, [r7, #15]
 8008506:	2b22      	cmp	r3, #34	; 0x22
 8008508:	d002      	beq.n	8008510 <I2C_ITSlaveCplt+0x50>
 800850a:	7bfb      	ldrb	r3, [r7, #15]
 800850c:	2b2a      	cmp	r3, #42	; 0x2a
 800850e:	d107      	bne.n	8008520 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8008510:	f248 0102 	movw	r1, #32770	; 0x8002
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	f000 fc47 	bl	8008da8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2222      	movs	r2, #34	; 0x22
 800851e:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	685a      	ldr	r2, [r3, #4]
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800852e:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	6859      	ldr	r1, [r3, #4]
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681a      	ldr	r2, [r3, #0]
 800853a:	4b64      	ldr	r3, [pc, #400]	; (80086cc <I2C_ITSlaveCplt+0x20c>)
 800853c:	400b      	ands	r3, r1
 800853e:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8008540:	6878      	ldr	r0, [r7, #4]
 8008542:	f000 fa14 	bl	800896e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8008546:	693b      	ldr	r3, [r7, #16]
 8008548:	0b9b      	lsrs	r3, r3, #14
 800854a:	f003 0301 	and.w	r3, r3, #1
 800854e:	2b00      	cmp	r3, #0
 8008550:	d013      	beq.n	800857a <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	681a      	ldr	r2, [r3, #0]
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008560:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008566:	2b00      	cmp	r3, #0
 8008568:	d020      	beq.n	80085ac <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	685b      	ldr	r3, [r3, #4]
 8008572:	b29a      	uxth	r2, r3
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008578:	e018      	b.n	80085ac <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	0bdb      	lsrs	r3, r3, #15
 800857e:	f003 0301 	and.w	r3, r3, #1
 8008582:	2b00      	cmp	r3, #0
 8008584:	d012      	beq.n	80085ac <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	681a      	ldr	r2, [r3, #0]
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008594:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800859a:	2b00      	cmp	r3, #0
 800859c:	d006      	beq.n	80085ac <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	685b      	ldr	r3, [r3, #4]
 80085a6:	b29a      	uxth	r2, r3
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80085ac:	697b      	ldr	r3, [r7, #20]
 80085ae:	089b      	lsrs	r3, r3, #2
 80085b0:	f003 0301 	and.w	r3, r3, #1
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d020      	beq.n	80085fa <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80085b8:	697b      	ldr	r3, [r7, #20]
 80085ba:	f023 0304 	bic.w	r3, r3, #4
 80085be:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085ca:	b2d2      	uxtb	r2, r2
 80085cc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085d2:	1c5a      	adds	r2, r3, #1
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d00c      	beq.n	80085fa <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80085e4:	3b01      	subs	r3, #1
 80085e6:	b29a      	uxth	r2, r3
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80085f0:	b29b      	uxth	r3, r3
 80085f2:	3b01      	subs	r3, #1
 80085f4:	b29a      	uxth	r2, r3
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80085fe:	b29b      	uxth	r3, r3
 8008600:	2b00      	cmp	r3, #0
 8008602:	d005      	beq.n	8008610 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008608:	f043 0204 	orr.w	r2, r3, #4
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2200      	movs	r2, #0
 8008614:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2200      	movs	r2, #0
 800861c:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008622:	2b00      	cmp	r3, #0
 8008624:	d010      	beq.n	8008648 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800862a:	4619      	mov	r1, r3
 800862c:	6878      	ldr	r0, [r7, #4]
 800862e:	f000 f8a7 	bl	8008780 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008638:	b2db      	uxtb	r3, r3
 800863a:	2b28      	cmp	r3, #40	; 0x28
 800863c:	d141      	bne.n	80086c2 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800863e:	6979      	ldr	r1, [r7, #20]
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f000 f847 	bl	80086d4 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008646:	e03c      	b.n	80086c2 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800864c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008650:	d014      	beq.n	800867c <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 8008652:	6878      	ldr	r0, [r7, #4]
 8008654:	f7ff fed6 	bl	8008404 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	4a1d      	ldr	r2, [pc, #116]	; (80086d0 <I2C_ITSlaveCplt+0x210>)
 800865c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2220      	movs	r2, #32
 8008662:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2200      	movs	r2, #0
 800866a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2200      	movs	r2, #0
 8008670:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8008674:	6878      	ldr	r0, [r7, #4]
 8008676:	f7ff fc82 	bl	8007f7e <HAL_I2C_ListenCpltCallback>
}
 800867a:	e022      	b.n	80086c2 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008682:	b2db      	uxtb	r3, r3
 8008684:	2b22      	cmp	r3, #34	; 0x22
 8008686:	d10e      	bne.n	80086a6 <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2220      	movs	r2, #32
 800868c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2200      	movs	r2, #0
 8008694:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2200      	movs	r2, #0
 800869a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f7ff fc55 	bl	8007f4e <HAL_I2C_SlaveRxCpltCallback>
}
 80086a4:	e00d      	b.n	80086c2 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	2220      	movs	r2, #32
 80086aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	2200      	movs	r2, #0
 80086b2:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2200      	movs	r2, #0
 80086b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80086bc:	6878      	ldr	r0, [r7, #4]
 80086be:	f7ff fc3c 	bl	8007f3a <HAL_I2C_SlaveTxCpltCallback>
}
 80086c2:	bf00      	nop
 80086c4:	3718      	adds	r7, #24
 80086c6:	46bd      	mov	sp, r7
 80086c8:	bd80      	pop	{r7, pc}
 80086ca:	bf00      	nop
 80086cc:	fe00e800 	.word	0xfe00e800
 80086d0:	ffff0000 	.word	0xffff0000

080086d4 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b082      	sub	sp, #8
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
 80086dc:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	4a26      	ldr	r2, [pc, #152]	; (800877c <I2C_ITListenCplt+0xa8>)
 80086e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2200      	movs	r2, #0
 80086e8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2220      	movs	r2, #32
 80086ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2200      	movs	r2, #0
 80086f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2200      	movs	r2, #0
 80086fe:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	089b      	lsrs	r3, r3, #2
 8008704:	f003 0301 	and.w	r3, r3, #1
 8008708:	2b00      	cmp	r3, #0
 800870a:	d022      	beq.n	8008752 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008716:	b2d2      	uxtb	r2, r2
 8008718:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800871e:	1c5a      	adds	r2, r3, #1
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008728:	2b00      	cmp	r3, #0
 800872a:	d012      	beq.n	8008752 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008730:	3b01      	subs	r3, #1
 8008732:	b29a      	uxth	r2, r3
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800873c:	b29b      	uxth	r3, r3
 800873e:	3b01      	subs	r3, #1
 8008740:	b29a      	uxth	r2, r3
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800874a:	f043 0204 	orr.w	r2, r3, #4
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008752:	f248 0103 	movw	r1, #32771	; 0x8003
 8008756:	6878      	ldr	r0, [r7, #4]
 8008758:	f000 fb26 	bl	8008da8 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	2210      	movs	r2, #16
 8008762:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2200      	movs	r2, #0
 8008768:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800876c:	6878      	ldr	r0, [r7, #4]
 800876e:	f7ff fc06 	bl	8007f7e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8008772:	bf00      	nop
 8008774:	3708      	adds	r7, #8
 8008776:	46bd      	mov	sp, r7
 8008778:	bd80      	pop	{r7, pc}
 800877a:	bf00      	nop
 800877c:	ffff0000 	.word	0xffff0000

08008780 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b084      	sub	sp, #16
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
 8008788:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008790:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	2200      	movs	r2, #0
 8008796:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	4a5d      	ldr	r2, [pc, #372]	; (8008914 <I2C_ITError+0x194>)
 800879e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2200      	movs	r2, #0
 80087a4:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	431a      	orrs	r2, r3
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80087b2:	7bfb      	ldrb	r3, [r7, #15]
 80087b4:	2b28      	cmp	r3, #40	; 0x28
 80087b6:	d005      	beq.n	80087c4 <I2C_ITError+0x44>
 80087b8:	7bfb      	ldrb	r3, [r7, #15]
 80087ba:	2b29      	cmp	r3, #41	; 0x29
 80087bc:	d002      	beq.n	80087c4 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80087be:	7bfb      	ldrb	r3, [r7, #15]
 80087c0:	2b2a      	cmp	r3, #42	; 0x2a
 80087c2:	d10b      	bne.n	80087dc <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80087c4:	2103      	movs	r1, #3
 80087c6:	6878      	ldr	r0, [r7, #4]
 80087c8:	f000 faee 	bl	8008da8 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2228      	movs	r2, #40	; 0x28
 80087d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	4a50      	ldr	r2, [pc, #320]	; (8008918 <I2C_ITError+0x198>)
 80087d8:	635a      	str	r2, [r3, #52]	; 0x34
 80087da:	e011      	b.n	8008800 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80087dc:	f248 0103 	movw	r1, #32771	; 0x8003
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f000 fae1 	bl	8008da8 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80087ec:	b2db      	uxtb	r3, r3
 80087ee:	2b60      	cmp	r3, #96	; 0x60
 80087f0:	d003      	beq.n	80087fa <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2220      	movs	r2, #32
 80087f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	2200      	movs	r2, #0
 80087fe:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008804:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800880a:	2b00      	cmp	r3, #0
 800880c:	d039      	beq.n	8008882 <I2C_ITError+0x102>
 800880e:	68bb      	ldr	r3, [r7, #8]
 8008810:	2b11      	cmp	r3, #17
 8008812:	d002      	beq.n	800881a <I2C_ITError+0x9a>
 8008814:	68bb      	ldr	r3, [r7, #8]
 8008816:	2b21      	cmp	r3, #33	; 0x21
 8008818:	d133      	bne.n	8008882 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008824:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008828:	d107      	bne.n	800883a <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	681a      	ldr	r2, [r3, #0]
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008838:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800883e:	4618      	mov	r0, r3
 8008840:	f7fe fd04 	bl	800724c <HAL_DMA_GetState>
 8008844:	4603      	mov	r3, r0
 8008846:	2b01      	cmp	r3, #1
 8008848:	d017      	beq.n	800887a <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800884e:	4a33      	ldr	r2, [pc, #204]	; (800891c <I2C_ITError+0x19c>)
 8008850:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2200      	movs	r2, #0
 8008856:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800885e:	4618      	mov	r0, r3
 8008860:	f7fe fc04 	bl	800706c <HAL_DMA_Abort_IT>
 8008864:	4603      	mov	r3, r0
 8008866:	2b00      	cmp	r3, #0
 8008868:	d04d      	beq.n	8008906 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800886e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008870:	687a      	ldr	r2, [r7, #4]
 8008872:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008874:	4610      	mov	r0, r2
 8008876:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008878:	e045      	b.n	8008906 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 f850 	bl	8008920 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008880:	e041      	b.n	8008906 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008886:	2b00      	cmp	r3, #0
 8008888:	d039      	beq.n	80088fe <I2C_ITError+0x17e>
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	2b12      	cmp	r3, #18
 800888e:	d002      	beq.n	8008896 <I2C_ITError+0x116>
 8008890:	68bb      	ldr	r3, [r7, #8]
 8008892:	2b22      	cmp	r3, #34	; 0x22
 8008894:	d133      	bne.n	80088fe <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80088a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80088a4:	d107      	bne.n	80088b6 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	681a      	ldr	r2, [r3, #0]
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80088b4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088ba:	4618      	mov	r0, r3
 80088bc:	f7fe fcc6 	bl	800724c <HAL_DMA_GetState>
 80088c0:	4603      	mov	r3, r0
 80088c2:	2b01      	cmp	r3, #1
 80088c4:	d017      	beq.n	80088f6 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088ca:	4a14      	ldr	r2, [pc, #80]	; (800891c <I2C_ITError+0x19c>)
 80088cc:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2200      	movs	r2, #0
 80088d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088da:	4618      	mov	r0, r3
 80088dc:	f7fe fbc6 	bl	800706c <HAL_DMA_Abort_IT>
 80088e0:	4603      	mov	r3, r0
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d011      	beq.n	800890a <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088ec:	687a      	ldr	r2, [r7, #4]
 80088ee:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80088f0:	4610      	mov	r0, r2
 80088f2:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80088f4:	e009      	b.n	800890a <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80088f6:	6878      	ldr	r0, [r7, #4]
 80088f8:	f000 f812 	bl	8008920 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80088fc:	e005      	b.n	800890a <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f000 f80e 	bl	8008920 <I2C_TreatErrorCallback>
  }
}
 8008904:	e002      	b.n	800890c <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008906:	bf00      	nop
 8008908:	e000      	b.n	800890c <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800890a:	bf00      	nop
}
 800890c:	bf00      	nop
 800890e:	3710      	adds	r7, #16
 8008910:	46bd      	mov	sp, r7
 8008912:	bd80      	pop	{r7, pc}
 8008914:	ffff0000 	.word	0xffff0000
 8008918:	08007fa7 	.word	0x08007fa7
 800891c:	080089b7 	.word	0x080089b7

08008920 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b082      	sub	sp, #8
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800892e:	b2db      	uxtb	r3, r3
 8008930:	2b60      	cmp	r3, #96	; 0x60
 8008932:	d10e      	bne.n	8008952 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2220      	movs	r2, #32
 8008938:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2200      	movs	r2, #0
 8008940:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2200      	movs	r2, #0
 8008946:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800894a:	6878      	ldr	r0, [r7, #4]
 800894c:	f7ff fb21 	bl	8007f92 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008950:	e009      	b.n	8008966 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2200      	movs	r2, #0
 8008956:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2200      	movs	r2, #0
 800895c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8008960:	6878      	ldr	r0, [r7, #4]
 8008962:	f7fc f9a7 	bl	8004cb4 <HAL_I2C_ErrorCallback>
}
 8008966:	bf00      	nop
 8008968:	3708      	adds	r7, #8
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}

0800896e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800896e:	b480      	push	{r7}
 8008970:	b083      	sub	sp, #12
 8008972:	af00      	add	r7, sp, #0
 8008974:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	699b      	ldr	r3, [r3, #24]
 800897c:	f003 0302 	and.w	r3, r3, #2
 8008980:	2b02      	cmp	r3, #2
 8008982:	d103      	bne.n	800898c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	2200      	movs	r2, #0
 800898a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	699b      	ldr	r3, [r3, #24]
 8008992:	f003 0301 	and.w	r3, r3, #1
 8008996:	2b01      	cmp	r3, #1
 8008998:	d007      	beq.n	80089aa <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	699a      	ldr	r2, [r3, #24]
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f042 0201 	orr.w	r2, r2, #1
 80089a8:	619a      	str	r2, [r3, #24]
  }
}
 80089aa:	bf00      	nop
 80089ac:	370c      	adds	r7, #12
 80089ae:	46bd      	mov	sp, r7
 80089b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b4:	4770      	bx	lr

080089b6 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80089b6:	b580      	push	{r7, lr}
 80089b8:	b084      	sub	sp, #16
 80089ba:	af00      	add	r7, sp, #0
 80089bc:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089c2:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d003      	beq.n	80089d4 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089d0:	2200      	movs	r2, #0
 80089d2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d003      	beq.n	80089e4 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089e0:	2200      	movs	r2, #0
 80089e2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80089e4:	68f8      	ldr	r0, [r7, #12]
 80089e6:	f7ff ff9b 	bl	8008920 <I2C_TreatErrorCallback>
}
 80089ea:	bf00      	nop
 80089ec:	3710      	adds	r7, #16
 80089ee:	46bd      	mov	sp, r7
 80089f0:	bd80      	pop	{r7, pc}

080089f2 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80089f2:	b580      	push	{r7, lr}
 80089f4:	b084      	sub	sp, #16
 80089f6:	af00      	add	r7, sp, #0
 80089f8:	60f8      	str	r0, [r7, #12]
 80089fa:	60b9      	str	r1, [r7, #8]
 80089fc:	603b      	str	r3, [r7, #0]
 80089fe:	4613      	mov	r3, r2
 8008a00:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008a02:	e022      	b.n	8008a4a <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008a0a:	d01e      	beq.n	8008a4a <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a0c:	f7fe f864 	bl	8006ad8 <HAL_GetTick>
 8008a10:	4602      	mov	r2, r0
 8008a12:	69bb      	ldr	r3, [r7, #24]
 8008a14:	1ad3      	subs	r3, r2, r3
 8008a16:	683a      	ldr	r2, [r7, #0]
 8008a18:	429a      	cmp	r2, r3
 8008a1a:	d302      	bcc.n	8008a22 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d113      	bne.n	8008a4a <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a26:	f043 0220 	orr.w	r2, r3, #32
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	2220      	movs	r2, #32
 8008a32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	2200      	movs	r2, #0
 8008a42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8008a46:	2301      	movs	r3, #1
 8008a48:	e00f      	b.n	8008a6a <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	699a      	ldr	r2, [r3, #24]
 8008a50:	68bb      	ldr	r3, [r7, #8]
 8008a52:	4013      	ands	r3, r2
 8008a54:	68ba      	ldr	r2, [r7, #8]
 8008a56:	429a      	cmp	r2, r3
 8008a58:	bf0c      	ite	eq
 8008a5a:	2301      	moveq	r3, #1
 8008a5c:	2300      	movne	r3, #0
 8008a5e:	b2db      	uxtb	r3, r3
 8008a60:	461a      	mov	r2, r3
 8008a62:	79fb      	ldrb	r3, [r7, #7]
 8008a64:	429a      	cmp	r2, r3
 8008a66:	d0cd      	beq.n	8008a04 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008a68:	2300      	movs	r3, #0
}
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	3710      	adds	r7, #16
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bd80      	pop	{r7, pc}

08008a72 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008a72:	b580      	push	{r7, lr}
 8008a74:	b084      	sub	sp, #16
 8008a76:	af00      	add	r7, sp, #0
 8008a78:	60f8      	str	r0, [r7, #12]
 8008a7a:	60b9      	str	r1, [r7, #8]
 8008a7c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008a7e:	e02c      	b.n	8008ada <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008a80:	687a      	ldr	r2, [r7, #4]
 8008a82:	68b9      	ldr	r1, [r7, #8]
 8008a84:	68f8      	ldr	r0, [r7, #12]
 8008a86:	f000 f871 	bl	8008b6c <I2C_IsErrorOccurred>
 8008a8a:	4603      	mov	r3, r0
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d001      	beq.n	8008a94 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008a90:	2301      	movs	r3, #1
 8008a92:	e02a      	b.n	8008aea <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a94:	68bb      	ldr	r3, [r7, #8]
 8008a96:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008a9a:	d01e      	beq.n	8008ada <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a9c:	f7fe f81c 	bl	8006ad8 <HAL_GetTick>
 8008aa0:	4602      	mov	r2, r0
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	1ad3      	subs	r3, r2, r3
 8008aa6:	68ba      	ldr	r2, [r7, #8]
 8008aa8:	429a      	cmp	r2, r3
 8008aaa:	d302      	bcc.n	8008ab2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008aac:	68bb      	ldr	r3, [r7, #8]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d113      	bne.n	8008ada <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ab6:	f043 0220 	orr.w	r2, r3, #32
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	2220      	movs	r2, #32
 8008ac2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	2200      	movs	r2, #0
 8008aca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8008ad6:	2301      	movs	r3, #1
 8008ad8:	e007      	b.n	8008aea <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	699b      	ldr	r3, [r3, #24]
 8008ae0:	f003 0302 	and.w	r3, r3, #2
 8008ae4:	2b02      	cmp	r3, #2
 8008ae6:	d1cb      	bne.n	8008a80 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008ae8:	2300      	movs	r3, #0
}
 8008aea:	4618      	mov	r0, r3
 8008aec:	3710      	adds	r7, #16
 8008aee:	46bd      	mov	sp, r7
 8008af0:	bd80      	pop	{r7, pc}

08008af2 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008af2:	b580      	push	{r7, lr}
 8008af4:	b084      	sub	sp, #16
 8008af6:	af00      	add	r7, sp, #0
 8008af8:	60f8      	str	r0, [r7, #12]
 8008afa:	60b9      	str	r1, [r7, #8]
 8008afc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008afe:	e028      	b.n	8008b52 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008b00:	687a      	ldr	r2, [r7, #4]
 8008b02:	68b9      	ldr	r1, [r7, #8]
 8008b04:	68f8      	ldr	r0, [r7, #12]
 8008b06:	f000 f831 	bl	8008b6c <I2C_IsErrorOccurred>
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d001      	beq.n	8008b14 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008b10:	2301      	movs	r3, #1
 8008b12:	e026      	b.n	8008b62 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b14:	f7fd ffe0 	bl	8006ad8 <HAL_GetTick>
 8008b18:	4602      	mov	r2, r0
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	1ad3      	subs	r3, r2, r3
 8008b1e:	68ba      	ldr	r2, [r7, #8]
 8008b20:	429a      	cmp	r2, r3
 8008b22:	d302      	bcc.n	8008b2a <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d113      	bne.n	8008b52 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b2e:	f043 0220 	orr.w	r2, r3, #32
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	2220      	movs	r2, #32
 8008b3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	2200      	movs	r2, #0
 8008b42:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8008b4e:	2301      	movs	r3, #1
 8008b50:	e007      	b.n	8008b62 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	699b      	ldr	r3, [r3, #24]
 8008b58:	f003 0320 	and.w	r3, r3, #32
 8008b5c:	2b20      	cmp	r3, #32
 8008b5e:	d1cf      	bne.n	8008b00 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8008b60:	2300      	movs	r3, #0
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	3710      	adds	r7, #16
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}
	...

08008b6c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008b6c:	b580      	push	{r7, lr}
 8008b6e:	b08a      	sub	sp, #40	; 0x28
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	60f8      	str	r0, [r7, #12]
 8008b74:	60b9      	str	r1, [r7, #8]
 8008b76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008b78:	2300      	movs	r3, #0
 8008b7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	699b      	ldr	r3, [r3, #24]
 8008b84:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008b86:	2300      	movs	r3, #0
 8008b88:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8008b8e:	69bb      	ldr	r3, [r7, #24]
 8008b90:	f003 0310 	and.w	r3, r3, #16
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d075      	beq.n	8008c84 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	2210      	movs	r2, #16
 8008b9e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008ba0:	e056      	b.n	8008c50 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008ba2:	68bb      	ldr	r3, [r7, #8]
 8008ba4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008ba8:	d052      	beq.n	8008c50 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008baa:	f7fd ff95 	bl	8006ad8 <HAL_GetTick>
 8008bae:	4602      	mov	r2, r0
 8008bb0:	69fb      	ldr	r3, [r7, #28]
 8008bb2:	1ad3      	subs	r3, r2, r3
 8008bb4:	68ba      	ldr	r2, [r7, #8]
 8008bb6:	429a      	cmp	r2, r3
 8008bb8:	d302      	bcc.n	8008bc0 <I2C_IsErrorOccurred+0x54>
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d147      	bne.n	8008c50 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	685b      	ldr	r3, [r3, #4]
 8008bc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008bca:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008bd2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	699b      	ldr	r3, [r3, #24]
 8008bda:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008bde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008be2:	d12e      	bne.n	8008c42 <I2C_IsErrorOccurred+0xd6>
 8008be4:	697b      	ldr	r3, [r7, #20]
 8008be6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008bea:	d02a      	beq.n	8008c42 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8008bec:	7cfb      	ldrb	r3, [r7, #19]
 8008bee:	2b20      	cmp	r3, #32
 8008bf0:	d027      	beq.n	8008c42 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	685a      	ldr	r2, [r3, #4]
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008c00:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8008c02:	f7fd ff69 	bl	8006ad8 <HAL_GetTick>
 8008c06:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008c08:	e01b      	b.n	8008c42 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8008c0a:	f7fd ff65 	bl	8006ad8 <HAL_GetTick>
 8008c0e:	4602      	mov	r2, r0
 8008c10:	69fb      	ldr	r3, [r7, #28]
 8008c12:	1ad3      	subs	r3, r2, r3
 8008c14:	2b19      	cmp	r3, #25
 8008c16:	d914      	bls.n	8008c42 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c1c:	f043 0220 	orr.w	r2, r3, #32
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	2220      	movs	r2, #32
 8008c28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	2200      	movs	r2, #0
 8008c38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	699b      	ldr	r3, [r3, #24]
 8008c48:	f003 0320 	and.w	r3, r3, #32
 8008c4c:	2b20      	cmp	r3, #32
 8008c4e:	d1dc      	bne.n	8008c0a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	699b      	ldr	r3, [r3, #24]
 8008c56:	f003 0320 	and.w	r3, r3, #32
 8008c5a:	2b20      	cmp	r3, #32
 8008c5c:	d003      	beq.n	8008c66 <I2C_IsErrorOccurred+0xfa>
 8008c5e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d09d      	beq.n	8008ba2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008c66:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d103      	bne.n	8008c76 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	2220      	movs	r2, #32
 8008c74:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008c76:	6a3b      	ldr	r3, [r7, #32]
 8008c78:	f043 0304 	orr.w	r3, r3, #4
 8008c7c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8008c7e:	2301      	movs	r3, #1
 8008c80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	699b      	ldr	r3, [r3, #24]
 8008c8a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8008c8c:	69bb      	ldr	r3, [r7, #24]
 8008c8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d00b      	beq.n	8008cae <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008c96:	6a3b      	ldr	r3, [r7, #32]
 8008c98:	f043 0301 	orr.w	r3, r3, #1
 8008c9c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008ca6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008ca8:	2301      	movs	r3, #1
 8008caa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008cae:	69bb      	ldr	r3, [r7, #24]
 8008cb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d00b      	beq.n	8008cd0 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8008cb8:	6a3b      	ldr	r3, [r7, #32]
 8008cba:	f043 0308 	orr.w	r3, r3, #8
 8008cbe:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008cc8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008cca:	2301      	movs	r3, #1
 8008ccc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008cd0:	69bb      	ldr	r3, [r7, #24]
 8008cd2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d00b      	beq.n	8008cf2 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008cda:	6a3b      	ldr	r3, [r7, #32]
 8008cdc:	f043 0302 	orr.w	r3, r3, #2
 8008ce0:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008cea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008cec:	2301      	movs	r3, #1
 8008cee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8008cf2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d01c      	beq.n	8008d34 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008cfa:	68f8      	ldr	r0, [r7, #12]
 8008cfc:	f7ff fe37 	bl	800896e <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	6859      	ldr	r1, [r3, #4]
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	681a      	ldr	r2, [r3, #0]
 8008d0a:	4b0d      	ldr	r3, [pc, #52]	; (8008d40 <I2C_IsErrorOccurred+0x1d4>)
 8008d0c:	400b      	ands	r3, r1
 8008d0e:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008d14:	6a3b      	ldr	r3, [r7, #32]
 8008d16:	431a      	orrs	r2, r3
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	2220      	movs	r2, #32
 8008d20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	2200      	movs	r2, #0
 8008d28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	2200      	movs	r2, #0
 8008d30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8008d34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8008d38:	4618      	mov	r0, r3
 8008d3a:	3728      	adds	r7, #40	; 0x28
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bd80      	pop	{r7, pc}
 8008d40:	fe00e800 	.word	0xfe00e800

08008d44 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008d44:	b480      	push	{r7}
 8008d46:	b087      	sub	sp, #28
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	60f8      	str	r0, [r7, #12]
 8008d4c:	607b      	str	r3, [r7, #4]
 8008d4e:	460b      	mov	r3, r1
 8008d50:	817b      	strh	r3, [r7, #10]
 8008d52:	4613      	mov	r3, r2
 8008d54:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008d56:	897b      	ldrh	r3, [r7, #10]
 8008d58:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008d5c:	7a7b      	ldrb	r3, [r7, #9]
 8008d5e:	041b      	lsls	r3, r3, #16
 8008d60:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008d64:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008d6a:	6a3b      	ldr	r3, [r7, #32]
 8008d6c:	4313      	orrs	r3, r2
 8008d6e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008d72:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	685a      	ldr	r2, [r3, #4]
 8008d7a:	6a3b      	ldr	r3, [r7, #32]
 8008d7c:	0d5b      	lsrs	r3, r3, #21
 8008d7e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8008d82:	4b08      	ldr	r3, [pc, #32]	; (8008da4 <I2C_TransferConfig+0x60>)
 8008d84:	430b      	orrs	r3, r1
 8008d86:	43db      	mvns	r3, r3
 8008d88:	ea02 0103 	and.w	r1, r2, r3
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	697a      	ldr	r2, [r7, #20]
 8008d92:	430a      	orrs	r2, r1
 8008d94:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008d96:	bf00      	nop
 8008d98:	371c      	adds	r7, #28
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da0:	4770      	bx	lr
 8008da2:	bf00      	nop
 8008da4:	03ff63ff 	.word	0x03ff63ff

08008da8 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8008da8:	b480      	push	{r7}
 8008daa:	b085      	sub	sp, #20
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
 8008db0:	460b      	mov	r3, r1
 8008db2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8008db4:	2300      	movs	r3, #0
 8008db6:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008db8:	887b      	ldrh	r3, [r7, #2]
 8008dba:	f003 0301 	and.w	r3, r3, #1
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d00f      	beq.n	8008de2 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8008dc8:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008dd0:	b2db      	uxtb	r3, r3
 8008dd2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008dd6:	2b28      	cmp	r3, #40	; 0x28
 8008dd8:	d003      	beq.n	8008de2 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8008de0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008de2:	887b      	ldrh	r3, [r7, #2]
 8008de4:	f003 0302 	and.w	r3, r3, #2
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d00f      	beq.n	8008e0c <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8008df2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008dfa:	b2db      	uxtb	r3, r3
 8008dfc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008e00:	2b28      	cmp	r3, #40	; 0x28
 8008e02:	d003      	beq.n	8008e0c <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8008e0a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008e0c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	da03      	bge.n	8008e1c <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8008e1a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008e1c:	887b      	ldrh	r3, [r7, #2]
 8008e1e:	2b10      	cmp	r3, #16
 8008e20:	d103      	bne.n	8008e2a <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8008e28:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008e2a:	887b      	ldrh	r3, [r7, #2]
 8008e2c:	2b20      	cmp	r3, #32
 8008e2e:	d103      	bne.n	8008e38 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	f043 0320 	orr.w	r3, r3, #32
 8008e36:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8008e38:	887b      	ldrh	r3, [r7, #2]
 8008e3a:	2b40      	cmp	r3, #64	; 0x40
 8008e3c:	d103      	bne.n	8008e46 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e44:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	6819      	ldr	r1, [r3, #0]
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	43da      	mvns	r2, r3
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	400a      	ands	r2, r1
 8008e56:	601a      	str	r2, [r3, #0]
}
 8008e58:	bf00      	nop
 8008e5a:	3714      	adds	r7, #20
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e62:	4770      	bx	lr

08008e64 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008e64:	b480      	push	{r7}
 8008e66:	b083      	sub	sp, #12
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
 8008e6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008e74:	b2db      	uxtb	r3, r3
 8008e76:	2b20      	cmp	r3, #32
 8008e78:	d138      	bne.n	8008eec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008e80:	2b01      	cmp	r3, #1
 8008e82:	d101      	bne.n	8008e88 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008e84:	2302      	movs	r3, #2
 8008e86:	e032      	b.n	8008eee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2224      	movs	r2, #36	; 0x24
 8008e94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	681a      	ldr	r2, [r3, #0]
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f022 0201 	bic.w	r2, r2, #1
 8008ea6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	681a      	ldr	r2, [r3, #0]
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008eb6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	6819      	ldr	r1, [r3, #0]
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	683a      	ldr	r2, [r7, #0]
 8008ec4:	430a      	orrs	r2, r1
 8008ec6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	681a      	ldr	r2, [r3, #0]
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f042 0201 	orr.w	r2, r2, #1
 8008ed6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2220      	movs	r2, #32
 8008edc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008ee8:	2300      	movs	r3, #0
 8008eea:	e000      	b.n	8008eee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008eec:	2302      	movs	r3, #2
  }
}
 8008eee:	4618      	mov	r0, r3
 8008ef0:	370c      	adds	r7, #12
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef8:	4770      	bx	lr

08008efa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008efa:	b480      	push	{r7}
 8008efc:	b085      	sub	sp, #20
 8008efe:	af00      	add	r7, sp, #0
 8008f00:	6078      	str	r0, [r7, #4]
 8008f02:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f0a:	b2db      	uxtb	r3, r3
 8008f0c:	2b20      	cmp	r3, #32
 8008f0e:	d139      	bne.n	8008f84 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008f16:	2b01      	cmp	r3, #1
 8008f18:	d101      	bne.n	8008f1e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008f1a:	2302      	movs	r3, #2
 8008f1c:	e033      	b.n	8008f86 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2201      	movs	r2, #1
 8008f22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2224      	movs	r2, #36	; 0x24
 8008f2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	681a      	ldr	r2, [r3, #0]
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	f022 0201 	bic.w	r2, r2, #1
 8008f3c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008f4c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	021b      	lsls	r3, r3, #8
 8008f52:	68fa      	ldr	r2, [r7, #12]
 8008f54:	4313      	orrs	r3, r2
 8008f56:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	68fa      	ldr	r2, [r7, #12]
 8008f5e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	681a      	ldr	r2, [r3, #0]
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	f042 0201 	orr.w	r2, r2, #1
 8008f6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2220      	movs	r2, #32
 8008f74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008f80:	2300      	movs	r3, #0
 8008f82:	e000      	b.n	8008f86 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008f84:	2302      	movs	r3, #2
  }
}
 8008f86:	4618      	mov	r0, r3
 8008f88:	3714      	adds	r7, #20
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f90:	4770      	bx	lr
	...

08008f94 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8008f94:	b480      	push	{r7}
 8008f96:	b085      	sub	sp, #20
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008f9c:	4b0b      	ldr	r3, [pc, #44]	; (8008fcc <HAL_I2CEx_EnableFastModePlus+0x38>)
 8008f9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008fa0:	4a0a      	ldr	r2, [pc, #40]	; (8008fcc <HAL_I2CEx_EnableFastModePlus+0x38>)
 8008fa2:	f043 0301 	orr.w	r3, r3, #1
 8008fa6:	6613      	str	r3, [r2, #96]	; 0x60
 8008fa8:	4b08      	ldr	r3, [pc, #32]	; (8008fcc <HAL_I2CEx_EnableFastModePlus+0x38>)
 8008faa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008fac:	f003 0301 	and.w	r3, r3, #1
 8008fb0:	60fb      	str	r3, [r7, #12]
 8008fb2:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8008fb4:	4b06      	ldr	r3, [pc, #24]	; (8008fd0 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8008fb6:	685a      	ldr	r2, [r3, #4]
 8008fb8:	4905      	ldr	r1, [pc, #20]	; (8008fd0 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	4313      	orrs	r3, r2
 8008fbe:	604b      	str	r3, [r1, #4]
}
 8008fc0:	bf00      	nop
 8008fc2:	3714      	adds	r7, #20
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fca:	4770      	bx	lr
 8008fcc:	40021000 	.word	0x40021000
 8008fd0:	40010000 	.word	0x40010000

08008fd4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8008fd4:	b480      	push	{r7}
 8008fd6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8008fd8:	4b04      	ldr	r3, [pc, #16]	; (8008fec <HAL_PWREx_GetVoltageRange+0x18>)
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe8:	4770      	bx	lr
 8008fea:	bf00      	nop
 8008fec:	40007000 	.word	0x40007000

08008ff0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b085      	sub	sp, #20
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ffe:	d130      	bne.n	8009062 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8009000:	4b23      	ldr	r3, [pc, #140]	; (8009090 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009008:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800900c:	d038      	beq.n	8009080 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800900e:	4b20      	ldr	r3, [pc, #128]	; (8009090 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009016:	4a1e      	ldr	r2, [pc, #120]	; (8009090 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009018:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800901c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800901e:	4b1d      	ldr	r3, [pc, #116]	; (8009094 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	2232      	movs	r2, #50	; 0x32
 8009024:	fb02 f303 	mul.w	r3, r2, r3
 8009028:	4a1b      	ldr	r2, [pc, #108]	; (8009098 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800902a:	fba2 2303 	umull	r2, r3, r2, r3
 800902e:	0c9b      	lsrs	r3, r3, #18
 8009030:	3301      	adds	r3, #1
 8009032:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009034:	e002      	b.n	800903c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	3b01      	subs	r3, #1
 800903a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800903c:	4b14      	ldr	r3, [pc, #80]	; (8009090 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800903e:	695b      	ldr	r3, [r3, #20]
 8009040:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009044:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009048:	d102      	bne.n	8009050 <HAL_PWREx_ControlVoltageScaling+0x60>
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d1f2      	bne.n	8009036 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009050:	4b0f      	ldr	r3, [pc, #60]	; (8009090 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009052:	695b      	ldr	r3, [r3, #20]
 8009054:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009058:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800905c:	d110      	bne.n	8009080 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800905e:	2303      	movs	r3, #3
 8009060:	e00f      	b.n	8009082 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8009062:	4b0b      	ldr	r3, [pc, #44]	; (8009090 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800906a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800906e:	d007      	beq.n	8009080 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009070:	4b07      	ldr	r3, [pc, #28]	; (8009090 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009078:	4a05      	ldr	r2, [pc, #20]	; (8009090 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800907a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800907e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8009080:	2300      	movs	r3, #0
}
 8009082:	4618      	mov	r0, r3
 8009084:	3714      	adds	r7, #20
 8009086:	46bd      	mov	sp, r7
 8009088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908c:	4770      	bx	lr
 800908e:	bf00      	nop
 8009090:	40007000 	.word	0x40007000
 8009094:	20000200 	.word	0x20000200
 8009098:	431bde83 	.word	0x431bde83

0800909c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800909c:	b580      	push	{r7, lr}
 800909e:	b088      	sub	sp, #32
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d101      	bne.n	80090ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80090aa:	2301      	movs	r3, #1
 80090ac:	e3ca      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80090ae:	4b97      	ldr	r3, [pc, #604]	; (800930c <HAL_RCC_OscConfig+0x270>)
 80090b0:	689b      	ldr	r3, [r3, #8]
 80090b2:	f003 030c 	and.w	r3, r3, #12
 80090b6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80090b8:	4b94      	ldr	r3, [pc, #592]	; (800930c <HAL_RCC_OscConfig+0x270>)
 80090ba:	68db      	ldr	r3, [r3, #12]
 80090bc:	f003 0303 	and.w	r3, r3, #3
 80090c0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	f003 0310 	and.w	r3, r3, #16
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	f000 80e4 	beq.w	8009298 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80090d0:	69bb      	ldr	r3, [r7, #24]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d007      	beq.n	80090e6 <HAL_RCC_OscConfig+0x4a>
 80090d6:	69bb      	ldr	r3, [r7, #24]
 80090d8:	2b0c      	cmp	r3, #12
 80090da:	f040 808b 	bne.w	80091f4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80090de:	697b      	ldr	r3, [r7, #20]
 80090e0:	2b01      	cmp	r3, #1
 80090e2:	f040 8087 	bne.w	80091f4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80090e6:	4b89      	ldr	r3, [pc, #548]	; (800930c <HAL_RCC_OscConfig+0x270>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	f003 0302 	and.w	r3, r3, #2
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d005      	beq.n	80090fe <HAL_RCC_OscConfig+0x62>
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	699b      	ldr	r3, [r3, #24]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d101      	bne.n	80090fe <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80090fa:	2301      	movs	r3, #1
 80090fc:	e3a2      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	6a1a      	ldr	r2, [r3, #32]
 8009102:	4b82      	ldr	r3, [pc, #520]	; (800930c <HAL_RCC_OscConfig+0x270>)
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f003 0308 	and.w	r3, r3, #8
 800910a:	2b00      	cmp	r3, #0
 800910c:	d004      	beq.n	8009118 <HAL_RCC_OscConfig+0x7c>
 800910e:	4b7f      	ldr	r3, [pc, #508]	; (800930c <HAL_RCC_OscConfig+0x270>)
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009116:	e005      	b.n	8009124 <HAL_RCC_OscConfig+0x88>
 8009118:	4b7c      	ldr	r3, [pc, #496]	; (800930c <HAL_RCC_OscConfig+0x270>)
 800911a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800911e:	091b      	lsrs	r3, r3, #4
 8009120:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009124:	4293      	cmp	r3, r2
 8009126:	d223      	bcs.n	8009170 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	6a1b      	ldr	r3, [r3, #32]
 800912c:	4618      	mov	r0, r3
 800912e:	f000 fd55 	bl	8009bdc <RCC_SetFlashLatencyFromMSIRange>
 8009132:	4603      	mov	r3, r0
 8009134:	2b00      	cmp	r3, #0
 8009136:	d001      	beq.n	800913c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8009138:	2301      	movs	r3, #1
 800913a:	e383      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800913c:	4b73      	ldr	r3, [pc, #460]	; (800930c <HAL_RCC_OscConfig+0x270>)
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	4a72      	ldr	r2, [pc, #456]	; (800930c <HAL_RCC_OscConfig+0x270>)
 8009142:	f043 0308 	orr.w	r3, r3, #8
 8009146:	6013      	str	r3, [r2, #0]
 8009148:	4b70      	ldr	r3, [pc, #448]	; (800930c <HAL_RCC_OscConfig+0x270>)
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	6a1b      	ldr	r3, [r3, #32]
 8009154:	496d      	ldr	r1, [pc, #436]	; (800930c <HAL_RCC_OscConfig+0x270>)
 8009156:	4313      	orrs	r3, r2
 8009158:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800915a:	4b6c      	ldr	r3, [pc, #432]	; (800930c <HAL_RCC_OscConfig+0x270>)
 800915c:	685b      	ldr	r3, [r3, #4]
 800915e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	69db      	ldr	r3, [r3, #28]
 8009166:	021b      	lsls	r3, r3, #8
 8009168:	4968      	ldr	r1, [pc, #416]	; (800930c <HAL_RCC_OscConfig+0x270>)
 800916a:	4313      	orrs	r3, r2
 800916c:	604b      	str	r3, [r1, #4]
 800916e:	e025      	b.n	80091bc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009170:	4b66      	ldr	r3, [pc, #408]	; (800930c <HAL_RCC_OscConfig+0x270>)
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	4a65      	ldr	r2, [pc, #404]	; (800930c <HAL_RCC_OscConfig+0x270>)
 8009176:	f043 0308 	orr.w	r3, r3, #8
 800917a:	6013      	str	r3, [r2, #0]
 800917c:	4b63      	ldr	r3, [pc, #396]	; (800930c <HAL_RCC_OscConfig+0x270>)
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	6a1b      	ldr	r3, [r3, #32]
 8009188:	4960      	ldr	r1, [pc, #384]	; (800930c <HAL_RCC_OscConfig+0x270>)
 800918a:	4313      	orrs	r3, r2
 800918c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800918e:	4b5f      	ldr	r3, [pc, #380]	; (800930c <HAL_RCC_OscConfig+0x270>)
 8009190:	685b      	ldr	r3, [r3, #4]
 8009192:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	69db      	ldr	r3, [r3, #28]
 800919a:	021b      	lsls	r3, r3, #8
 800919c:	495b      	ldr	r1, [pc, #364]	; (800930c <HAL_RCC_OscConfig+0x270>)
 800919e:	4313      	orrs	r3, r2
 80091a0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80091a2:	69bb      	ldr	r3, [r7, #24]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d109      	bne.n	80091bc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	6a1b      	ldr	r3, [r3, #32]
 80091ac:	4618      	mov	r0, r3
 80091ae:	f000 fd15 	bl	8009bdc <RCC_SetFlashLatencyFromMSIRange>
 80091b2:	4603      	mov	r3, r0
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d001      	beq.n	80091bc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80091b8:	2301      	movs	r3, #1
 80091ba:	e343      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80091bc:	f000 fc4a 	bl	8009a54 <HAL_RCC_GetSysClockFreq>
 80091c0:	4602      	mov	r2, r0
 80091c2:	4b52      	ldr	r3, [pc, #328]	; (800930c <HAL_RCC_OscConfig+0x270>)
 80091c4:	689b      	ldr	r3, [r3, #8]
 80091c6:	091b      	lsrs	r3, r3, #4
 80091c8:	f003 030f 	and.w	r3, r3, #15
 80091cc:	4950      	ldr	r1, [pc, #320]	; (8009310 <HAL_RCC_OscConfig+0x274>)
 80091ce:	5ccb      	ldrb	r3, [r1, r3]
 80091d0:	f003 031f 	and.w	r3, r3, #31
 80091d4:	fa22 f303 	lsr.w	r3, r2, r3
 80091d8:	4a4e      	ldr	r2, [pc, #312]	; (8009314 <HAL_RCC_OscConfig+0x278>)
 80091da:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80091dc:	4b4e      	ldr	r3, [pc, #312]	; (8009318 <HAL_RCC_OscConfig+0x27c>)
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4618      	mov	r0, r3
 80091e2:	f7fd fc29 	bl	8006a38 <HAL_InitTick>
 80091e6:	4603      	mov	r3, r0
 80091e8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80091ea:	7bfb      	ldrb	r3, [r7, #15]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d052      	beq.n	8009296 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80091f0:	7bfb      	ldrb	r3, [r7, #15]
 80091f2:	e327      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	699b      	ldr	r3, [r3, #24]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d032      	beq.n	8009262 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80091fc:	4b43      	ldr	r3, [pc, #268]	; (800930c <HAL_RCC_OscConfig+0x270>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	4a42      	ldr	r2, [pc, #264]	; (800930c <HAL_RCC_OscConfig+0x270>)
 8009202:	f043 0301 	orr.w	r3, r3, #1
 8009206:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009208:	f7fd fc66 	bl	8006ad8 <HAL_GetTick>
 800920c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800920e:	e008      	b.n	8009222 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009210:	f7fd fc62 	bl	8006ad8 <HAL_GetTick>
 8009214:	4602      	mov	r2, r0
 8009216:	693b      	ldr	r3, [r7, #16]
 8009218:	1ad3      	subs	r3, r2, r3
 800921a:	2b02      	cmp	r3, #2
 800921c:	d901      	bls.n	8009222 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800921e:	2303      	movs	r3, #3
 8009220:	e310      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009222:	4b3a      	ldr	r3, [pc, #232]	; (800930c <HAL_RCC_OscConfig+0x270>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f003 0302 	and.w	r3, r3, #2
 800922a:	2b00      	cmp	r3, #0
 800922c:	d0f0      	beq.n	8009210 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800922e:	4b37      	ldr	r3, [pc, #220]	; (800930c <HAL_RCC_OscConfig+0x270>)
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	4a36      	ldr	r2, [pc, #216]	; (800930c <HAL_RCC_OscConfig+0x270>)
 8009234:	f043 0308 	orr.w	r3, r3, #8
 8009238:	6013      	str	r3, [r2, #0]
 800923a:	4b34      	ldr	r3, [pc, #208]	; (800930c <HAL_RCC_OscConfig+0x270>)
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	6a1b      	ldr	r3, [r3, #32]
 8009246:	4931      	ldr	r1, [pc, #196]	; (800930c <HAL_RCC_OscConfig+0x270>)
 8009248:	4313      	orrs	r3, r2
 800924a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800924c:	4b2f      	ldr	r3, [pc, #188]	; (800930c <HAL_RCC_OscConfig+0x270>)
 800924e:	685b      	ldr	r3, [r3, #4]
 8009250:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	69db      	ldr	r3, [r3, #28]
 8009258:	021b      	lsls	r3, r3, #8
 800925a:	492c      	ldr	r1, [pc, #176]	; (800930c <HAL_RCC_OscConfig+0x270>)
 800925c:	4313      	orrs	r3, r2
 800925e:	604b      	str	r3, [r1, #4]
 8009260:	e01a      	b.n	8009298 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8009262:	4b2a      	ldr	r3, [pc, #168]	; (800930c <HAL_RCC_OscConfig+0x270>)
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	4a29      	ldr	r2, [pc, #164]	; (800930c <HAL_RCC_OscConfig+0x270>)
 8009268:	f023 0301 	bic.w	r3, r3, #1
 800926c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800926e:	f7fd fc33 	bl	8006ad8 <HAL_GetTick>
 8009272:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009274:	e008      	b.n	8009288 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009276:	f7fd fc2f 	bl	8006ad8 <HAL_GetTick>
 800927a:	4602      	mov	r2, r0
 800927c:	693b      	ldr	r3, [r7, #16]
 800927e:	1ad3      	subs	r3, r2, r3
 8009280:	2b02      	cmp	r3, #2
 8009282:	d901      	bls.n	8009288 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8009284:	2303      	movs	r3, #3
 8009286:	e2dd      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009288:	4b20      	ldr	r3, [pc, #128]	; (800930c <HAL_RCC_OscConfig+0x270>)
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	f003 0302 	and.w	r3, r3, #2
 8009290:	2b00      	cmp	r3, #0
 8009292:	d1f0      	bne.n	8009276 <HAL_RCC_OscConfig+0x1da>
 8009294:	e000      	b.n	8009298 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009296:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	f003 0301 	and.w	r3, r3, #1
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d074      	beq.n	800938e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80092a4:	69bb      	ldr	r3, [r7, #24]
 80092a6:	2b08      	cmp	r3, #8
 80092a8:	d005      	beq.n	80092b6 <HAL_RCC_OscConfig+0x21a>
 80092aa:	69bb      	ldr	r3, [r7, #24]
 80092ac:	2b0c      	cmp	r3, #12
 80092ae:	d10e      	bne.n	80092ce <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80092b0:	697b      	ldr	r3, [r7, #20]
 80092b2:	2b03      	cmp	r3, #3
 80092b4:	d10b      	bne.n	80092ce <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80092b6:	4b15      	ldr	r3, [pc, #84]	; (800930c <HAL_RCC_OscConfig+0x270>)
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d064      	beq.n	800938c <HAL_RCC_OscConfig+0x2f0>
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	685b      	ldr	r3, [r3, #4]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d160      	bne.n	800938c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80092ca:	2301      	movs	r3, #1
 80092cc:	e2ba      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	685b      	ldr	r3, [r3, #4]
 80092d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80092d6:	d106      	bne.n	80092e6 <HAL_RCC_OscConfig+0x24a>
 80092d8:	4b0c      	ldr	r3, [pc, #48]	; (800930c <HAL_RCC_OscConfig+0x270>)
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	4a0b      	ldr	r2, [pc, #44]	; (800930c <HAL_RCC_OscConfig+0x270>)
 80092de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80092e2:	6013      	str	r3, [r2, #0]
 80092e4:	e026      	b.n	8009334 <HAL_RCC_OscConfig+0x298>
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	685b      	ldr	r3, [r3, #4]
 80092ea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80092ee:	d115      	bne.n	800931c <HAL_RCC_OscConfig+0x280>
 80092f0:	4b06      	ldr	r3, [pc, #24]	; (800930c <HAL_RCC_OscConfig+0x270>)
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	4a05      	ldr	r2, [pc, #20]	; (800930c <HAL_RCC_OscConfig+0x270>)
 80092f6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80092fa:	6013      	str	r3, [r2, #0]
 80092fc:	4b03      	ldr	r3, [pc, #12]	; (800930c <HAL_RCC_OscConfig+0x270>)
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	4a02      	ldr	r2, [pc, #8]	; (800930c <HAL_RCC_OscConfig+0x270>)
 8009302:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009306:	6013      	str	r3, [r2, #0]
 8009308:	e014      	b.n	8009334 <HAL_RCC_OscConfig+0x298>
 800930a:	bf00      	nop
 800930c:	40021000 	.word	0x40021000
 8009310:	08017ab8 	.word	0x08017ab8
 8009314:	20000200 	.word	0x20000200
 8009318:	20000230 	.word	0x20000230
 800931c:	4ba0      	ldr	r3, [pc, #640]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	4a9f      	ldr	r2, [pc, #636]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 8009322:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009326:	6013      	str	r3, [r2, #0]
 8009328:	4b9d      	ldr	r3, [pc, #628]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	4a9c      	ldr	r2, [pc, #624]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 800932e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009332:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	685b      	ldr	r3, [r3, #4]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d013      	beq.n	8009364 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800933c:	f7fd fbcc 	bl	8006ad8 <HAL_GetTick>
 8009340:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009342:	e008      	b.n	8009356 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009344:	f7fd fbc8 	bl	8006ad8 <HAL_GetTick>
 8009348:	4602      	mov	r2, r0
 800934a:	693b      	ldr	r3, [r7, #16]
 800934c:	1ad3      	subs	r3, r2, r3
 800934e:	2b64      	cmp	r3, #100	; 0x64
 8009350:	d901      	bls.n	8009356 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8009352:	2303      	movs	r3, #3
 8009354:	e276      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009356:	4b92      	ldr	r3, [pc, #584]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800935e:	2b00      	cmp	r3, #0
 8009360:	d0f0      	beq.n	8009344 <HAL_RCC_OscConfig+0x2a8>
 8009362:	e014      	b.n	800938e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009364:	f7fd fbb8 	bl	8006ad8 <HAL_GetTick>
 8009368:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800936a:	e008      	b.n	800937e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800936c:	f7fd fbb4 	bl	8006ad8 <HAL_GetTick>
 8009370:	4602      	mov	r2, r0
 8009372:	693b      	ldr	r3, [r7, #16]
 8009374:	1ad3      	subs	r3, r2, r3
 8009376:	2b64      	cmp	r3, #100	; 0x64
 8009378:	d901      	bls.n	800937e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800937a:	2303      	movs	r3, #3
 800937c:	e262      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800937e:	4b88      	ldr	r3, [pc, #544]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009386:	2b00      	cmp	r3, #0
 8009388:	d1f0      	bne.n	800936c <HAL_RCC_OscConfig+0x2d0>
 800938a:	e000      	b.n	800938e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800938c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	f003 0302 	and.w	r3, r3, #2
 8009396:	2b00      	cmp	r3, #0
 8009398:	d060      	beq.n	800945c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800939a:	69bb      	ldr	r3, [r7, #24]
 800939c:	2b04      	cmp	r3, #4
 800939e:	d005      	beq.n	80093ac <HAL_RCC_OscConfig+0x310>
 80093a0:	69bb      	ldr	r3, [r7, #24]
 80093a2:	2b0c      	cmp	r3, #12
 80093a4:	d119      	bne.n	80093da <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	2b02      	cmp	r3, #2
 80093aa:	d116      	bne.n	80093da <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80093ac:	4b7c      	ldr	r3, [pc, #496]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d005      	beq.n	80093c4 <HAL_RCC_OscConfig+0x328>
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	68db      	ldr	r3, [r3, #12]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d101      	bne.n	80093c4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80093c0:	2301      	movs	r3, #1
 80093c2:	e23f      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80093c4:	4b76      	ldr	r3, [pc, #472]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 80093c6:	685b      	ldr	r3, [r3, #4]
 80093c8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	691b      	ldr	r3, [r3, #16]
 80093d0:	061b      	lsls	r3, r3, #24
 80093d2:	4973      	ldr	r1, [pc, #460]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 80093d4:	4313      	orrs	r3, r2
 80093d6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80093d8:	e040      	b.n	800945c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	68db      	ldr	r3, [r3, #12]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d023      	beq.n	800942a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80093e2:	4b6f      	ldr	r3, [pc, #444]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	4a6e      	ldr	r2, [pc, #440]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 80093e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80093ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093ee:	f7fd fb73 	bl	8006ad8 <HAL_GetTick>
 80093f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80093f4:	e008      	b.n	8009408 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80093f6:	f7fd fb6f 	bl	8006ad8 <HAL_GetTick>
 80093fa:	4602      	mov	r2, r0
 80093fc:	693b      	ldr	r3, [r7, #16]
 80093fe:	1ad3      	subs	r3, r2, r3
 8009400:	2b02      	cmp	r3, #2
 8009402:	d901      	bls.n	8009408 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8009404:	2303      	movs	r3, #3
 8009406:	e21d      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009408:	4b65      	ldr	r3, [pc, #404]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009410:	2b00      	cmp	r3, #0
 8009412:	d0f0      	beq.n	80093f6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009414:	4b62      	ldr	r3, [pc, #392]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 8009416:	685b      	ldr	r3, [r3, #4]
 8009418:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	691b      	ldr	r3, [r3, #16]
 8009420:	061b      	lsls	r3, r3, #24
 8009422:	495f      	ldr	r1, [pc, #380]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 8009424:	4313      	orrs	r3, r2
 8009426:	604b      	str	r3, [r1, #4]
 8009428:	e018      	b.n	800945c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800942a:	4b5d      	ldr	r3, [pc, #372]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	4a5c      	ldr	r2, [pc, #368]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 8009430:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009434:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009436:	f7fd fb4f 	bl	8006ad8 <HAL_GetTick>
 800943a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800943c:	e008      	b.n	8009450 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800943e:	f7fd fb4b 	bl	8006ad8 <HAL_GetTick>
 8009442:	4602      	mov	r2, r0
 8009444:	693b      	ldr	r3, [r7, #16]
 8009446:	1ad3      	subs	r3, r2, r3
 8009448:	2b02      	cmp	r3, #2
 800944a:	d901      	bls.n	8009450 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800944c:	2303      	movs	r3, #3
 800944e:	e1f9      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009450:	4b53      	ldr	r3, [pc, #332]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009458:	2b00      	cmp	r3, #0
 800945a:	d1f0      	bne.n	800943e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	f003 0308 	and.w	r3, r3, #8
 8009464:	2b00      	cmp	r3, #0
 8009466:	d03c      	beq.n	80094e2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	695b      	ldr	r3, [r3, #20]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d01c      	beq.n	80094aa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009470:	4b4b      	ldr	r3, [pc, #300]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 8009472:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009476:	4a4a      	ldr	r2, [pc, #296]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 8009478:	f043 0301 	orr.w	r3, r3, #1
 800947c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009480:	f7fd fb2a 	bl	8006ad8 <HAL_GetTick>
 8009484:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009486:	e008      	b.n	800949a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009488:	f7fd fb26 	bl	8006ad8 <HAL_GetTick>
 800948c:	4602      	mov	r2, r0
 800948e:	693b      	ldr	r3, [r7, #16]
 8009490:	1ad3      	subs	r3, r2, r3
 8009492:	2b02      	cmp	r3, #2
 8009494:	d901      	bls.n	800949a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8009496:	2303      	movs	r3, #3
 8009498:	e1d4      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800949a:	4b41      	ldr	r3, [pc, #260]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 800949c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80094a0:	f003 0302 	and.w	r3, r3, #2
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d0ef      	beq.n	8009488 <HAL_RCC_OscConfig+0x3ec>
 80094a8:	e01b      	b.n	80094e2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80094aa:	4b3d      	ldr	r3, [pc, #244]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 80094ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80094b0:	4a3b      	ldr	r2, [pc, #236]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 80094b2:	f023 0301 	bic.w	r3, r3, #1
 80094b6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80094ba:	f7fd fb0d 	bl	8006ad8 <HAL_GetTick>
 80094be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80094c0:	e008      	b.n	80094d4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80094c2:	f7fd fb09 	bl	8006ad8 <HAL_GetTick>
 80094c6:	4602      	mov	r2, r0
 80094c8:	693b      	ldr	r3, [r7, #16]
 80094ca:	1ad3      	subs	r3, r2, r3
 80094cc:	2b02      	cmp	r3, #2
 80094ce:	d901      	bls.n	80094d4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80094d0:	2303      	movs	r3, #3
 80094d2:	e1b7      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80094d4:	4b32      	ldr	r3, [pc, #200]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 80094d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80094da:	f003 0302 	and.w	r3, r3, #2
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d1ef      	bne.n	80094c2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	f003 0304 	and.w	r3, r3, #4
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	f000 80a6 	beq.w	800963c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80094f0:	2300      	movs	r3, #0
 80094f2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80094f4:	4b2a      	ldr	r3, [pc, #168]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 80094f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80094f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d10d      	bne.n	800951c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009500:	4b27      	ldr	r3, [pc, #156]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 8009502:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009504:	4a26      	ldr	r2, [pc, #152]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 8009506:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800950a:	6593      	str	r3, [r2, #88]	; 0x58
 800950c:	4b24      	ldr	r3, [pc, #144]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 800950e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009510:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009514:	60bb      	str	r3, [r7, #8]
 8009516:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009518:	2301      	movs	r3, #1
 800951a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800951c:	4b21      	ldr	r3, [pc, #132]	; (80095a4 <HAL_RCC_OscConfig+0x508>)
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009524:	2b00      	cmp	r3, #0
 8009526:	d118      	bne.n	800955a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009528:	4b1e      	ldr	r3, [pc, #120]	; (80095a4 <HAL_RCC_OscConfig+0x508>)
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	4a1d      	ldr	r2, [pc, #116]	; (80095a4 <HAL_RCC_OscConfig+0x508>)
 800952e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009532:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009534:	f7fd fad0 	bl	8006ad8 <HAL_GetTick>
 8009538:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800953a:	e008      	b.n	800954e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800953c:	f7fd facc 	bl	8006ad8 <HAL_GetTick>
 8009540:	4602      	mov	r2, r0
 8009542:	693b      	ldr	r3, [r7, #16]
 8009544:	1ad3      	subs	r3, r2, r3
 8009546:	2b02      	cmp	r3, #2
 8009548:	d901      	bls.n	800954e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800954a:	2303      	movs	r3, #3
 800954c:	e17a      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800954e:	4b15      	ldr	r3, [pc, #84]	; (80095a4 <HAL_RCC_OscConfig+0x508>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009556:	2b00      	cmp	r3, #0
 8009558:	d0f0      	beq.n	800953c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	689b      	ldr	r3, [r3, #8]
 800955e:	2b01      	cmp	r3, #1
 8009560:	d108      	bne.n	8009574 <HAL_RCC_OscConfig+0x4d8>
 8009562:	4b0f      	ldr	r3, [pc, #60]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 8009564:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009568:	4a0d      	ldr	r2, [pc, #52]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 800956a:	f043 0301 	orr.w	r3, r3, #1
 800956e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009572:	e029      	b.n	80095c8 <HAL_RCC_OscConfig+0x52c>
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	689b      	ldr	r3, [r3, #8]
 8009578:	2b05      	cmp	r3, #5
 800957a:	d115      	bne.n	80095a8 <HAL_RCC_OscConfig+0x50c>
 800957c:	4b08      	ldr	r3, [pc, #32]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 800957e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009582:	4a07      	ldr	r2, [pc, #28]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 8009584:	f043 0304 	orr.w	r3, r3, #4
 8009588:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800958c:	4b04      	ldr	r3, [pc, #16]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 800958e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009592:	4a03      	ldr	r2, [pc, #12]	; (80095a0 <HAL_RCC_OscConfig+0x504>)
 8009594:	f043 0301 	orr.w	r3, r3, #1
 8009598:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800959c:	e014      	b.n	80095c8 <HAL_RCC_OscConfig+0x52c>
 800959e:	bf00      	nop
 80095a0:	40021000 	.word	0x40021000
 80095a4:	40007000 	.word	0x40007000
 80095a8:	4b9c      	ldr	r3, [pc, #624]	; (800981c <HAL_RCC_OscConfig+0x780>)
 80095aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80095ae:	4a9b      	ldr	r2, [pc, #620]	; (800981c <HAL_RCC_OscConfig+0x780>)
 80095b0:	f023 0301 	bic.w	r3, r3, #1
 80095b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80095b8:	4b98      	ldr	r3, [pc, #608]	; (800981c <HAL_RCC_OscConfig+0x780>)
 80095ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80095be:	4a97      	ldr	r2, [pc, #604]	; (800981c <HAL_RCC_OscConfig+0x780>)
 80095c0:	f023 0304 	bic.w	r3, r3, #4
 80095c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	689b      	ldr	r3, [r3, #8]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d016      	beq.n	80095fe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80095d0:	f7fd fa82 	bl	8006ad8 <HAL_GetTick>
 80095d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80095d6:	e00a      	b.n	80095ee <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80095d8:	f7fd fa7e 	bl	8006ad8 <HAL_GetTick>
 80095dc:	4602      	mov	r2, r0
 80095de:	693b      	ldr	r3, [r7, #16]
 80095e0:	1ad3      	subs	r3, r2, r3
 80095e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80095e6:	4293      	cmp	r3, r2
 80095e8:	d901      	bls.n	80095ee <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80095ea:	2303      	movs	r3, #3
 80095ec:	e12a      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80095ee:	4b8b      	ldr	r3, [pc, #556]	; (800981c <HAL_RCC_OscConfig+0x780>)
 80095f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80095f4:	f003 0302 	and.w	r3, r3, #2
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d0ed      	beq.n	80095d8 <HAL_RCC_OscConfig+0x53c>
 80095fc:	e015      	b.n	800962a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80095fe:	f7fd fa6b 	bl	8006ad8 <HAL_GetTick>
 8009602:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009604:	e00a      	b.n	800961c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009606:	f7fd fa67 	bl	8006ad8 <HAL_GetTick>
 800960a:	4602      	mov	r2, r0
 800960c:	693b      	ldr	r3, [r7, #16]
 800960e:	1ad3      	subs	r3, r2, r3
 8009610:	f241 3288 	movw	r2, #5000	; 0x1388
 8009614:	4293      	cmp	r3, r2
 8009616:	d901      	bls.n	800961c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8009618:	2303      	movs	r3, #3
 800961a:	e113      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800961c:	4b7f      	ldr	r3, [pc, #508]	; (800981c <HAL_RCC_OscConfig+0x780>)
 800961e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009622:	f003 0302 	and.w	r3, r3, #2
 8009626:	2b00      	cmp	r3, #0
 8009628:	d1ed      	bne.n	8009606 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800962a:	7ffb      	ldrb	r3, [r7, #31]
 800962c:	2b01      	cmp	r3, #1
 800962e:	d105      	bne.n	800963c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009630:	4b7a      	ldr	r3, [pc, #488]	; (800981c <HAL_RCC_OscConfig+0x780>)
 8009632:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009634:	4a79      	ldr	r2, [pc, #484]	; (800981c <HAL_RCC_OscConfig+0x780>)
 8009636:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800963a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009640:	2b00      	cmp	r3, #0
 8009642:	f000 80fe 	beq.w	8009842 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800964a:	2b02      	cmp	r3, #2
 800964c:	f040 80d0 	bne.w	80097f0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8009650:	4b72      	ldr	r3, [pc, #456]	; (800981c <HAL_RCC_OscConfig+0x780>)
 8009652:	68db      	ldr	r3, [r3, #12]
 8009654:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009656:	697b      	ldr	r3, [r7, #20]
 8009658:	f003 0203 	and.w	r2, r3, #3
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009660:	429a      	cmp	r2, r3
 8009662:	d130      	bne.n	80096c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009664:	697b      	ldr	r3, [r7, #20]
 8009666:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800966e:	3b01      	subs	r3, #1
 8009670:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009672:	429a      	cmp	r2, r3
 8009674:	d127      	bne.n	80096c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009676:	697b      	ldr	r3, [r7, #20]
 8009678:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009680:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009682:	429a      	cmp	r2, r3
 8009684:	d11f      	bne.n	80096c6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8009686:	697b      	ldr	r3, [r7, #20]
 8009688:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800968c:	687a      	ldr	r2, [r7, #4]
 800968e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009690:	2a07      	cmp	r2, #7
 8009692:	bf14      	ite	ne
 8009694:	2201      	movne	r2, #1
 8009696:	2200      	moveq	r2, #0
 8009698:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800969a:	4293      	cmp	r3, r2
 800969c:	d113      	bne.n	80096c6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800969e:	697b      	ldr	r3, [r7, #20]
 80096a0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80096a8:	085b      	lsrs	r3, r3, #1
 80096aa:	3b01      	subs	r3, #1
 80096ac:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80096ae:	429a      	cmp	r2, r3
 80096b0:	d109      	bne.n	80096c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80096b2:	697b      	ldr	r3, [r7, #20]
 80096b4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096bc:	085b      	lsrs	r3, r3, #1
 80096be:	3b01      	subs	r3, #1
 80096c0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80096c2:	429a      	cmp	r2, r3
 80096c4:	d06e      	beq.n	80097a4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80096c6:	69bb      	ldr	r3, [r7, #24]
 80096c8:	2b0c      	cmp	r3, #12
 80096ca:	d069      	beq.n	80097a0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80096cc:	4b53      	ldr	r3, [pc, #332]	; (800981c <HAL_RCC_OscConfig+0x780>)
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d105      	bne.n	80096e4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80096d8:	4b50      	ldr	r3, [pc, #320]	; (800981c <HAL_RCC_OscConfig+0x780>)
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d001      	beq.n	80096e8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80096e4:	2301      	movs	r3, #1
 80096e6:	e0ad      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80096e8:	4b4c      	ldr	r3, [pc, #304]	; (800981c <HAL_RCC_OscConfig+0x780>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	4a4b      	ldr	r2, [pc, #300]	; (800981c <HAL_RCC_OscConfig+0x780>)
 80096ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80096f2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80096f4:	f7fd f9f0 	bl	8006ad8 <HAL_GetTick>
 80096f8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80096fa:	e008      	b.n	800970e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80096fc:	f7fd f9ec 	bl	8006ad8 <HAL_GetTick>
 8009700:	4602      	mov	r2, r0
 8009702:	693b      	ldr	r3, [r7, #16]
 8009704:	1ad3      	subs	r3, r2, r3
 8009706:	2b02      	cmp	r3, #2
 8009708:	d901      	bls.n	800970e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800970a:	2303      	movs	r3, #3
 800970c:	e09a      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800970e:	4b43      	ldr	r3, [pc, #268]	; (800981c <HAL_RCC_OscConfig+0x780>)
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009716:	2b00      	cmp	r3, #0
 8009718:	d1f0      	bne.n	80096fc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800971a:	4b40      	ldr	r3, [pc, #256]	; (800981c <HAL_RCC_OscConfig+0x780>)
 800971c:	68da      	ldr	r2, [r3, #12]
 800971e:	4b40      	ldr	r3, [pc, #256]	; (8009820 <HAL_RCC_OscConfig+0x784>)
 8009720:	4013      	ands	r3, r2
 8009722:	687a      	ldr	r2, [r7, #4]
 8009724:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8009726:	687a      	ldr	r2, [r7, #4]
 8009728:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800972a:	3a01      	subs	r2, #1
 800972c:	0112      	lsls	r2, r2, #4
 800972e:	4311      	orrs	r1, r2
 8009730:	687a      	ldr	r2, [r7, #4]
 8009732:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009734:	0212      	lsls	r2, r2, #8
 8009736:	4311      	orrs	r1, r2
 8009738:	687a      	ldr	r2, [r7, #4]
 800973a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800973c:	0852      	lsrs	r2, r2, #1
 800973e:	3a01      	subs	r2, #1
 8009740:	0552      	lsls	r2, r2, #21
 8009742:	4311      	orrs	r1, r2
 8009744:	687a      	ldr	r2, [r7, #4]
 8009746:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8009748:	0852      	lsrs	r2, r2, #1
 800974a:	3a01      	subs	r2, #1
 800974c:	0652      	lsls	r2, r2, #25
 800974e:	4311      	orrs	r1, r2
 8009750:	687a      	ldr	r2, [r7, #4]
 8009752:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009754:	0912      	lsrs	r2, r2, #4
 8009756:	0452      	lsls	r2, r2, #17
 8009758:	430a      	orrs	r2, r1
 800975a:	4930      	ldr	r1, [pc, #192]	; (800981c <HAL_RCC_OscConfig+0x780>)
 800975c:	4313      	orrs	r3, r2
 800975e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8009760:	4b2e      	ldr	r3, [pc, #184]	; (800981c <HAL_RCC_OscConfig+0x780>)
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	4a2d      	ldr	r2, [pc, #180]	; (800981c <HAL_RCC_OscConfig+0x780>)
 8009766:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800976a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800976c:	4b2b      	ldr	r3, [pc, #172]	; (800981c <HAL_RCC_OscConfig+0x780>)
 800976e:	68db      	ldr	r3, [r3, #12]
 8009770:	4a2a      	ldr	r2, [pc, #168]	; (800981c <HAL_RCC_OscConfig+0x780>)
 8009772:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009776:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009778:	f7fd f9ae 	bl	8006ad8 <HAL_GetTick>
 800977c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800977e:	e008      	b.n	8009792 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009780:	f7fd f9aa 	bl	8006ad8 <HAL_GetTick>
 8009784:	4602      	mov	r2, r0
 8009786:	693b      	ldr	r3, [r7, #16]
 8009788:	1ad3      	subs	r3, r2, r3
 800978a:	2b02      	cmp	r3, #2
 800978c:	d901      	bls.n	8009792 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800978e:	2303      	movs	r3, #3
 8009790:	e058      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009792:	4b22      	ldr	r3, [pc, #136]	; (800981c <HAL_RCC_OscConfig+0x780>)
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800979a:	2b00      	cmp	r3, #0
 800979c:	d0f0      	beq.n	8009780 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800979e:	e050      	b.n	8009842 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80097a0:	2301      	movs	r3, #1
 80097a2:	e04f      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80097a4:	4b1d      	ldr	r3, [pc, #116]	; (800981c <HAL_RCC_OscConfig+0x780>)
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d148      	bne.n	8009842 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80097b0:	4b1a      	ldr	r3, [pc, #104]	; (800981c <HAL_RCC_OscConfig+0x780>)
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	4a19      	ldr	r2, [pc, #100]	; (800981c <HAL_RCC_OscConfig+0x780>)
 80097b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80097ba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80097bc:	4b17      	ldr	r3, [pc, #92]	; (800981c <HAL_RCC_OscConfig+0x780>)
 80097be:	68db      	ldr	r3, [r3, #12]
 80097c0:	4a16      	ldr	r2, [pc, #88]	; (800981c <HAL_RCC_OscConfig+0x780>)
 80097c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80097c6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80097c8:	f7fd f986 	bl	8006ad8 <HAL_GetTick>
 80097cc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80097ce:	e008      	b.n	80097e2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80097d0:	f7fd f982 	bl	8006ad8 <HAL_GetTick>
 80097d4:	4602      	mov	r2, r0
 80097d6:	693b      	ldr	r3, [r7, #16]
 80097d8:	1ad3      	subs	r3, r2, r3
 80097da:	2b02      	cmp	r3, #2
 80097dc:	d901      	bls.n	80097e2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80097de:	2303      	movs	r3, #3
 80097e0:	e030      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80097e2:	4b0e      	ldr	r3, [pc, #56]	; (800981c <HAL_RCC_OscConfig+0x780>)
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d0f0      	beq.n	80097d0 <HAL_RCC_OscConfig+0x734>
 80097ee:	e028      	b.n	8009842 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80097f0:	69bb      	ldr	r3, [r7, #24]
 80097f2:	2b0c      	cmp	r3, #12
 80097f4:	d023      	beq.n	800983e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80097f6:	4b09      	ldr	r3, [pc, #36]	; (800981c <HAL_RCC_OscConfig+0x780>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	4a08      	ldr	r2, [pc, #32]	; (800981c <HAL_RCC_OscConfig+0x780>)
 80097fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009800:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009802:	f7fd f969 	bl	8006ad8 <HAL_GetTick>
 8009806:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009808:	e00c      	b.n	8009824 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800980a:	f7fd f965 	bl	8006ad8 <HAL_GetTick>
 800980e:	4602      	mov	r2, r0
 8009810:	693b      	ldr	r3, [r7, #16]
 8009812:	1ad3      	subs	r3, r2, r3
 8009814:	2b02      	cmp	r3, #2
 8009816:	d905      	bls.n	8009824 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8009818:	2303      	movs	r3, #3
 800981a:	e013      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
 800981c:	40021000 	.word	0x40021000
 8009820:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009824:	4b09      	ldr	r3, [pc, #36]	; (800984c <HAL_RCC_OscConfig+0x7b0>)
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800982c:	2b00      	cmp	r3, #0
 800982e:	d1ec      	bne.n	800980a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8009830:	4b06      	ldr	r3, [pc, #24]	; (800984c <HAL_RCC_OscConfig+0x7b0>)
 8009832:	68da      	ldr	r2, [r3, #12]
 8009834:	4905      	ldr	r1, [pc, #20]	; (800984c <HAL_RCC_OscConfig+0x7b0>)
 8009836:	4b06      	ldr	r3, [pc, #24]	; (8009850 <HAL_RCC_OscConfig+0x7b4>)
 8009838:	4013      	ands	r3, r2
 800983a:	60cb      	str	r3, [r1, #12]
 800983c:	e001      	b.n	8009842 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800983e:	2301      	movs	r3, #1
 8009840:	e000      	b.n	8009844 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8009842:	2300      	movs	r3, #0
}
 8009844:	4618      	mov	r0, r3
 8009846:	3720      	adds	r7, #32
 8009848:	46bd      	mov	sp, r7
 800984a:	bd80      	pop	{r7, pc}
 800984c:	40021000 	.word	0x40021000
 8009850:	feeefffc 	.word	0xfeeefffc

08009854 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b084      	sub	sp, #16
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
 800985c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d101      	bne.n	8009868 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009864:	2301      	movs	r3, #1
 8009866:	e0e7      	b.n	8009a38 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009868:	4b75      	ldr	r3, [pc, #468]	; (8009a40 <HAL_RCC_ClockConfig+0x1ec>)
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	f003 0307 	and.w	r3, r3, #7
 8009870:	683a      	ldr	r2, [r7, #0]
 8009872:	429a      	cmp	r2, r3
 8009874:	d910      	bls.n	8009898 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009876:	4b72      	ldr	r3, [pc, #456]	; (8009a40 <HAL_RCC_ClockConfig+0x1ec>)
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	f023 0207 	bic.w	r2, r3, #7
 800987e:	4970      	ldr	r1, [pc, #448]	; (8009a40 <HAL_RCC_ClockConfig+0x1ec>)
 8009880:	683b      	ldr	r3, [r7, #0]
 8009882:	4313      	orrs	r3, r2
 8009884:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009886:	4b6e      	ldr	r3, [pc, #440]	; (8009a40 <HAL_RCC_ClockConfig+0x1ec>)
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	f003 0307 	and.w	r3, r3, #7
 800988e:	683a      	ldr	r2, [r7, #0]
 8009890:	429a      	cmp	r2, r3
 8009892:	d001      	beq.n	8009898 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8009894:	2301      	movs	r3, #1
 8009896:	e0cf      	b.n	8009a38 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	f003 0302 	and.w	r3, r3, #2
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d010      	beq.n	80098c6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	689a      	ldr	r2, [r3, #8]
 80098a8:	4b66      	ldr	r3, [pc, #408]	; (8009a44 <HAL_RCC_ClockConfig+0x1f0>)
 80098aa:	689b      	ldr	r3, [r3, #8]
 80098ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80098b0:	429a      	cmp	r2, r3
 80098b2:	d908      	bls.n	80098c6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80098b4:	4b63      	ldr	r3, [pc, #396]	; (8009a44 <HAL_RCC_ClockConfig+0x1f0>)
 80098b6:	689b      	ldr	r3, [r3, #8]
 80098b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	689b      	ldr	r3, [r3, #8]
 80098c0:	4960      	ldr	r1, [pc, #384]	; (8009a44 <HAL_RCC_ClockConfig+0x1f0>)
 80098c2:	4313      	orrs	r3, r2
 80098c4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	f003 0301 	and.w	r3, r3, #1
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d04c      	beq.n	800996c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	685b      	ldr	r3, [r3, #4]
 80098d6:	2b03      	cmp	r3, #3
 80098d8:	d107      	bne.n	80098ea <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80098da:	4b5a      	ldr	r3, [pc, #360]	; (8009a44 <HAL_RCC_ClockConfig+0x1f0>)
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d121      	bne.n	800992a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80098e6:	2301      	movs	r3, #1
 80098e8:	e0a6      	b.n	8009a38 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	685b      	ldr	r3, [r3, #4]
 80098ee:	2b02      	cmp	r3, #2
 80098f0:	d107      	bne.n	8009902 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80098f2:	4b54      	ldr	r3, [pc, #336]	; (8009a44 <HAL_RCC_ClockConfig+0x1f0>)
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d115      	bne.n	800992a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80098fe:	2301      	movs	r3, #1
 8009900:	e09a      	b.n	8009a38 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	685b      	ldr	r3, [r3, #4]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d107      	bne.n	800991a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800990a:	4b4e      	ldr	r3, [pc, #312]	; (8009a44 <HAL_RCC_ClockConfig+0x1f0>)
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	f003 0302 	and.w	r3, r3, #2
 8009912:	2b00      	cmp	r3, #0
 8009914:	d109      	bne.n	800992a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8009916:	2301      	movs	r3, #1
 8009918:	e08e      	b.n	8009a38 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800991a:	4b4a      	ldr	r3, [pc, #296]	; (8009a44 <HAL_RCC_ClockConfig+0x1f0>)
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009922:	2b00      	cmp	r3, #0
 8009924:	d101      	bne.n	800992a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8009926:	2301      	movs	r3, #1
 8009928:	e086      	b.n	8009a38 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800992a:	4b46      	ldr	r3, [pc, #280]	; (8009a44 <HAL_RCC_ClockConfig+0x1f0>)
 800992c:	689b      	ldr	r3, [r3, #8]
 800992e:	f023 0203 	bic.w	r2, r3, #3
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	685b      	ldr	r3, [r3, #4]
 8009936:	4943      	ldr	r1, [pc, #268]	; (8009a44 <HAL_RCC_ClockConfig+0x1f0>)
 8009938:	4313      	orrs	r3, r2
 800993a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800993c:	f7fd f8cc 	bl	8006ad8 <HAL_GetTick>
 8009940:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009942:	e00a      	b.n	800995a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009944:	f7fd f8c8 	bl	8006ad8 <HAL_GetTick>
 8009948:	4602      	mov	r2, r0
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	1ad3      	subs	r3, r2, r3
 800994e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009952:	4293      	cmp	r3, r2
 8009954:	d901      	bls.n	800995a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8009956:	2303      	movs	r3, #3
 8009958:	e06e      	b.n	8009a38 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800995a:	4b3a      	ldr	r3, [pc, #232]	; (8009a44 <HAL_RCC_ClockConfig+0x1f0>)
 800995c:	689b      	ldr	r3, [r3, #8]
 800995e:	f003 020c 	and.w	r2, r3, #12
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	685b      	ldr	r3, [r3, #4]
 8009966:	009b      	lsls	r3, r3, #2
 8009968:	429a      	cmp	r2, r3
 800996a:	d1eb      	bne.n	8009944 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	f003 0302 	and.w	r3, r3, #2
 8009974:	2b00      	cmp	r3, #0
 8009976:	d010      	beq.n	800999a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	689a      	ldr	r2, [r3, #8]
 800997c:	4b31      	ldr	r3, [pc, #196]	; (8009a44 <HAL_RCC_ClockConfig+0x1f0>)
 800997e:	689b      	ldr	r3, [r3, #8]
 8009980:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009984:	429a      	cmp	r2, r3
 8009986:	d208      	bcs.n	800999a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009988:	4b2e      	ldr	r3, [pc, #184]	; (8009a44 <HAL_RCC_ClockConfig+0x1f0>)
 800998a:	689b      	ldr	r3, [r3, #8]
 800998c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	689b      	ldr	r3, [r3, #8]
 8009994:	492b      	ldr	r1, [pc, #172]	; (8009a44 <HAL_RCC_ClockConfig+0x1f0>)
 8009996:	4313      	orrs	r3, r2
 8009998:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800999a:	4b29      	ldr	r3, [pc, #164]	; (8009a40 <HAL_RCC_ClockConfig+0x1ec>)
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	f003 0307 	and.w	r3, r3, #7
 80099a2:	683a      	ldr	r2, [r7, #0]
 80099a4:	429a      	cmp	r2, r3
 80099a6:	d210      	bcs.n	80099ca <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80099a8:	4b25      	ldr	r3, [pc, #148]	; (8009a40 <HAL_RCC_ClockConfig+0x1ec>)
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	f023 0207 	bic.w	r2, r3, #7
 80099b0:	4923      	ldr	r1, [pc, #140]	; (8009a40 <HAL_RCC_ClockConfig+0x1ec>)
 80099b2:	683b      	ldr	r3, [r7, #0]
 80099b4:	4313      	orrs	r3, r2
 80099b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80099b8:	4b21      	ldr	r3, [pc, #132]	; (8009a40 <HAL_RCC_ClockConfig+0x1ec>)
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f003 0307 	and.w	r3, r3, #7
 80099c0:	683a      	ldr	r2, [r7, #0]
 80099c2:	429a      	cmp	r2, r3
 80099c4:	d001      	beq.n	80099ca <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80099c6:	2301      	movs	r3, #1
 80099c8:	e036      	b.n	8009a38 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	f003 0304 	and.w	r3, r3, #4
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d008      	beq.n	80099e8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80099d6:	4b1b      	ldr	r3, [pc, #108]	; (8009a44 <HAL_RCC_ClockConfig+0x1f0>)
 80099d8:	689b      	ldr	r3, [r3, #8]
 80099da:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	68db      	ldr	r3, [r3, #12]
 80099e2:	4918      	ldr	r1, [pc, #96]	; (8009a44 <HAL_RCC_ClockConfig+0x1f0>)
 80099e4:	4313      	orrs	r3, r2
 80099e6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	f003 0308 	and.w	r3, r3, #8
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d009      	beq.n	8009a08 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80099f4:	4b13      	ldr	r3, [pc, #76]	; (8009a44 <HAL_RCC_ClockConfig+0x1f0>)
 80099f6:	689b      	ldr	r3, [r3, #8]
 80099f8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	691b      	ldr	r3, [r3, #16]
 8009a00:	00db      	lsls	r3, r3, #3
 8009a02:	4910      	ldr	r1, [pc, #64]	; (8009a44 <HAL_RCC_ClockConfig+0x1f0>)
 8009a04:	4313      	orrs	r3, r2
 8009a06:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009a08:	f000 f824 	bl	8009a54 <HAL_RCC_GetSysClockFreq>
 8009a0c:	4602      	mov	r2, r0
 8009a0e:	4b0d      	ldr	r3, [pc, #52]	; (8009a44 <HAL_RCC_ClockConfig+0x1f0>)
 8009a10:	689b      	ldr	r3, [r3, #8]
 8009a12:	091b      	lsrs	r3, r3, #4
 8009a14:	f003 030f 	and.w	r3, r3, #15
 8009a18:	490b      	ldr	r1, [pc, #44]	; (8009a48 <HAL_RCC_ClockConfig+0x1f4>)
 8009a1a:	5ccb      	ldrb	r3, [r1, r3]
 8009a1c:	f003 031f 	and.w	r3, r3, #31
 8009a20:	fa22 f303 	lsr.w	r3, r2, r3
 8009a24:	4a09      	ldr	r2, [pc, #36]	; (8009a4c <HAL_RCC_ClockConfig+0x1f8>)
 8009a26:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8009a28:	4b09      	ldr	r3, [pc, #36]	; (8009a50 <HAL_RCC_ClockConfig+0x1fc>)
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	4618      	mov	r0, r3
 8009a2e:	f7fd f803 	bl	8006a38 <HAL_InitTick>
 8009a32:	4603      	mov	r3, r0
 8009a34:	72fb      	strb	r3, [r7, #11]

  return status;
 8009a36:	7afb      	ldrb	r3, [r7, #11]
}
 8009a38:	4618      	mov	r0, r3
 8009a3a:	3710      	adds	r7, #16
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	bd80      	pop	{r7, pc}
 8009a40:	40022000 	.word	0x40022000
 8009a44:	40021000 	.word	0x40021000
 8009a48:	08017ab8 	.word	0x08017ab8
 8009a4c:	20000200 	.word	0x20000200
 8009a50:	20000230 	.word	0x20000230

08009a54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009a54:	b480      	push	{r7}
 8009a56:	b089      	sub	sp, #36	; 0x24
 8009a58:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	61fb      	str	r3, [r7, #28]
 8009a5e:	2300      	movs	r3, #0
 8009a60:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009a62:	4b3e      	ldr	r3, [pc, #248]	; (8009b5c <HAL_RCC_GetSysClockFreq+0x108>)
 8009a64:	689b      	ldr	r3, [r3, #8]
 8009a66:	f003 030c 	and.w	r3, r3, #12
 8009a6a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009a6c:	4b3b      	ldr	r3, [pc, #236]	; (8009b5c <HAL_RCC_GetSysClockFreq+0x108>)
 8009a6e:	68db      	ldr	r3, [r3, #12]
 8009a70:	f003 0303 	and.w	r3, r3, #3
 8009a74:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009a76:	693b      	ldr	r3, [r7, #16]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d005      	beq.n	8009a88 <HAL_RCC_GetSysClockFreq+0x34>
 8009a7c:	693b      	ldr	r3, [r7, #16]
 8009a7e:	2b0c      	cmp	r3, #12
 8009a80:	d121      	bne.n	8009ac6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	2b01      	cmp	r3, #1
 8009a86:	d11e      	bne.n	8009ac6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8009a88:	4b34      	ldr	r3, [pc, #208]	; (8009b5c <HAL_RCC_GetSysClockFreq+0x108>)
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	f003 0308 	and.w	r3, r3, #8
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d107      	bne.n	8009aa4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8009a94:	4b31      	ldr	r3, [pc, #196]	; (8009b5c <HAL_RCC_GetSysClockFreq+0x108>)
 8009a96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009a9a:	0a1b      	lsrs	r3, r3, #8
 8009a9c:	f003 030f 	and.w	r3, r3, #15
 8009aa0:	61fb      	str	r3, [r7, #28]
 8009aa2:	e005      	b.n	8009ab0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8009aa4:	4b2d      	ldr	r3, [pc, #180]	; (8009b5c <HAL_RCC_GetSysClockFreq+0x108>)
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	091b      	lsrs	r3, r3, #4
 8009aaa:	f003 030f 	and.w	r3, r3, #15
 8009aae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8009ab0:	4a2b      	ldr	r2, [pc, #172]	; (8009b60 <HAL_RCC_GetSysClockFreq+0x10c>)
 8009ab2:	69fb      	ldr	r3, [r7, #28]
 8009ab4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009ab8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009aba:	693b      	ldr	r3, [r7, #16]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d10d      	bne.n	8009adc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8009ac0:	69fb      	ldr	r3, [r7, #28]
 8009ac2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009ac4:	e00a      	b.n	8009adc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8009ac6:	693b      	ldr	r3, [r7, #16]
 8009ac8:	2b04      	cmp	r3, #4
 8009aca:	d102      	bne.n	8009ad2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009acc:	4b25      	ldr	r3, [pc, #148]	; (8009b64 <HAL_RCC_GetSysClockFreq+0x110>)
 8009ace:	61bb      	str	r3, [r7, #24]
 8009ad0:	e004      	b.n	8009adc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8009ad2:	693b      	ldr	r3, [r7, #16]
 8009ad4:	2b08      	cmp	r3, #8
 8009ad6:	d101      	bne.n	8009adc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009ad8:	4b23      	ldr	r3, [pc, #140]	; (8009b68 <HAL_RCC_GetSysClockFreq+0x114>)
 8009ada:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8009adc:	693b      	ldr	r3, [r7, #16]
 8009ade:	2b0c      	cmp	r3, #12
 8009ae0:	d134      	bne.n	8009b4c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009ae2:	4b1e      	ldr	r3, [pc, #120]	; (8009b5c <HAL_RCC_GetSysClockFreq+0x108>)
 8009ae4:	68db      	ldr	r3, [r3, #12]
 8009ae6:	f003 0303 	and.w	r3, r3, #3
 8009aea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009aec:	68bb      	ldr	r3, [r7, #8]
 8009aee:	2b02      	cmp	r3, #2
 8009af0:	d003      	beq.n	8009afa <HAL_RCC_GetSysClockFreq+0xa6>
 8009af2:	68bb      	ldr	r3, [r7, #8]
 8009af4:	2b03      	cmp	r3, #3
 8009af6:	d003      	beq.n	8009b00 <HAL_RCC_GetSysClockFreq+0xac>
 8009af8:	e005      	b.n	8009b06 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8009afa:	4b1a      	ldr	r3, [pc, #104]	; (8009b64 <HAL_RCC_GetSysClockFreq+0x110>)
 8009afc:	617b      	str	r3, [r7, #20]
      break;
 8009afe:	e005      	b.n	8009b0c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8009b00:	4b19      	ldr	r3, [pc, #100]	; (8009b68 <HAL_RCC_GetSysClockFreq+0x114>)
 8009b02:	617b      	str	r3, [r7, #20]
      break;
 8009b04:	e002      	b.n	8009b0c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8009b06:	69fb      	ldr	r3, [r7, #28]
 8009b08:	617b      	str	r3, [r7, #20]
      break;
 8009b0a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009b0c:	4b13      	ldr	r3, [pc, #76]	; (8009b5c <HAL_RCC_GetSysClockFreq+0x108>)
 8009b0e:	68db      	ldr	r3, [r3, #12]
 8009b10:	091b      	lsrs	r3, r3, #4
 8009b12:	f003 0307 	and.w	r3, r3, #7
 8009b16:	3301      	adds	r3, #1
 8009b18:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8009b1a:	4b10      	ldr	r3, [pc, #64]	; (8009b5c <HAL_RCC_GetSysClockFreq+0x108>)
 8009b1c:	68db      	ldr	r3, [r3, #12]
 8009b1e:	0a1b      	lsrs	r3, r3, #8
 8009b20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009b24:	697a      	ldr	r2, [r7, #20]
 8009b26:	fb03 f202 	mul.w	r2, r3, r2
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b30:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009b32:	4b0a      	ldr	r3, [pc, #40]	; (8009b5c <HAL_RCC_GetSysClockFreq+0x108>)
 8009b34:	68db      	ldr	r3, [r3, #12]
 8009b36:	0e5b      	lsrs	r3, r3, #25
 8009b38:	f003 0303 	and.w	r3, r3, #3
 8009b3c:	3301      	adds	r3, #1
 8009b3e:	005b      	lsls	r3, r3, #1
 8009b40:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8009b42:	697a      	ldr	r2, [r7, #20]
 8009b44:	683b      	ldr	r3, [r7, #0]
 8009b46:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b4a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8009b4c:	69bb      	ldr	r3, [r7, #24]
}
 8009b4e:	4618      	mov	r0, r3
 8009b50:	3724      	adds	r7, #36	; 0x24
 8009b52:	46bd      	mov	sp, r7
 8009b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b58:	4770      	bx	lr
 8009b5a:	bf00      	nop
 8009b5c:	40021000 	.word	0x40021000
 8009b60:	08017ad0 	.word	0x08017ad0
 8009b64:	00f42400 	.word	0x00f42400
 8009b68:	007a1200 	.word	0x007a1200

08009b6c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009b6c:	b480      	push	{r7}
 8009b6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009b70:	4b03      	ldr	r3, [pc, #12]	; (8009b80 <HAL_RCC_GetHCLKFreq+0x14>)
 8009b72:	681b      	ldr	r3, [r3, #0]
}
 8009b74:	4618      	mov	r0, r3
 8009b76:	46bd      	mov	sp, r7
 8009b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7c:	4770      	bx	lr
 8009b7e:	bf00      	nop
 8009b80:	20000200 	.word	0x20000200

08009b84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009b88:	f7ff fff0 	bl	8009b6c <HAL_RCC_GetHCLKFreq>
 8009b8c:	4602      	mov	r2, r0
 8009b8e:	4b06      	ldr	r3, [pc, #24]	; (8009ba8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009b90:	689b      	ldr	r3, [r3, #8]
 8009b92:	0a1b      	lsrs	r3, r3, #8
 8009b94:	f003 0307 	and.w	r3, r3, #7
 8009b98:	4904      	ldr	r1, [pc, #16]	; (8009bac <HAL_RCC_GetPCLK1Freq+0x28>)
 8009b9a:	5ccb      	ldrb	r3, [r1, r3]
 8009b9c:	f003 031f 	and.w	r3, r3, #31
 8009ba0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009ba4:	4618      	mov	r0, r3
 8009ba6:	bd80      	pop	{r7, pc}
 8009ba8:	40021000 	.word	0x40021000
 8009bac:	08017ac8 	.word	0x08017ac8

08009bb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009bb4:	f7ff ffda 	bl	8009b6c <HAL_RCC_GetHCLKFreq>
 8009bb8:	4602      	mov	r2, r0
 8009bba:	4b06      	ldr	r3, [pc, #24]	; (8009bd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009bbc:	689b      	ldr	r3, [r3, #8]
 8009bbe:	0adb      	lsrs	r3, r3, #11
 8009bc0:	f003 0307 	and.w	r3, r3, #7
 8009bc4:	4904      	ldr	r1, [pc, #16]	; (8009bd8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009bc6:	5ccb      	ldrb	r3, [r1, r3]
 8009bc8:	f003 031f 	and.w	r3, r3, #31
 8009bcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	bd80      	pop	{r7, pc}
 8009bd4:	40021000 	.word	0x40021000
 8009bd8:	08017ac8 	.word	0x08017ac8

08009bdc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b086      	sub	sp, #24
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8009be4:	2300      	movs	r3, #0
 8009be6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8009be8:	4b2a      	ldr	r3, [pc, #168]	; (8009c94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009bea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009bec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d003      	beq.n	8009bfc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8009bf4:	f7ff f9ee 	bl	8008fd4 <HAL_PWREx_GetVoltageRange>
 8009bf8:	6178      	str	r0, [r7, #20]
 8009bfa:	e014      	b.n	8009c26 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8009bfc:	4b25      	ldr	r3, [pc, #148]	; (8009c94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009bfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c00:	4a24      	ldr	r2, [pc, #144]	; (8009c94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009c02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009c06:	6593      	str	r3, [r2, #88]	; 0x58
 8009c08:	4b22      	ldr	r3, [pc, #136]	; (8009c94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009c0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009c10:	60fb      	str	r3, [r7, #12]
 8009c12:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8009c14:	f7ff f9de 	bl	8008fd4 <HAL_PWREx_GetVoltageRange>
 8009c18:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8009c1a:	4b1e      	ldr	r3, [pc, #120]	; (8009c94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009c1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c1e:	4a1d      	ldr	r2, [pc, #116]	; (8009c94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009c20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009c24:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009c26:	697b      	ldr	r3, [r7, #20]
 8009c28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009c2c:	d10b      	bne.n	8009c46 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	2b80      	cmp	r3, #128	; 0x80
 8009c32:	d919      	bls.n	8009c68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2ba0      	cmp	r3, #160	; 0xa0
 8009c38:	d902      	bls.n	8009c40 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8009c3a:	2302      	movs	r3, #2
 8009c3c:	613b      	str	r3, [r7, #16]
 8009c3e:	e013      	b.n	8009c68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009c40:	2301      	movs	r3, #1
 8009c42:	613b      	str	r3, [r7, #16]
 8009c44:	e010      	b.n	8009c68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	2b80      	cmp	r3, #128	; 0x80
 8009c4a:	d902      	bls.n	8009c52 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8009c4c:	2303      	movs	r3, #3
 8009c4e:	613b      	str	r3, [r7, #16]
 8009c50:	e00a      	b.n	8009c68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	2b80      	cmp	r3, #128	; 0x80
 8009c56:	d102      	bne.n	8009c5e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8009c58:	2302      	movs	r3, #2
 8009c5a:	613b      	str	r3, [r7, #16]
 8009c5c:	e004      	b.n	8009c68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2b70      	cmp	r3, #112	; 0x70
 8009c62:	d101      	bne.n	8009c68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009c64:	2301      	movs	r3, #1
 8009c66:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8009c68:	4b0b      	ldr	r3, [pc, #44]	; (8009c98 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	f023 0207 	bic.w	r2, r3, #7
 8009c70:	4909      	ldr	r1, [pc, #36]	; (8009c98 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009c72:	693b      	ldr	r3, [r7, #16]
 8009c74:	4313      	orrs	r3, r2
 8009c76:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8009c78:	4b07      	ldr	r3, [pc, #28]	; (8009c98 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	f003 0307 	and.w	r3, r3, #7
 8009c80:	693a      	ldr	r2, [r7, #16]
 8009c82:	429a      	cmp	r2, r3
 8009c84:	d001      	beq.n	8009c8a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8009c86:	2301      	movs	r3, #1
 8009c88:	e000      	b.n	8009c8c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8009c8a:	2300      	movs	r3, #0
}
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	3718      	adds	r7, #24
 8009c90:	46bd      	mov	sp, r7
 8009c92:	bd80      	pop	{r7, pc}
 8009c94:	40021000 	.word	0x40021000
 8009c98:	40022000 	.word	0x40022000

08009c9c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009c9c:	b580      	push	{r7, lr}
 8009c9e:	b086      	sub	sp, #24
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009ca8:	2300      	movs	r3, #0
 8009caa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d041      	beq.n	8009d3c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009cbc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8009cc0:	d02a      	beq.n	8009d18 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8009cc2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8009cc6:	d824      	bhi.n	8009d12 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8009cc8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009ccc:	d008      	beq.n	8009ce0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8009cce:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009cd2:	d81e      	bhi.n	8009d12 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d00a      	beq.n	8009cee <HAL_RCCEx_PeriphCLKConfig+0x52>
 8009cd8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009cdc:	d010      	beq.n	8009d00 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8009cde:	e018      	b.n	8009d12 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009ce0:	4b86      	ldr	r3, [pc, #536]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009ce2:	68db      	ldr	r3, [r3, #12]
 8009ce4:	4a85      	ldr	r2, [pc, #532]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009ce6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009cea:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009cec:	e015      	b.n	8009d1a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	3304      	adds	r3, #4
 8009cf2:	2100      	movs	r1, #0
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	f000 fabb 	bl	800a270 <RCCEx_PLLSAI1_Config>
 8009cfa:	4603      	mov	r3, r0
 8009cfc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009cfe:	e00c      	b.n	8009d1a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	3320      	adds	r3, #32
 8009d04:	2100      	movs	r1, #0
 8009d06:	4618      	mov	r0, r3
 8009d08:	f000 fba6 	bl	800a458 <RCCEx_PLLSAI2_Config>
 8009d0c:	4603      	mov	r3, r0
 8009d0e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009d10:	e003      	b.n	8009d1a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009d12:	2301      	movs	r3, #1
 8009d14:	74fb      	strb	r3, [r7, #19]
      break;
 8009d16:	e000      	b.n	8009d1a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8009d18:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009d1a:	7cfb      	ldrb	r3, [r7, #19]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d10b      	bne.n	8009d38 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009d20:	4b76      	ldr	r3, [pc, #472]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d26:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009d2e:	4973      	ldr	r1, [pc, #460]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009d30:	4313      	orrs	r3, r2
 8009d32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8009d36:	e001      	b.n	8009d3c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d38:	7cfb      	ldrb	r3, [r7, #19]
 8009d3a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d041      	beq.n	8009dcc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009d4c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009d50:	d02a      	beq.n	8009da8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8009d52:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009d56:	d824      	bhi.n	8009da2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8009d58:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009d5c:	d008      	beq.n	8009d70 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009d5e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009d62:	d81e      	bhi.n	8009da2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d00a      	beq.n	8009d7e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8009d68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009d6c:	d010      	beq.n	8009d90 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8009d6e:	e018      	b.n	8009da2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009d70:	4b62      	ldr	r3, [pc, #392]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009d72:	68db      	ldr	r3, [r3, #12]
 8009d74:	4a61      	ldr	r2, [pc, #388]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009d76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009d7a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009d7c:	e015      	b.n	8009daa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	3304      	adds	r3, #4
 8009d82:	2100      	movs	r1, #0
 8009d84:	4618      	mov	r0, r3
 8009d86:	f000 fa73 	bl	800a270 <RCCEx_PLLSAI1_Config>
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009d8e:	e00c      	b.n	8009daa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	3320      	adds	r3, #32
 8009d94:	2100      	movs	r1, #0
 8009d96:	4618      	mov	r0, r3
 8009d98:	f000 fb5e 	bl	800a458 <RCCEx_PLLSAI2_Config>
 8009d9c:	4603      	mov	r3, r0
 8009d9e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009da0:	e003      	b.n	8009daa <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009da2:	2301      	movs	r3, #1
 8009da4:	74fb      	strb	r3, [r7, #19]
      break;
 8009da6:	e000      	b.n	8009daa <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8009da8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009daa:	7cfb      	ldrb	r3, [r7, #19]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d10b      	bne.n	8009dc8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8009db0:	4b52      	ldr	r3, [pc, #328]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009db2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009db6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009dbe:	494f      	ldr	r1, [pc, #316]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009dc0:	4313      	orrs	r3, r2
 8009dc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8009dc6:	e001      	b.n	8009dcc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009dc8:	7cfb      	ldrb	r3, [r7, #19]
 8009dca:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	f000 80a0 	beq.w	8009f1a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009dda:	2300      	movs	r3, #0
 8009ddc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009dde:	4b47      	ldr	r3, [pc, #284]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009de0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009de2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d101      	bne.n	8009dee <HAL_RCCEx_PeriphCLKConfig+0x152>
 8009dea:	2301      	movs	r3, #1
 8009dec:	e000      	b.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8009dee:	2300      	movs	r3, #0
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d00d      	beq.n	8009e10 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009df4:	4b41      	ldr	r3, [pc, #260]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009df6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009df8:	4a40      	ldr	r2, [pc, #256]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009dfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009dfe:	6593      	str	r3, [r2, #88]	; 0x58
 8009e00:	4b3e      	ldr	r3, [pc, #248]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009e02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009e04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009e08:	60bb      	str	r3, [r7, #8]
 8009e0a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009e0c:	2301      	movs	r3, #1
 8009e0e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009e10:	4b3b      	ldr	r3, [pc, #236]	; (8009f00 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	4a3a      	ldr	r2, [pc, #232]	; (8009f00 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8009e16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009e1a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009e1c:	f7fc fe5c 	bl	8006ad8 <HAL_GetTick>
 8009e20:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009e22:	e009      	b.n	8009e38 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009e24:	f7fc fe58 	bl	8006ad8 <HAL_GetTick>
 8009e28:	4602      	mov	r2, r0
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	1ad3      	subs	r3, r2, r3
 8009e2e:	2b02      	cmp	r3, #2
 8009e30:	d902      	bls.n	8009e38 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8009e32:	2303      	movs	r3, #3
 8009e34:	74fb      	strb	r3, [r7, #19]
        break;
 8009e36:	e005      	b.n	8009e44 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009e38:	4b31      	ldr	r3, [pc, #196]	; (8009f00 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d0ef      	beq.n	8009e24 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8009e44:	7cfb      	ldrb	r3, [r7, #19]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d15c      	bne.n	8009f04 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009e4a:	4b2c      	ldr	r3, [pc, #176]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009e4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009e54:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009e56:	697b      	ldr	r3, [r7, #20]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d01f      	beq.n	8009e9c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009e62:	697a      	ldr	r2, [r7, #20]
 8009e64:	429a      	cmp	r2, r3
 8009e66:	d019      	beq.n	8009e9c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009e68:	4b24      	ldr	r3, [pc, #144]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009e6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009e72:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009e74:	4b21      	ldr	r3, [pc, #132]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e7a:	4a20      	ldr	r2, [pc, #128]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009e7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009e80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009e84:	4b1d      	ldr	r3, [pc, #116]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e8a:	4a1c      	ldr	r2, [pc, #112]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009e8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009e90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009e94:	4a19      	ldr	r2, [pc, #100]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009e96:	697b      	ldr	r3, [r7, #20]
 8009e98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009e9c:	697b      	ldr	r3, [r7, #20]
 8009e9e:	f003 0301 	and.w	r3, r3, #1
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d016      	beq.n	8009ed4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ea6:	f7fc fe17 	bl	8006ad8 <HAL_GetTick>
 8009eaa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009eac:	e00b      	b.n	8009ec6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009eae:	f7fc fe13 	bl	8006ad8 <HAL_GetTick>
 8009eb2:	4602      	mov	r2, r0
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	1ad3      	subs	r3, r2, r3
 8009eb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ebc:	4293      	cmp	r3, r2
 8009ebe:	d902      	bls.n	8009ec6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8009ec0:	2303      	movs	r3, #3
 8009ec2:	74fb      	strb	r3, [r7, #19]
            break;
 8009ec4:	e006      	b.n	8009ed4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009ec6:	4b0d      	ldr	r3, [pc, #52]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009ecc:	f003 0302 	and.w	r3, r3, #2
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d0ec      	beq.n	8009eae <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8009ed4:	7cfb      	ldrb	r3, [r7, #19]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d10c      	bne.n	8009ef4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009eda:	4b08      	ldr	r3, [pc, #32]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009ee0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009eea:	4904      	ldr	r1, [pc, #16]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009eec:	4313      	orrs	r3, r2
 8009eee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8009ef2:	e009      	b.n	8009f08 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009ef4:	7cfb      	ldrb	r3, [r7, #19]
 8009ef6:	74bb      	strb	r3, [r7, #18]
 8009ef8:	e006      	b.n	8009f08 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8009efa:	bf00      	nop
 8009efc:	40021000 	.word	0x40021000
 8009f00:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f04:	7cfb      	ldrb	r3, [r7, #19]
 8009f06:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009f08:	7c7b      	ldrb	r3, [r7, #17]
 8009f0a:	2b01      	cmp	r3, #1
 8009f0c:	d105      	bne.n	8009f1a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009f0e:	4b9e      	ldr	r3, [pc, #632]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009f10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f12:	4a9d      	ldr	r2, [pc, #628]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009f14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009f18:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	f003 0301 	and.w	r3, r3, #1
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d00a      	beq.n	8009f3c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009f26:	4b98      	ldr	r3, [pc, #608]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009f28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f2c:	f023 0203 	bic.w	r2, r3, #3
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f34:	4994      	ldr	r1, [pc, #592]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009f36:	4313      	orrs	r3, r2
 8009f38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	f003 0302 	and.w	r3, r3, #2
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d00a      	beq.n	8009f5e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009f48:	4b8f      	ldr	r3, [pc, #572]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f4e:	f023 020c 	bic.w	r2, r3, #12
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f56:	498c      	ldr	r1, [pc, #560]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009f58:	4313      	orrs	r3, r2
 8009f5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	f003 0304 	and.w	r3, r3, #4
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d00a      	beq.n	8009f80 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009f6a:	4b87      	ldr	r3, [pc, #540]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009f6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f70:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f78:	4983      	ldr	r1, [pc, #524]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009f7a:	4313      	orrs	r3, r2
 8009f7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	f003 0308 	and.w	r3, r3, #8
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d00a      	beq.n	8009fa2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009f8c:	4b7e      	ldr	r3, [pc, #504]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f92:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f9a:	497b      	ldr	r1, [pc, #492]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009f9c:	4313      	orrs	r3, r2
 8009f9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	f003 0310 	and.w	r3, r3, #16
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d00a      	beq.n	8009fc4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009fae:	4b76      	ldr	r3, [pc, #472]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009fb4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009fbc:	4972      	ldr	r1, [pc, #456]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009fbe:	4313      	orrs	r3, r2
 8009fc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	f003 0320 	and.w	r3, r3, #32
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d00a      	beq.n	8009fe6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009fd0:	4b6d      	ldr	r3, [pc, #436]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009fd6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009fde:	496a      	ldr	r1, [pc, #424]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009fe0:	4313      	orrs	r3, r2
 8009fe2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d00a      	beq.n	800a008 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009ff2:	4b65      	ldr	r3, [pc, #404]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ff8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a000:	4961      	ldr	r1, [pc, #388]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a002:	4313      	orrs	r3, r2
 800a004:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a010:	2b00      	cmp	r3, #0
 800a012:	d00a      	beq.n	800a02a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a014:	4b5c      	ldr	r3, [pc, #368]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a016:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a01a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a022:	4959      	ldr	r1, [pc, #356]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a024:	4313      	orrs	r3, r2
 800a026:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a032:	2b00      	cmp	r3, #0
 800a034:	d00a      	beq.n	800a04c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a036:	4b54      	ldr	r3, [pc, #336]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a038:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a03c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a044:	4950      	ldr	r1, [pc, #320]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a046:	4313      	orrs	r3, r2
 800a048:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a054:	2b00      	cmp	r3, #0
 800a056:	d00a      	beq.n	800a06e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a058:	4b4b      	ldr	r3, [pc, #300]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a05a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a05e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a066:	4948      	ldr	r1, [pc, #288]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a068:	4313      	orrs	r3, r2
 800a06a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a076:	2b00      	cmp	r3, #0
 800a078:	d00a      	beq.n	800a090 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a07a:	4b43      	ldr	r3, [pc, #268]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a07c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a080:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a088:	493f      	ldr	r1, [pc, #252]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a08a:	4313      	orrs	r3, r2
 800a08c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d028      	beq.n	800a0ee <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a09c:	4b3a      	ldr	r3, [pc, #232]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a09e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a0a2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a0aa:	4937      	ldr	r1, [pc, #220]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a0ac:	4313      	orrs	r3, r2
 800a0ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a0b6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a0ba:	d106      	bne.n	800a0ca <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a0bc:	4b32      	ldr	r3, [pc, #200]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a0be:	68db      	ldr	r3, [r3, #12]
 800a0c0:	4a31      	ldr	r2, [pc, #196]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a0c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a0c6:	60d3      	str	r3, [r2, #12]
 800a0c8:	e011      	b.n	800a0ee <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a0ce:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a0d2:	d10c      	bne.n	800a0ee <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	3304      	adds	r3, #4
 800a0d8:	2101      	movs	r1, #1
 800a0da:	4618      	mov	r0, r3
 800a0dc:	f000 f8c8 	bl	800a270 <RCCEx_PLLSAI1_Config>
 800a0e0:	4603      	mov	r3, r0
 800a0e2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800a0e4:	7cfb      	ldrb	r3, [r7, #19]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d001      	beq.n	800a0ee <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800a0ea:	7cfb      	ldrb	r3, [r7, #19]
 800a0ec:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d028      	beq.n	800a14c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800a0fa:	4b23      	ldr	r3, [pc, #140]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a0fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a100:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a108:	491f      	ldr	r1, [pc, #124]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a10a:	4313      	orrs	r3, r2
 800a10c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a114:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a118:	d106      	bne.n	800a128 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a11a:	4b1b      	ldr	r3, [pc, #108]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a11c:	68db      	ldr	r3, [r3, #12]
 800a11e:	4a1a      	ldr	r2, [pc, #104]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a120:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a124:	60d3      	str	r3, [r2, #12]
 800a126:	e011      	b.n	800a14c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a12c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a130:	d10c      	bne.n	800a14c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	3304      	adds	r3, #4
 800a136:	2101      	movs	r1, #1
 800a138:	4618      	mov	r0, r3
 800a13a:	f000 f899 	bl	800a270 <RCCEx_PLLSAI1_Config>
 800a13e:	4603      	mov	r3, r0
 800a140:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a142:	7cfb      	ldrb	r3, [r7, #19]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d001      	beq.n	800a14c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800a148:	7cfb      	ldrb	r3, [r7, #19]
 800a14a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a154:	2b00      	cmp	r3, #0
 800a156:	d02b      	beq.n	800a1b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a158:	4b0b      	ldr	r3, [pc, #44]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a15a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a15e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a166:	4908      	ldr	r1, [pc, #32]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a168:	4313      	orrs	r3, r2
 800a16a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a172:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a176:	d109      	bne.n	800a18c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a178:	4b03      	ldr	r3, [pc, #12]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a17a:	68db      	ldr	r3, [r3, #12]
 800a17c:	4a02      	ldr	r2, [pc, #8]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a17e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a182:	60d3      	str	r3, [r2, #12]
 800a184:	e014      	b.n	800a1b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800a186:	bf00      	nop
 800a188:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a190:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a194:	d10c      	bne.n	800a1b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	3304      	adds	r3, #4
 800a19a:	2101      	movs	r1, #1
 800a19c:	4618      	mov	r0, r3
 800a19e:	f000 f867 	bl	800a270 <RCCEx_PLLSAI1_Config>
 800a1a2:	4603      	mov	r3, r0
 800a1a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a1a6:	7cfb      	ldrb	r3, [r7, #19]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d001      	beq.n	800a1b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800a1ac:	7cfb      	ldrb	r3, [r7, #19]
 800a1ae:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d02f      	beq.n	800a21c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a1bc:	4b2b      	ldr	r3, [pc, #172]	; (800a26c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800a1be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a1c2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a1ca:	4928      	ldr	r1, [pc, #160]	; (800a26c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800a1cc:	4313      	orrs	r3, r2
 800a1ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a1d6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a1da:	d10d      	bne.n	800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	3304      	adds	r3, #4
 800a1e0:	2102      	movs	r1, #2
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	f000 f844 	bl	800a270 <RCCEx_PLLSAI1_Config>
 800a1e8:	4603      	mov	r3, r0
 800a1ea:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a1ec:	7cfb      	ldrb	r3, [r7, #19]
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d014      	beq.n	800a21c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800a1f2:	7cfb      	ldrb	r3, [r7, #19]
 800a1f4:	74bb      	strb	r3, [r7, #18]
 800a1f6:	e011      	b.n	800a21c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a1fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a200:	d10c      	bne.n	800a21c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	3320      	adds	r3, #32
 800a206:	2102      	movs	r1, #2
 800a208:	4618      	mov	r0, r3
 800a20a:	f000 f925 	bl	800a458 <RCCEx_PLLSAI2_Config>
 800a20e:	4603      	mov	r3, r0
 800a210:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a212:	7cfb      	ldrb	r3, [r7, #19]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d001      	beq.n	800a21c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800a218:	7cfb      	ldrb	r3, [r7, #19]
 800a21a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a224:	2b00      	cmp	r3, #0
 800a226:	d00a      	beq.n	800a23e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a228:	4b10      	ldr	r3, [pc, #64]	; (800a26c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800a22a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a22e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a236:	490d      	ldr	r1, [pc, #52]	; (800a26c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800a238:	4313      	orrs	r3, r2
 800a23a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a246:	2b00      	cmp	r3, #0
 800a248:	d00b      	beq.n	800a262 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a24a:	4b08      	ldr	r3, [pc, #32]	; (800a26c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800a24c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a250:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a25a:	4904      	ldr	r1, [pc, #16]	; (800a26c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800a25c:	4313      	orrs	r3, r2
 800a25e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800a262:	7cbb      	ldrb	r3, [r7, #18]
}
 800a264:	4618      	mov	r0, r3
 800a266:	3718      	adds	r7, #24
 800a268:	46bd      	mov	sp, r7
 800a26a:	bd80      	pop	{r7, pc}
 800a26c:	40021000 	.word	0x40021000

0800a270 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b084      	sub	sp, #16
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]
 800a278:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a27a:	2300      	movs	r3, #0
 800a27c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a27e:	4b75      	ldr	r3, [pc, #468]	; (800a454 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a280:	68db      	ldr	r3, [r3, #12]
 800a282:	f003 0303 	and.w	r3, r3, #3
 800a286:	2b00      	cmp	r3, #0
 800a288:	d018      	beq.n	800a2bc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800a28a:	4b72      	ldr	r3, [pc, #456]	; (800a454 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a28c:	68db      	ldr	r3, [r3, #12]
 800a28e:	f003 0203 	and.w	r2, r3, #3
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	429a      	cmp	r2, r3
 800a298:	d10d      	bne.n	800a2b6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
       ||
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d009      	beq.n	800a2b6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800a2a2:	4b6c      	ldr	r3, [pc, #432]	; (800a454 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a2a4:	68db      	ldr	r3, [r3, #12]
 800a2a6:	091b      	lsrs	r3, r3, #4
 800a2a8:	f003 0307 	and.w	r3, r3, #7
 800a2ac:	1c5a      	adds	r2, r3, #1
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	685b      	ldr	r3, [r3, #4]
       ||
 800a2b2:	429a      	cmp	r2, r3
 800a2b4:	d047      	beq.n	800a346 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800a2b6:	2301      	movs	r3, #1
 800a2b8:	73fb      	strb	r3, [r7, #15]
 800a2ba:	e044      	b.n	800a346 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	2b03      	cmp	r3, #3
 800a2c2:	d018      	beq.n	800a2f6 <RCCEx_PLLSAI1_Config+0x86>
 800a2c4:	2b03      	cmp	r3, #3
 800a2c6:	d825      	bhi.n	800a314 <RCCEx_PLLSAI1_Config+0xa4>
 800a2c8:	2b01      	cmp	r3, #1
 800a2ca:	d002      	beq.n	800a2d2 <RCCEx_PLLSAI1_Config+0x62>
 800a2cc:	2b02      	cmp	r3, #2
 800a2ce:	d009      	beq.n	800a2e4 <RCCEx_PLLSAI1_Config+0x74>
 800a2d0:	e020      	b.n	800a314 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a2d2:	4b60      	ldr	r3, [pc, #384]	; (800a454 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	f003 0302 	and.w	r3, r3, #2
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d11d      	bne.n	800a31a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800a2de:	2301      	movs	r3, #1
 800a2e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a2e2:	e01a      	b.n	800a31a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a2e4:	4b5b      	ldr	r3, [pc, #364]	; (800a454 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d116      	bne.n	800a31e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800a2f0:	2301      	movs	r3, #1
 800a2f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a2f4:	e013      	b.n	800a31e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a2f6:	4b57      	ldr	r3, [pc, #348]	; (800a454 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d10f      	bne.n	800a322 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a302:	4b54      	ldr	r3, [pc, #336]	; (800a454 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d109      	bne.n	800a322 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800a30e:	2301      	movs	r3, #1
 800a310:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a312:	e006      	b.n	800a322 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800a314:	2301      	movs	r3, #1
 800a316:	73fb      	strb	r3, [r7, #15]
      break;
 800a318:	e004      	b.n	800a324 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a31a:	bf00      	nop
 800a31c:	e002      	b.n	800a324 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a31e:	bf00      	nop
 800a320:	e000      	b.n	800a324 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a322:	bf00      	nop
    }

    if(status == HAL_OK)
 800a324:	7bfb      	ldrb	r3, [r7, #15]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d10d      	bne.n	800a346 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800a32a:	4b4a      	ldr	r3, [pc, #296]	; (800a454 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a32c:	68db      	ldr	r3, [r3, #12]
 800a32e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	6819      	ldr	r1, [r3, #0]
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	685b      	ldr	r3, [r3, #4]
 800a33a:	3b01      	subs	r3, #1
 800a33c:	011b      	lsls	r3, r3, #4
 800a33e:	430b      	orrs	r3, r1
 800a340:	4944      	ldr	r1, [pc, #272]	; (800a454 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a342:	4313      	orrs	r3, r2
 800a344:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800a346:	7bfb      	ldrb	r3, [r7, #15]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d17d      	bne.n	800a448 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800a34c:	4b41      	ldr	r3, [pc, #260]	; (800a454 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	4a40      	ldr	r2, [pc, #256]	; (800a454 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a352:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a356:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a358:	f7fc fbbe 	bl	8006ad8 <HAL_GetTick>
 800a35c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a35e:	e009      	b.n	800a374 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a360:	f7fc fbba 	bl	8006ad8 <HAL_GetTick>
 800a364:	4602      	mov	r2, r0
 800a366:	68bb      	ldr	r3, [r7, #8]
 800a368:	1ad3      	subs	r3, r2, r3
 800a36a:	2b02      	cmp	r3, #2
 800a36c:	d902      	bls.n	800a374 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800a36e:	2303      	movs	r3, #3
 800a370:	73fb      	strb	r3, [r7, #15]
        break;
 800a372:	e005      	b.n	800a380 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a374:	4b37      	ldr	r3, [pc, #220]	; (800a454 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d1ef      	bne.n	800a360 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800a380:	7bfb      	ldrb	r3, [r7, #15]
 800a382:	2b00      	cmp	r3, #0
 800a384:	d160      	bne.n	800a448 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800a386:	683b      	ldr	r3, [r7, #0]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d111      	bne.n	800a3b0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a38c:	4b31      	ldr	r3, [pc, #196]	; (800a454 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a38e:	691b      	ldr	r3, [r3, #16]
 800a390:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800a394:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a398:	687a      	ldr	r2, [r7, #4]
 800a39a:	6892      	ldr	r2, [r2, #8]
 800a39c:	0211      	lsls	r1, r2, #8
 800a39e:	687a      	ldr	r2, [r7, #4]
 800a3a0:	68d2      	ldr	r2, [r2, #12]
 800a3a2:	0912      	lsrs	r2, r2, #4
 800a3a4:	0452      	lsls	r2, r2, #17
 800a3a6:	430a      	orrs	r2, r1
 800a3a8:	492a      	ldr	r1, [pc, #168]	; (800a454 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a3aa:	4313      	orrs	r3, r2
 800a3ac:	610b      	str	r3, [r1, #16]
 800a3ae:	e027      	b.n	800a400 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800a3b0:	683b      	ldr	r3, [r7, #0]
 800a3b2:	2b01      	cmp	r3, #1
 800a3b4:	d112      	bne.n	800a3dc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a3b6:	4b27      	ldr	r3, [pc, #156]	; (800a454 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a3b8:	691b      	ldr	r3, [r3, #16]
 800a3ba:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800a3be:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a3c2:	687a      	ldr	r2, [r7, #4]
 800a3c4:	6892      	ldr	r2, [r2, #8]
 800a3c6:	0211      	lsls	r1, r2, #8
 800a3c8:	687a      	ldr	r2, [r7, #4]
 800a3ca:	6912      	ldr	r2, [r2, #16]
 800a3cc:	0852      	lsrs	r2, r2, #1
 800a3ce:	3a01      	subs	r2, #1
 800a3d0:	0552      	lsls	r2, r2, #21
 800a3d2:	430a      	orrs	r2, r1
 800a3d4:	491f      	ldr	r1, [pc, #124]	; (800a454 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	610b      	str	r3, [r1, #16]
 800a3da:	e011      	b.n	800a400 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a3dc:	4b1d      	ldr	r3, [pc, #116]	; (800a454 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a3de:	691b      	ldr	r3, [r3, #16]
 800a3e0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800a3e4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a3e8:	687a      	ldr	r2, [r7, #4]
 800a3ea:	6892      	ldr	r2, [r2, #8]
 800a3ec:	0211      	lsls	r1, r2, #8
 800a3ee:	687a      	ldr	r2, [r7, #4]
 800a3f0:	6952      	ldr	r2, [r2, #20]
 800a3f2:	0852      	lsrs	r2, r2, #1
 800a3f4:	3a01      	subs	r2, #1
 800a3f6:	0652      	lsls	r2, r2, #25
 800a3f8:	430a      	orrs	r2, r1
 800a3fa:	4916      	ldr	r1, [pc, #88]	; (800a454 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a3fc:	4313      	orrs	r3, r2
 800a3fe:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800a400:	4b14      	ldr	r3, [pc, #80]	; (800a454 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	4a13      	ldr	r2, [pc, #76]	; (800a454 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a406:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a40a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a40c:	f7fc fb64 	bl	8006ad8 <HAL_GetTick>
 800a410:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a412:	e009      	b.n	800a428 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a414:	f7fc fb60 	bl	8006ad8 <HAL_GetTick>
 800a418:	4602      	mov	r2, r0
 800a41a:	68bb      	ldr	r3, [r7, #8]
 800a41c:	1ad3      	subs	r3, r2, r3
 800a41e:	2b02      	cmp	r3, #2
 800a420:	d902      	bls.n	800a428 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800a422:	2303      	movs	r3, #3
 800a424:	73fb      	strb	r3, [r7, #15]
          break;
 800a426:	e005      	b.n	800a434 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a428:	4b0a      	ldr	r3, [pc, #40]	; (800a454 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a430:	2b00      	cmp	r3, #0
 800a432:	d0ef      	beq.n	800a414 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800a434:	7bfb      	ldrb	r3, [r7, #15]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d106      	bne.n	800a448 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800a43a:	4b06      	ldr	r3, [pc, #24]	; (800a454 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a43c:	691a      	ldr	r2, [r3, #16]
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	699b      	ldr	r3, [r3, #24]
 800a442:	4904      	ldr	r1, [pc, #16]	; (800a454 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a444:	4313      	orrs	r3, r2
 800a446:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800a448:	7bfb      	ldrb	r3, [r7, #15]
}
 800a44a:	4618      	mov	r0, r3
 800a44c:	3710      	adds	r7, #16
 800a44e:	46bd      	mov	sp, r7
 800a450:	bd80      	pop	{r7, pc}
 800a452:	bf00      	nop
 800a454:	40021000 	.word	0x40021000

0800a458 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	b084      	sub	sp, #16
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
 800a460:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a462:	2300      	movs	r3, #0
 800a464:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a466:	4b6a      	ldr	r3, [pc, #424]	; (800a610 <RCCEx_PLLSAI2_Config+0x1b8>)
 800a468:	68db      	ldr	r3, [r3, #12]
 800a46a:	f003 0303 	and.w	r3, r3, #3
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d018      	beq.n	800a4a4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800a472:	4b67      	ldr	r3, [pc, #412]	; (800a610 <RCCEx_PLLSAI2_Config+0x1b8>)
 800a474:	68db      	ldr	r3, [r3, #12]
 800a476:	f003 0203 	and.w	r2, r3, #3
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	429a      	cmp	r2, r3
 800a480:	d10d      	bne.n	800a49e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
       ||
 800a486:	2b00      	cmp	r3, #0
 800a488:	d009      	beq.n	800a49e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800a48a:	4b61      	ldr	r3, [pc, #388]	; (800a610 <RCCEx_PLLSAI2_Config+0x1b8>)
 800a48c:	68db      	ldr	r3, [r3, #12]
 800a48e:	091b      	lsrs	r3, r3, #4
 800a490:	f003 0307 	and.w	r3, r3, #7
 800a494:	1c5a      	adds	r2, r3, #1
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	685b      	ldr	r3, [r3, #4]
       ||
 800a49a:	429a      	cmp	r2, r3
 800a49c:	d047      	beq.n	800a52e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800a49e:	2301      	movs	r3, #1
 800a4a0:	73fb      	strb	r3, [r7, #15]
 800a4a2:	e044      	b.n	800a52e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	2b03      	cmp	r3, #3
 800a4aa:	d018      	beq.n	800a4de <RCCEx_PLLSAI2_Config+0x86>
 800a4ac:	2b03      	cmp	r3, #3
 800a4ae:	d825      	bhi.n	800a4fc <RCCEx_PLLSAI2_Config+0xa4>
 800a4b0:	2b01      	cmp	r3, #1
 800a4b2:	d002      	beq.n	800a4ba <RCCEx_PLLSAI2_Config+0x62>
 800a4b4:	2b02      	cmp	r3, #2
 800a4b6:	d009      	beq.n	800a4cc <RCCEx_PLLSAI2_Config+0x74>
 800a4b8:	e020      	b.n	800a4fc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a4ba:	4b55      	ldr	r3, [pc, #340]	; (800a610 <RCCEx_PLLSAI2_Config+0x1b8>)
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	f003 0302 	and.w	r3, r3, #2
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d11d      	bne.n	800a502 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800a4c6:	2301      	movs	r3, #1
 800a4c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a4ca:	e01a      	b.n	800a502 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a4cc:	4b50      	ldr	r3, [pc, #320]	; (800a610 <RCCEx_PLLSAI2_Config+0x1b8>)
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d116      	bne.n	800a506 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800a4d8:	2301      	movs	r3, #1
 800a4da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a4dc:	e013      	b.n	800a506 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a4de:	4b4c      	ldr	r3, [pc, #304]	; (800a610 <RCCEx_PLLSAI2_Config+0x1b8>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d10f      	bne.n	800a50a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a4ea:	4b49      	ldr	r3, [pc, #292]	; (800a610 <RCCEx_PLLSAI2_Config+0x1b8>)
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d109      	bne.n	800a50a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800a4f6:	2301      	movs	r3, #1
 800a4f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a4fa:	e006      	b.n	800a50a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800a4fc:	2301      	movs	r3, #1
 800a4fe:	73fb      	strb	r3, [r7, #15]
      break;
 800a500:	e004      	b.n	800a50c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800a502:	bf00      	nop
 800a504:	e002      	b.n	800a50c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800a506:	bf00      	nop
 800a508:	e000      	b.n	800a50c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800a50a:	bf00      	nop
    }

    if(status == HAL_OK)
 800a50c:	7bfb      	ldrb	r3, [r7, #15]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d10d      	bne.n	800a52e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800a512:	4b3f      	ldr	r3, [pc, #252]	; (800a610 <RCCEx_PLLSAI2_Config+0x1b8>)
 800a514:	68db      	ldr	r3, [r3, #12]
 800a516:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	6819      	ldr	r1, [r3, #0]
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	685b      	ldr	r3, [r3, #4]
 800a522:	3b01      	subs	r3, #1
 800a524:	011b      	lsls	r3, r3, #4
 800a526:	430b      	orrs	r3, r1
 800a528:	4939      	ldr	r1, [pc, #228]	; (800a610 <RCCEx_PLLSAI2_Config+0x1b8>)
 800a52a:	4313      	orrs	r3, r2
 800a52c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800a52e:	7bfb      	ldrb	r3, [r7, #15]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d167      	bne.n	800a604 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800a534:	4b36      	ldr	r3, [pc, #216]	; (800a610 <RCCEx_PLLSAI2_Config+0x1b8>)
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	4a35      	ldr	r2, [pc, #212]	; (800a610 <RCCEx_PLLSAI2_Config+0x1b8>)
 800a53a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a53e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a540:	f7fc faca 	bl	8006ad8 <HAL_GetTick>
 800a544:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800a546:	e009      	b.n	800a55c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800a548:	f7fc fac6 	bl	8006ad8 <HAL_GetTick>
 800a54c:	4602      	mov	r2, r0
 800a54e:	68bb      	ldr	r3, [r7, #8]
 800a550:	1ad3      	subs	r3, r2, r3
 800a552:	2b02      	cmp	r3, #2
 800a554:	d902      	bls.n	800a55c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800a556:	2303      	movs	r3, #3
 800a558:	73fb      	strb	r3, [r7, #15]
        break;
 800a55a:	e005      	b.n	800a568 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800a55c:	4b2c      	ldr	r3, [pc, #176]	; (800a610 <RCCEx_PLLSAI2_Config+0x1b8>)
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a564:	2b00      	cmp	r3, #0
 800a566:	d1ef      	bne.n	800a548 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800a568:	7bfb      	ldrb	r3, [r7, #15]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d14a      	bne.n	800a604 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800a56e:	683b      	ldr	r3, [r7, #0]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d111      	bne.n	800a598 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800a574:	4b26      	ldr	r3, [pc, #152]	; (800a610 <RCCEx_PLLSAI2_Config+0x1b8>)
 800a576:	695b      	ldr	r3, [r3, #20]
 800a578:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800a57c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a580:	687a      	ldr	r2, [r7, #4]
 800a582:	6892      	ldr	r2, [r2, #8]
 800a584:	0211      	lsls	r1, r2, #8
 800a586:	687a      	ldr	r2, [r7, #4]
 800a588:	68d2      	ldr	r2, [r2, #12]
 800a58a:	0912      	lsrs	r2, r2, #4
 800a58c:	0452      	lsls	r2, r2, #17
 800a58e:	430a      	orrs	r2, r1
 800a590:	491f      	ldr	r1, [pc, #124]	; (800a610 <RCCEx_PLLSAI2_Config+0x1b8>)
 800a592:	4313      	orrs	r3, r2
 800a594:	614b      	str	r3, [r1, #20]
 800a596:	e011      	b.n	800a5bc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800a598:	4b1d      	ldr	r3, [pc, #116]	; (800a610 <RCCEx_PLLSAI2_Config+0x1b8>)
 800a59a:	695b      	ldr	r3, [r3, #20]
 800a59c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800a5a0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a5a4:	687a      	ldr	r2, [r7, #4]
 800a5a6:	6892      	ldr	r2, [r2, #8]
 800a5a8:	0211      	lsls	r1, r2, #8
 800a5aa:	687a      	ldr	r2, [r7, #4]
 800a5ac:	6912      	ldr	r2, [r2, #16]
 800a5ae:	0852      	lsrs	r2, r2, #1
 800a5b0:	3a01      	subs	r2, #1
 800a5b2:	0652      	lsls	r2, r2, #25
 800a5b4:	430a      	orrs	r2, r1
 800a5b6:	4916      	ldr	r1, [pc, #88]	; (800a610 <RCCEx_PLLSAI2_Config+0x1b8>)
 800a5b8:	4313      	orrs	r3, r2
 800a5ba:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800a5bc:	4b14      	ldr	r3, [pc, #80]	; (800a610 <RCCEx_PLLSAI2_Config+0x1b8>)
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	4a13      	ldr	r2, [pc, #76]	; (800a610 <RCCEx_PLLSAI2_Config+0x1b8>)
 800a5c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a5c6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a5c8:	f7fc fa86 	bl	8006ad8 <HAL_GetTick>
 800a5cc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800a5ce:	e009      	b.n	800a5e4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800a5d0:	f7fc fa82 	bl	8006ad8 <HAL_GetTick>
 800a5d4:	4602      	mov	r2, r0
 800a5d6:	68bb      	ldr	r3, [r7, #8]
 800a5d8:	1ad3      	subs	r3, r2, r3
 800a5da:	2b02      	cmp	r3, #2
 800a5dc:	d902      	bls.n	800a5e4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800a5de:	2303      	movs	r3, #3
 800a5e0:	73fb      	strb	r3, [r7, #15]
          break;
 800a5e2:	e005      	b.n	800a5f0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800a5e4:	4b0a      	ldr	r3, [pc, #40]	; (800a610 <RCCEx_PLLSAI2_Config+0x1b8>)
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d0ef      	beq.n	800a5d0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800a5f0:	7bfb      	ldrb	r3, [r7, #15]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d106      	bne.n	800a604 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800a5f6:	4b06      	ldr	r3, [pc, #24]	; (800a610 <RCCEx_PLLSAI2_Config+0x1b8>)
 800a5f8:	695a      	ldr	r2, [r3, #20]
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	695b      	ldr	r3, [r3, #20]
 800a5fe:	4904      	ldr	r1, [pc, #16]	; (800a610 <RCCEx_PLLSAI2_Config+0x1b8>)
 800a600:	4313      	orrs	r3, r2
 800a602:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800a604:	7bfb      	ldrb	r3, [r7, #15]
}
 800a606:	4618      	mov	r0, r3
 800a608:	3710      	adds	r7, #16
 800a60a:	46bd      	mov	sp, r7
 800a60c:	bd80      	pop	{r7, pc}
 800a60e:	bf00      	nop
 800a610:	40021000 	.word	0x40021000

0800a614 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a614:	b580      	push	{r7, lr}
 800a616:	b084      	sub	sp, #16
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800a61c:	2301      	movs	r3, #1
 800a61e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d06c      	beq.n	800a700 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800a62c:	b2db      	uxtb	r3, r3
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d106      	bne.n	800a640 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	2200      	movs	r2, #0
 800a636:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800a63a:	6878      	ldr	r0, [r7, #4]
 800a63c:	f7fb f8dc 	bl	80057f8 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	2202      	movs	r2, #2
 800a644:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	22ca      	movs	r2, #202	; 0xca
 800a64e:	625a      	str	r2, [r3, #36]	; 0x24
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	2253      	movs	r2, #83	; 0x53
 800a656:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800a658:	6878      	ldr	r0, [r7, #4]
 800a65a:	f000 fa49 	bl	800aaf0 <RTC_EnterInitMode>
 800a65e:	4603      	mov	r3, r0
 800a660:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800a662:	7bfb      	ldrb	r3, [r7, #15]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d14b      	bne.n	800a700 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	689b      	ldr	r3, [r3, #8]
 800a66e:	687a      	ldr	r2, [r7, #4]
 800a670:	6812      	ldr	r2, [r2, #0]
 800a672:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a676:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a67a:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	6899      	ldr	r1, [r3, #8]
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	685a      	ldr	r2, [r3, #4]
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	691b      	ldr	r3, [r3, #16]
 800a68a:	431a      	orrs	r2, r3
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	699b      	ldr	r3, [r3, #24]
 800a690:	431a      	orrs	r2, r3
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	430a      	orrs	r2, r1
 800a698:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	687a      	ldr	r2, [r7, #4]
 800a6a0:	68d2      	ldr	r2, [r2, #12]
 800a6a2:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	6919      	ldr	r1, [r3, #16]
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	689b      	ldr	r3, [r3, #8]
 800a6ae:	041a      	lsls	r2, r3, #16
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	430a      	orrs	r2, r1
 800a6b6:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800a6b8:	6878      	ldr	r0, [r7, #4]
 800a6ba:	f000 fa4d 	bl	800ab58 <RTC_ExitInitMode>
 800a6be:	4603      	mov	r3, r0
 800a6c0:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800a6c2:	7bfb      	ldrb	r3, [r7, #15]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d11b      	bne.n	800a700 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	f022 0203 	bic.w	r2, r2, #3
 800a6d6:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	69da      	ldr	r2, [r3, #28]
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	695b      	ldr	r3, [r3, #20]
 800a6e6:	431a      	orrs	r2, r3
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	430a      	orrs	r2, r1
 800a6ee:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	22ff      	movs	r2, #255	; 0xff
 800a6f6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	2201      	movs	r2, #1
 800a6fc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 800a700:	7bfb      	ldrb	r3, [r7, #15]
}
 800a702:	4618      	mov	r0, r3
 800a704:	3710      	adds	r7, #16
 800a706:	46bd      	mov	sp, r7
 800a708:	bd80      	pop	{r7, pc}

0800a70a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a70a:	b590      	push	{r4, r7, lr}
 800a70c:	b087      	sub	sp, #28
 800a70e:	af00      	add	r7, sp, #0
 800a710:	60f8      	str	r0, [r7, #12]
 800a712:	60b9      	str	r1, [r7, #8]
 800a714:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a71c:	2b01      	cmp	r3, #1
 800a71e:	d101      	bne.n	800a724 <HAL_RTC_SetTime+0x1a>
 800a720:	2302      	movs	r3, #2
 800a722:	e08b      	b.n	800a83c <HAL_RTC_SetTime+0x132>
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	2201      	movs	r2, #1
 800a728:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	2202      	movs	r2, #2
 800a730:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	22ca      	movs	r2, #202	; 0xca
 800a73a:	625a      	str	r2, [r3, #36]	; 0x24
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	2253      	movs	r2, #83	; 0x53
 800a742:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800a744:	68f8      	ldr	r0, [r7, #12]
 800a746:	f000 f9d3 	bl	800aaf0 <RTC_EnterInitMode>
 800a74a:	4603      	mov	r3, r0
 800a74c:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800a74e:	7cfb      	ldrb	r3, [r7, #19]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d163      	bne.n	800a81c <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d126      	bne.n	800a7a8 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	689b      	ldr	r3, [r3, #8]
 800a760:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a764:	2b00      	cmp	r3, #0
 800a766:	d102      	bne.n	800a76e <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800a768:	68bb      	ldr	r3, [r7, #8]
 800a76a:	2200      	movs	r2, #0
 800a76c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a76e:	68bb      	ldr	r3, [r7, #8]
 800a770:	781b      	ldrb	r3, [r3, #0]
 800a772:	4618      	mov	r0, r3
 800a774:	f000 fa2e 	bl	800abd4 <RTC_ByteToBcd2>
 800a778:	4603      	mov	r3, r0
 800a77a:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	785b      	ldrb	r3, [r3, #1]
 800a780:	4618      	mov	r0, r3
 800a782:	f000 fa27 	bl	800abd4 <RTC_ByteToBcd2>
 800a786:	4603      	mov	r3, r0
 800a788:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a78a:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800a78c:	68bb      	ldr	r3, [r7, #8]
 800a78e:	789b      	ldrb	r3, [r3, #2]
 800a790:	4618      	mov	r0, r3
 800a792:	f000 fa1f 	bl	800abd4 <RTC_ByteToBcd2>
 800a796:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a798:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800a79c:	68bb      	ldr	r3, [r7, #8]
 800a79e:	78db      	ldrb	r3, [r3, #3]
 800a7a0:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a7a2:	4313      	orrs	r3, r2
 800a7a4:	617b      	str	r3, [r7, #20]
 800a7a6:	e018      	b.n	800a7da <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	689b      	ldr	r3, [r3, #8]
 800a7ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d102      	bne.n	800a7bc <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800a7b6:	68bb      	ldr	r3, [r7, #8]
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a7bc:	68bb      	ldr	r3, [r7, #8]
 800a7be:	781b      	ldrb	r3, [r3, #0]
 800a7c0:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a7c2:	68bb      	ldr	r3, [r7, #8]
 800a7c4:	785b      	ldrb	r3, [r3, #1]
 800a7c6:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a7c8:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800a7ca:	68ba      	ldr	r2, [r7, #8]
 800a7cc:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a7ce:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800a7d0:	68bb      	ldr	r3, [r7, #8]
 800a7d2:	78db      	ldrb	r3, [r3, #3]
 800a7d4:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a7d6:	4313      	orrs	r3, r2
 800a7d8:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	681a      	ldr	r2, [r3, #0]
 800a7de:	697b      	ldr	r3, [r7, #20]
 800a7e0:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800a7e4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800a7e8:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	689a      	ldr	r2, [r3, #8]
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a7f8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	6899      	ldr	r1, [r3, #8]
 800a800:	68bb      	ldr	r3, [r7, #8]
 800a802:	68da      	ldr	r2, [r3, #12]
 800a804:	68bb      	ldr	r3, [r7, #8]
 800a806:	691b      	ldr	r3, [r3, #16]
 800a808:	431a      	orrs	r2, r3
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	430a      	orrs	r2, r1
 800a810:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800a812:	68f8      	ldr	r0, [r7, #12]
 800a814:	f000 f9a0 	bl	800ab58 <RTC_ExitInitMode>
 800a818:	4603      	mov	r3, r0
 800a81a:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	22ff      	movs	r2, #255	; 0xff
 800a822:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800a824:	7cfb      	ldrb	r3, [r7, #19]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d103      	bne.n	800a832 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	2201      	movs	r2, #1
 800a82e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	2200      	movs	r2, #0
 800a836:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800a83a:	7cfb      	ldrb	r3, [r7, #19]
}
 800a83c:	4618      	mov	r0, r3
 800a83e:	371c      	adds	r7, #28
 800a840:	46bd      	mov	sp, r7
 800a842:	bd90      	pop	{r4, r7, pc}

0800a844 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a844:	b580      	push	{r7, lr}
 800a846:	b086      	sub	sp, #24
 800a848:	af00      	add	r7, sp, #0
 800a84a:	60f8      	str	r0, [r7, #12]
 800a84c:	60b9      	str	r1, [r7, #8]
 800a84e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a856:	68bb      	ldr	r3, [r7, #8]
 800a858:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	691b      	ldr	r3, [r3, #16]
 800a860:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800a864:	68bb      	ldr	r3, [r7, #8]
 800a866:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800a872:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800a876:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 800a878:	697b      	ldr	r3, [r7, #20]
 800a87a:	0c1b      	lsrs	r3, r3, #16
 800a87c:	b2db      	uxtb	r3, r3
 800a87e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a882:	b2da      	uxtb	r2, r3
 800a884:	68bb      	ldr	r3, [r7, #8]
 800a886:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800a888:	697b      	ldr	r3, [r7, #20]
 800a88a:	0a1b      	lsrs	r3, r3, #8
 800a88c:	b2db      	uxtb	r3, r3
 800a88e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a892:	b2da      	uxtb	r2, r3
 800a894:	68bb      	ldr	r3, [r7, #8]
 800a896:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800a898:	697b      	ldr	r3, [r7, #20]
 800a89a:	b2db      	uxtb	r3, r3
 800a89c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a8a0:	b2da      	uxtb	r2, r3
 800a8a2:	68bb      	ldr	r3, [r7, #8]
 800a8a4:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800a8a6:	697b      	ldr	r3, [r7, #20]
 800a8a8:	0d9b      	lsrs	r3, r3, #22
 800a8aa:	b2db      	uxtb	r3, r3
 800a8ac:	f003 0301 	and.w	r3, r3, #1
 800a8b0:	b2da      	uxtb	r2, r3
 800a8b2:	68bb      	ldr	r3, [r7, #8]
 800a8b4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d11a      	bne.n	800a8f2 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800a8bc:	68bb      	ldr	r3, [r7, #8]
 800a8be:	781b      	ldrb	r3, [r3, #0]
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	f000 f9a7 	bl	800ac14 <RTC_Bcd2ToByte>
 800a8c6:	4603      	mov	r3, r0
 800a8c8:	461a      	mov	r2, r3
 800a8ca:	68bb      	ldr	r3, [r7, #8]
 800a8cc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800a8ce:	68bb      	ldr	r3, [r7, #8]
 800a8d0:	785b      	ldrb	r3, [r3, #1]
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	f000 f99e 	bl	800ac14 <RTC_Bcd2ToByte>
 800a8d8:	4603      	mov	r3, r0
 800a8da:	461a      	mov	r2, r3
 800a8dc:	68bb      	ldr	r3, [r7, #8]
 800a8de:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800a8e0:	68bb      	ldr	r3, [r7, #8]
 800a8e2:	789b      	ldrb	r3, [r3, #2]
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	f000 f995 	bl	800ac14 <RTC_Bcd2ToByte>
 800a8ea:	4603      	mov	r3, r0
 800a8ec:	461a      	mov	r2, r3
 800a8ee:	68bb      	ldr	r3, [r7, #8]
 800a8f0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800a8f2:	2300      	movs	r3, #0
}
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	3718      	adds	r7, #24
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	bd80      	pop	{r7, pc}

0800a8fc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a8fc:	b590      	push	{r4, r7, lr}
 800a8fe:	b087      	sub	sp, #28
 800a900:	af00      	add	r7, sp, #0
 800a902:	60f8      	str	r0, [r7, #12]
 800a904:	60b9      	str	r1, [r7, #8]
 800a906:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a90e:	2b01      	cmp	r3, #1
 800a910:	d101      	bne.n	800a916 <HAL_RTC_SetDate+0x1a>
 800a912:	2302      	movs	r3, #2
 800a914:	e075      	b.n	800aa02 <HAL_RTC_SetDate+0x106>
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	2201      	movs	r2, #1
 800a91a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	2202      	movs	r2, #2
 800a922:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d10e      	bne.n	800a94a <HAL_RTC_SetDate+0x4e>
 800a92c:	68bb      	ldr	r3, [r7, #8]
 800a92e:	785b      	ldrb	r3, [r3, #1]
 800a930:	f003 0310 	and.w	r3, r3, #16
 800a934:	2b00      	cmp	r3, #0
 800a936:	d008      	beq.n	800a94a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800a938:	68bb      	ldr	r3, [r7, #8]
 800a93a:	785b      	ldrb	r3, [r3, #1]
 800a93c:	f023 0310 	bic.w	r3, r3, #16
 800a940:	b2db      	uxtb	r3, r3
 800a942:	330a      	adds	r3, #10
 800a944:	b2da      	uxtb	r2, r3
 800a946:	68bb      	ldr	r3, [r7, #8]
 800a948:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d11c      	bne.n	800a98a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800a950:	68bb      	ldr	r3, [r7, #8]
 800a952:	78db      	ldrb	r3, [r3, #3]
 800a954:	4618      	mov	r0, r3
 800a956:	f000 f93d 	bl	800abd4 <RTC_ByteToBcd2>
 800a95a:	4603      	mov	r3, r0
 800a95c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800a95e:	68bb      	ldr	r3, [r7, #8]
 800a960:	785b      	ldrb	r3, [r3, #1]
 800a962:	4618      	mov	r0, r3
 800a964:	f000 f936 	bl	800abd4 <RTC_ByteToBcd2>
 800a968:	4603      	mov	r3, r0
 800a96a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800a96c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 800a96e:	68bb      	ldr	r3, [r7, #8]
 800a970:	789b      	ldrb	r3, [r3, #2]
 800a972:	4618      	mov	r0, r3
 800a974:	f000 f92e 	bl	800abd4 <RTC_ByteToBcd2>
 800a978:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800a97a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800a97e:	68bb      	ldr	r3, [r7, #8]
 800a980:	781b      	ldrb	r3, [r3, #0]
 800a982:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800a984:	4313      	orrs	r3, r2
 800a986:	617b      	str	r3, [r7, #20]
 800a988:	e00e      	b.n	800a9a8 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800a98a:	68bb      	ldr	r3, [r7, #8]
 800a98c:	78db      	ldrb	r3, [r3, #3]
 800a98e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800a990:	68bb      	ldr	r3, [r7, #8]
 800a992:	785b      	ldrb	r3, [r3, #1]
 800a994:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800a996:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 800a998:	68ba      	ldr	r2, [r7, #8]
 800a99a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800a99c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800a99e:	68bb      	ldr	r3, [r7, #8]
 800a9a0:	781b      	ldrb	r3, [r3, #0]
 800a9a2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800a9a4:	4313      	orrs	r3, r2
 800a9a6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	22ca      	movs	r2, #202	; 0xca
 800a9ae:	625a      	str	r2, [r3, #36]	; 0x24
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	2253      	movs	r2, #83	; 0x53
 800a9b6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800a9b8:	68f8      	ldr	r0, [r7, #12]
 800a9ba:	f000 f899 	bl	800aaf0 <RTC_EnterInitMode>
 800a9be:	4603      	mov	r3, r0
 800a9c0:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800a9c2:	7cfb      	ldrb	r3, [r7, #19]
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d10c      	bne.n	800a9e2 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	681a      	ldr	r2, [r3, #0]
 800a9cc:	697b      	ldr	r3, [r7, #20]
 800a9ce:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a9d2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a9d6:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800a9d8:	68f8      	ldr	r0, [r7, #12]
 800a9da:	f000 f8bd 	bl	800ab58 <RTC_ExitInitMode>
 800a9de:	4603      	mov	r3, r0
 800a9e0:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	22ff      	movs	r2, #255	; 0xff
 800a9e8:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800a9ea:	7cfb      	ldrb	r3, [r7, #19]
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d103      	bne.n	800a9f8 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	2201      	movs	r2, #1
 800a9f4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800aa00:	7cfb      	ldrb	r3, [r7, #19]
}
 800aa02:	4618      	mov	r0, r3
 800aa04:	371c      	adds	r7, #28
 800aa06:	46bd      	mov	sp, r7
 800aa08:	bd90      	pop	{r4, r7, pc}

0800aa0a <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800aa0a:	b580      	push	{r7, lr}
 800aa0c:	b086      	sub	sp, #24
 800aa0e:	af00      	add	r7, sp, #0
 800aa10:	60f8      	str	r0, [r7, #12]
 800aa12:	60b9      	str	r1, [r7, #8]
 800aa14:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	685b      	ldr	r3, [r3, #4]
 800aa1c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800aa20:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800aa24:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800aa26:	697b      	ldr	r3, [r7, #20]
 800aa28:	0c1b      	lsrs	r3, r3, #16
 800aa2a:	b2da      	uxtb	r2, r3
 800aa2c:	68bb      	ldr	r3, [r7, #8]
 800aa2e:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800aa30:	697b      	ldr	r3, [r7, #20]
 800aa32:	0a1b      	lsrs	r3, r3, #8
 800aa34:	b2db      	uxtb	r3, r3
 800aa36:	f003 031f 	and.w	r3, r3, #31
 800aa3a:	b2da      	uxtb	r2, r3
 800aa3c:	68bb      	ldr	r3, [r7, #8]
 800aa3e:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800aa40:	697b      	ldr	r3, [r7, #20]
 800aa42:	b2db      	uxtb	r3, r3
 800aa44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800aa48:	b2da      	uxtb	r2, r3
 800aa4a:	68bb      	ldr	r3, [r7, #8]
 800aa4c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800aa4e:	697b      	ldr	r3, [r7, #20]
 800aa50:	0b5b      	lsrs	r3, r3, #13
 800aa52:	b2db      	uxtb	r3, r3
 800aa54:	f003 0307 	and.w	r3, r3, #7
 800aa58:	b2da      	uxtb	r2, r3
 800aa5a:	68bb      	ldr	r3, [r7, #8]
 800aa5c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d11a      	bne.n	800aa9a <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800aa64:	68bb      	ldr	r3, [r7, #8]
 800aa66:	78db      	ldrb	r3, [r3, #3]
 800aa68:	4618      	mov	r0, r3
 800aa6a:	f000 f8d3 	bl	800ac14 <RTC_Bcd2ToByte>
 800aa6e:	4603      	mov	r3, r0
 800aa70:	461a      	mov	r2, r3
 800aa72:	68bb      	ldr	r3, [r7, #8]
 800aa74:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800aa76:	68bb      	ldr	r3, [r7, #8]
 800aa78:	785b      	ldrb	r3, [r3, #1]
 800aa7a:	4618      	mov	r0, r3
 800aa7c:	f000 f8ca 	bl	800ac14 <RTC_Bcd2ToByte>
 800aa80:	4603      	mov	r3, r0
 800aa82:	461a      	mov	r2, r3
 800aa84:	68bb      	ldr	r3, [r7, #8]
 800aa86:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800aa88:	68bb      	ldr	r3, [r7, #8]
 800aa8a:	789b      	ldrb	r3, [r3, #2]
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	f000 f8c1 	bl	800ac14 <RTC_Bcd2ToByte>
 800aa92:	4603      	mov	r3, r0
 800aa94:	461a      	mov	r2, r3
 800aa96:	68bb      	ldr	r3, [r7, #8]
 800aa98:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800aa9a:	2300      	movs	r3, #0
}
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	3718      	adds	r7, #24
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	bd80      	pop	{r7, pc}

0800aaa4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b084      	sub	sp, #16
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	68da      	ldr	r2, [r3, #12]
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800aaba:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 800aabc:	f7fc f80c 	bl	8006ad8 <HAL_GetTick>
 800aac0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800aac2:	e009      	b.n	800aad8 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800aac4:	f7fc f808 	bl	8006ad8 <HAL_GetTick>
 800aac8:	4602      	mov	r2, r0
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	1ad3      	subs	r3, r2, r3
 800aace:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800aad2:	d901      	bls.n	800aad8 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800aad4:	2303      	movs	r3, #3
 800aad6:	e007      	b.n	800aae8 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	68db      	ldr	r3, [r3, #12]
 800aade:	f003 0320 	and.w	r3, r3, #32
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d0ee      	beq.n	800aac4 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800aae6:	2300      	movs	r3, #0
}
 800aae8:	4618      	mov	r0, r3
 800aaea:	3710      	adds	r7, #16
 800aaec:	46bd      	mov	sp, r7
 800aaee:	bd80      	pop	{r7, pc}

0800aaf0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b084      	sub	sp, #16
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800aaf8:	2300      	movs	r3, #0
 800aafa:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	68db      	ldr	r3, [r3, #12]
 800ab02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d120      	bne.n	800ab4c <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ab12:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800ab14:	f7fb ffe0 	bl	8006ad8 <HAL_GetTick>
 800ab18:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800ab1a:	e00d      	b.n	800ab38 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800ab1c:	f7fb ffdc 	bl	8006ad8 <HAL_GetTick>
 800ab20:	4602      	mov	r2, r0
 800ab22:	68bb      	ldr	r3, [r7, #8]
 800ab24:	1ad3      	subs	r3, r2, r3
 800ab26:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ab2a:	d905      	bls.n	800ab38 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800ab2c:	2303      	movs	r3, #3
 800ab2e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	2203      	movs	r2, #3
 800ab34:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	68db      	ldr	r3, [r3, #12]
 800ab3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d102      	bne.n	800ab4c <RTC_EnterInitMode+0x5c>
 800ab46:	7bfb      	ldrb	r3, [r7, #15]
 800ab48:	2b03      	cmp	r3, #3
 800ab4a:	d1e7      	bne.n	800ab1c <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800ab4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab4e:	4618      	mov	r0, r3
 800ab50:	3710      	adds	r7, #16
 800ab52:	46bd      	mov	sp, r7
 800ab54:	bd80      	pop	{r7, pc}
	...

0800ab58 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	b084      	sub	sp, #16
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ab60:	2300      	movs	r3, #0
 800ab62:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800ab64:	4b1a      	ldr	r3, [pc, #104]	; (800abd0 <RTC_ExitInitMode+0x78>)
 800ab66:	68db      	ldr	r3, [r3, #12]
 800ab68:	4a19      	ldr	r2, [pc, #100]	; (800abd0 <RTC_ExitInitMode+0x78>)
 800ab6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ab6e:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800ab70:	4b17      	ldr	r3, [pc, #92]	; (800abd0 <RTC_ExitInitMode+0x78>)
 800ab72:	689b      	ldr	r3, [r3, #8]
 800ab74:	f003 0320 	and.w	r3, r3, #32
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d10c      	bne.n	800ab96 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800ab7c:	6878      	ldr	r0, [r7, #4]
 800ab7e:	f7ff ff91 	bl	800aaa4 <HAL_RTC_WaitForSynchro>
 800ab82:	4603      	mov	r3, r0
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d01e      	beq.n	800abc6 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	2203      	movs	r2, #3
 800ab8c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800ab90:	2303      	movs	r3, #3
 800ab92:	73fb      	strb	r3, [r7, #15]
 800ab94:	e017      	b.n	800abc6 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800ab96:	4b0e      	ldr	r3, [pc, #56]	; (800abd0 <RTC_ExitInitMode+0x78>)
 800ab98:	689b      	ldr	r3, [r3, #8]
 800ab9a:	4a0d      	ldr	r2, [pc, #52]	; (800abd0 <RTC_ExitInitMode+0x78>)
 800ab9c:	f023 0320 	bic.w	r3, r3, #32
 800aba0:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800aba2:	6878      	ldr	r0, [r7, #4]
 800aba4:	f7ff ff7e 	bl	800aaa4 <HAL_RTC_WaitForSynchro>
 800aba8:	4603      	mov	r3, r0
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d005      	beq.n	800abba <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	2203      	movs	r2, #3
 800abb2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800abb6:	2303      	movs	r3, #3
 800abb8:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800abba:	4b05      	ldr	r3, [pc, #20]	; (800abd0 <RTC_ExitInitMode+0x78>)
 800abbc:	689b      	ldr	r3, [r3, #8]
 800abbe:	4a04      	ldr	r2, [pc, #16]	; (800abd0 <RTC_ExitInitMode+0x78>)
 800abc0:	f043 0320 	orr.w	r3, r3, #32
 800abc4:	6093      	str	r3, [r2, #8]
  }

  return status;
 800abc6:	7bfb      	ldrb	r3, [r7, #15]
}
 800abc8:	4618      	mov	r0, r3
 800abca:	3710      	adds	r7, #16
 800abcc:	46bd      	mov	sp, r7
 800abce:	bd80      	pop	{r7, pc}
 800abd0:	40002800 	.word	0x40002800

0800abd4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800abd4:	b480      	push	{r7}
 800abd6:	b085      	sub	sp, #20
 800abd8:	af00      	add	r7, sp, #0
 800abda:	4603      	mov	r3, r0
 800abdc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800abde:	2300      	movs	r3, #0
 800abe0:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800abe2:	79fb      	ldrb	r3, [r7, #7]
 800abe4:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 800abe6:	e005      	b.n	800abf4 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	3301      	adds	r3, #1
 800abec:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 800abee:	7afb      	ldrb	r3, [r7, #11]
 800abf0:	3b0a      	subs	r3, #10
 800abf2:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 800abf4:	7afb      	ldrb	r3, [r7, #11]
 800abf6:	2b09      	cmp	r3, #9
 800abf8:	d8f6      	bhi.n	800abe8 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	b2db      	uxtb	r3, r3
 800abfe:	011b      	lsls	r3, r3, #4
 800ac00:	b2da      	uxtb	r2, r3
 800ac02:	7afb      	ldrb	r3, [r7, #11]
 800ac04:	4313      	orrs	r3, r2
 800ac06:	b2db      	uxtb	r3, r3
}
 800ac08:	4618      	mov	r0, r3
 800ac0a:	3714      	adds	r7, #20
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac12:	4770      	bx	lr

0800ac14 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800ac14:	b480      	push	{r7}
 800ac16:	b085      	sub	sp, #20
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	4603      	mov	r3, r0
 800ac1c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800ac1e:	79fb      	ldrb	r3, [r7, #7]
 800ac20:	091b      	lsrs	r3, r3, #4
 800ac22:	b2db      	uxtb	r3, r3
 800ac24:	461a      	mov	r2, r3
 800ac26:	0092      	lsls	r2, r2, #2
 800ac28:	4413      	add	r3, r2
 800ac2a:	005b      	lsls	r3, r3, #1
 800ac2c:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800ac2e:	79fb      	ldrb	r3, [r7, #7]
 800ac30:	f003 030f 	and.w	r3, r3, #15
 800ac34:	b2da      	uxtb	r2, r3
 800ac36:	7bfb      	ldrb	r3, [r7, #15]
 800ac38:	4413      	add	r3, r2
 800ac3a:	b2db      	uxtb	r3, r3
}
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	3714      	adds	r7, #20
 800ac40:	46bd      	mov	sp, r7
 800ac42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac46:	4770      	bx	lr

0800ac48 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b084      	sub	sp, #16
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d101      	bne.n	800ac5a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ac56:	2301      	movs	r3, #1
 800ac58:	e095      	b.n	800ad86 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d108      	bne.n	800ac74 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	685b      	ldr	r3, [r3, #4]
 800ac66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ac6a:	d009      	beq.n	800ac80 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	2200      	movs	r2, #0
 800ac70:	61da      	str	r2, [r3, #28]
 800ac72:	e005      	b.n	800ac80 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	2200      	movs	r2, #0
 800ac78:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	2200      	movs	r2, #0
 800ac84:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ac8c:	b2db      	uxtb	r3, r3
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d106      	bne.n	800aca0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	2200      	movs	r2, #0
 800ac96:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ac9a:	6878      	ldr	r0, [r7, #4]
 800ac9c:	f7fa fdde 	bl	800585c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	2202      	movs	r2, #2
 800aca4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	681a      	ldr	r2, [r3, #0]
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800acb6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	68db      	ldr	r3, [r3, #12]
 800acbc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800acc0:	d902      	bls.n	800acc8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800acc2:	2300      	movs	r3, #0
 800acc4:	60fb      	str	r3, [r7, #12]
 800acc6:	e002      	b.n	800acce <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800acc8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800accc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	68db      	ldr	r3, [r3, #12]
 800acd2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800acd6:	d007      	beq.n	800ace8 <HAL_SPI_Init+0xa0>
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	68db      	ldr	r3, [r3, #12]
 800acdc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ace0:	d002      	beq.n	800ace8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	2200      	movs	r2, #0
 800ace6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	685b      	ldr	r3, [r3, #4]
 800acec:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	689b      	ldr	r3, [r3, #8]
 800acf4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800acf8:	431a      	orrs	r2, r3
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	691b      	ldr	r3, [r3, #16]
 800acfe:	f003 0302 	and.w	r3, r3, #2
 800ad02:	431a      	orrs	r2, r3
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	695b      	ldr	r3, [r3, #20]
 800ad08:	f003 0301 	and.w	r3, r3, #1
 800ad0c:	431a      	orrs	r2, r3
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	699b      	ldr	r3, [r3, #24]
 800ad12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ad16:	431a      	orrs	r2, r3
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	69db      	ldr	r3, [r3, #28]
 800ad1c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ad20:	431a      	orrs	r2, r3
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	6a1b      	ldr	r3, [r3, #32]
 800ad26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad2a:	ea42 0103 	orr.w	r1, r2, r3
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad32:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	430a      	orrs	r2, r1
 800ad3c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	699b      	ldr	r3, [r3, #24]
 800ad42:	0c1b      	lsrs	r3, r3, #16
 800ad44:	f003 0204 	and.w	r2, r3, #4
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad4c:	f003 0310 	and.w	r3, r3, #16
 800ad50:	431a      	orrs	r2, r3
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad56:	f003 0308 	and.w	r3, r3, #8
 800ad5a:	431a      	orrs	r2, r3
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	68db      	ldr	r3, [r3, #12]
 800ad60:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800ad64:	ea42 0103 	orr.w	r1, r2, r3
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	430a      	orrs	r2, r1
 800ad74:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	2200      	movs	r2, #0
 800ad7a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	2201      	movs	r2, #1
 800ad80:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800ad84:	2300      	movs	r3, #0
}
 800ad86:	4618      	mov	r0, r3
 800ad88:	3710      	adds	r7, #16
 800ad8a:	46bd      	mov	sp, r7
 800ad8c:	bd80      	pop	{r7, pc}

0800ad8e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ad8e:	b580      	push	{r7, lr}
 800ad90:	b088      	sub	sp, #32
 800ad92:	af00      	add	r7, sp, #0
 800ad94:	60f8      	str	r0, [r7, #12]
 800ad96:	60b9      	str	r1, [r7, #8]
 800ad98:	603b      	str	r3, [r7, #0]
 800ad9a:	4613      	mov	r3, r2
 800ad9c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ad9e:	2300      	movs	r3, #0
 800ada0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800ada8:	2b01      	cmp	r3, #1
 800adaa:	d101      	bne.n	800adb0 <HAL_SPI_Transmit+0x22>
 800adac:	2302      	movs	r3, #2
 800adae:	e158      	b.n	800b062 <HAL_SPI_Transmit+0x2d4>
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	2201      	movs	r2, #1
 800adb4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800adb8:	f7fb fe8e 	bl	8006ad8 <HAL_GetTick>
 800adbc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800adbe:	88fb      	ldrh	r3, [r7, #6]
 800adc0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800adc8:	b2db      	uxtb	r3, r3
 800adca:	2b01      	cmp	r3, #1
 800adcc:	d002      	beq.n	800add4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800adce:	2302      	movs	r3, #2
 800add0:	77fb      	strb	r3, [r7, #31]
    goto error;
 800add2:	e13d      	b.n	800b050 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800add4:	68bb      	ldr	r3, [r7, #8]
 800add6:	2b00      	cmp	r3, #0
 800add8:	d002      	beq.n	800ade0 <HAL_SPI_Transmit+0x52>
 800adda:	88fb      	ldrh	r3, [r7, #6]
 800addc:	2b00      	cmp	r3, #0
 800adde:	d102      	bne.n	800ade6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800ade0:	2301      	movs	r3, #1
 800ade2:	77fb      	strb	r3, [r7, #31]
    goto error;
 800ade4:	e134      	b.n	800b050 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	2203      	movs	r2, #3
 800adea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	2200      	movs	r2, #0
 800adf2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	68ba      	ldr	r2, [r7, #8]
 800adf8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	88fa      	ldrh	r2, [r7, #6]
 800adfe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	88fa      	ldrh	r2, [r7, #6]
 800ae04:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	2200      	movs	r2, #0
 800ae0a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	2200      	movs	r2, #0
 800ae10:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	2200      	movs	r2, #0
 800ae18:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	2200      	movs	r2, #0
 800ae20:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	2200      	movs	r2, #0
 800ae26:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	689b      	ldr	r3, [r3, #8]
 800ae2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ae30:	d10f      	bne.n	800ae52 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	681a      	ldr	r2, [r3, #0]
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ae40:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	681a      	ldr	r2, [r3, #0]
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ae50:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae5c:	2b40      	cmp	r3, #64	; 0x40
 800ae5e:	d007      	beq.n	800ae70 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	681a      	ldr	r2, [r3, #0]
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ae6e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	68db      	ldr	r3, [r3, #12]
 800ae74:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ae78:	d94b      	bls.n	800af12 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	685b      	ldr	r3, [r3, #4]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d002      	beq.n	800ae88 <HAL_SPI_Transmit+0xfa>
 800ae82:	8afb      	ldrh	r3, [r7, #22]
 800ae84:	2b01      	cmp	r3, #1
 800ae86:	d13e      	bne.n	800af06 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae8c:	881a      	ldrh	r2, [r3, #0]
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae98:	1c9a      	adds	r2, r3, #2
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aea2:	b29b      	uxth	r3, r3
 800aea4:	3b01      	subs	r3, #1
 800aea6:	b29a      	uxth	r2, r3
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800aeac:	e02b      	b.n	800af06 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	689b      	ldr	r3, [r3, #8]
 800aeb4:	f003 0302 	and.w	r3, r3, #2
 800aeb8:	2b02      	cmp	r3, #2
 800aeba:	d112      	bne.n	800aee2 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aec0:	881a      	ldrh	r2, [r3, #0]
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aecc:	1c9a      	adds	r2, r3, #2
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aed6:	b29b      	uxth	r3, r3
 800aed8:	3b01      	subs	r3, #1
 800aeda:	b29a      	uxth	r2, r3
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	87da      	strh	r2, [r3, #62]	; 0x3e
 800aee0:	e011      	b.n	800af06 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800aee2:	f7fb fdf9 	bl	8006ad8 <HAL_GetTick>
 800aee6:	4602      	mov	r2, r0
 800aee8:	69bb      	ldr	r3, [r7, #24]
 800aeea:	1ad3      	subs	r3, r2, r3
 800aeec:	683a      	ldr	r2, [r7, #0]
 800aeee:	429a      	cmp	r2, r3
 800aef0:	d803      	bhi.n	800aefa <HAL_SPI_Transmit+0x16c>
 800aef2:	683b      	ldr	r3, [r7, #0]
 800aef4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aef8:	d102      	bne.n	800af00 <HAL_SPI_Transmit+0x172>
 800aefa:	683b      	ldr	r3, [r7, #0]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d102      	bne.n	800af06 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800af00:	2303      	movs	r3, #3
 800af02:	77fb      	strb	r3, [r7, #31]
          goto error;
 800af04:	e0a4      	b.n	800b050 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800af0a:	b29b      	uxth	r3, r3
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d1ce      	bne.n	800aeae <HAL_SPI_Transmit+0x120>
 800af10:	e07c      	b.n	800b00c <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	685b      	ldr	r3, [r3, #4]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d002      	beq.n	800af20 <HAL_SPI_Transmit+0x192>
 800af1a:	8afb      	ldrh	r3, [r7, #22]
 800af1c:	2b01      	cmp	r3, #1
 800af1e:	d170      	bne.n	800b002 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800af24:	b29b      	uxth	r3, r3
 800af26:	2b01      	cmp	r3, #1
 800af28:	d912      	bls.n	800af50 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af2e:	881a      	ldrh	r2, [r3, #0]
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af3a:	1c9a      	adds	r2, r3, #2
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800af44:	b29b      	uxth	r3, r3
 800af46:	3b02      	subs	r3, #2
 800af48:	b29a      	uxth	r2, r3
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800af4e:	e058      	b.n	800b002 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	330c      	adds	r3, #12
 800af5a:	7812      	ldrb	r2, [r2, #0]
 800af5c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af62:	1c5a      	adds	r2, r3, #1
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800af6c:	b29b      	uxth	r3, r3
 800af6e:	3b01      	subs	r3, #1
 800af70:	b29a      	uxth	r2, r3
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800af76:	e044      	b.n	800b002 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	689b      	ldr	r3, [r3, #8]
 800af7e:	f003 0302 	and.w	r3, r3, #2
 800af82:	2b02      	cmp	r3, #2
 800af84:	d12b      	bne.n	800afde <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800af8a:	b29b      	uxth	r3, r3
 800af8c:	2b01      	cmp	r3, #1
 800af8e:	d912      	bls.n	800afb6 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af94:	881a      	ldrh	r2, [r3, #0]
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afa0:	1c9a      	adds	r2, r3, #2
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800afaa:	b29b      	uxth	r3, r3
 800afac:	3b02      	subs	r3, #2
 800afae:	b29a      	uxth	r2, r3
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	87da      	strh	r2, [r3, #62]	; 0x3e
 800afb4:	e025      	b.n	800b002 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	330c      	adds	r3, #12
 800afc0:	7812      	ldrb	r2, [r2, #0]
 800afc2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afc8:	1c5a      	adds	r2, r3, #1
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800afd2:	b29b      	uxth	r3, r3
 800afd4:	3b01      	subs	r3, #1
 800afd6:	b29a      	uxth	r2, r3
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	87da      	strh	r2, [r3, #62]	; 0x3e
 800afdc:	e011      	b.n	800b002 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800afde:	f7fb fd7b 	bl	8006ad8 <HAL_GetTick>
 800afe2:	4602      	mov	r2, r0
 800afe4:	69bb      	ldr	r3, [r7, #24]
 800afe6:	1ad3      	subs	r3, r2, r3
 800afe8:	683a      	ldr	r2, [r7, #0]
 800afea:	429a      	cmp	r2, r3
 800afec:	d803      	bhi.n	800aff6 <HAL_SPI_Transmit+0x268>
 800afee:	683b      	ldr	r3, [r7, #0]
 800aff0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aff4:	d102      	bne.n	800affc <HAL_SPI_Transmit+0x26e>
 800aff6:	683b      	ldr	r3, [r7, #0]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d102      	bne.n	800b002 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800affc:	2303      	movs	r3, #3
 800affe:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b000:	e026      	b.n	800b050 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b006:	b29b      	uxth	r3, r3
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d1b5      	bne.n	800af78 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b00c:	69ba      	ldr	r2, [r7, #24]
 800b00e:	6839      	ldr	r1, [r7, #0]
 800b010:	68f8      	ldr	r0, [r7, #12]
 800b012:	f001 f9dd 	bl	800c3d0 <SPI_EndRxTxTransaction>
 800b016:	4603      	mov	r3, r0
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d002      	beq.n	800b022 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	2220      	movs	r2, #32
 800b020:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	689b      	ldr	r3, [r3, #8]
 800b026:	2b00      	cmp	r3, #0
 800b028:	d10a      	bne.n	800b040 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b02a:	2300      	movs	r3, #0
 800b02c:	613b      	str	r3, [r7, #16]
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	68db      	ldr	r3, [r3, #12]
 800b034:	613b      	str	r3, [r7, #16]
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	689b      	ldr	r3, [r3, #8]
 800b03c:	613b      	str	r3, [r7, #16]
 800b03e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b044:	2b00      	cmp	r3, #0
 800b046:	d002      	beq.n	800b04e <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800b048:	2301      	movs	r3, #1
 800b04a:	77fb      	strb	r3, [r7, #31]
 800b04c:	e000      	b.n	800b050 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800b04e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	2201      	movs	r2, #1
 800b054:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	2200      	movs	r2, #0
 800b05c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800b060:	7ffb      	ldrb	r3, [r7, #31]
}
 800b062:	4618      	mov	r0, r3
 800b064:	3720      	adds	r7, #32
 800b066:	46bd      	mov	sp, r7
 800b068:	bd80      	pop	{r7, pc}

0800b06a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b06a:	b580      	push	{r7, lr}
 800b06c:	b088      	sub	sp, #32
 800b06e:	af02      	add	r7, sp, #8
 800b070:	60f8      	str	r0, [r7, #12]
 800b072:	60b9      	str	r1, [r7, #8]
 800b074:	603b      	str	r3, [r7, #0]
 800b076:	4613      	mov	r3, r2
 800b078:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b07a:	2300      	movs	r3, #0
 800b07c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	685b      	ldr	r3, [r3, #4]
 800b082:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b086:	d112      	bne.n	800b0ae <HAL_SPI_Receive+0x44>
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	689b      	ldr	r3, [r3, #8]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d10e      	bne.n	800b0ae <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	2204      	movs	r2, #4
 800b094:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b098:	88fa      	ldrh	r2, [r7, #6]
 800b09a:	683b      	ldr	r3, [r7, #0]
 800b09c:	9300      	str	r3, [sp, #0]
 800b09e:	4613      	mov	r3, r2
 800b0a0:	68ba      	ldr	r2, [r7, #8]
 800b0a2:	68b9      	ldr	r1, [r7, #8]
 800b0a4:	68f8      	ldr	r0, [r7, #12]
 800b0a6:	f000 f910 	bl	800b2ca <HAL_SPI_TransmitReceive>
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	e109      	b.n	800b2c2 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800b0b4:	2b01      	cmp	r3, #1
 800b0b6:	d101      	bne.n	800b0bc <HAL_SPI_Receive+0x52>
 800b0b8:	2302      	movs	r3, #2
 800b0ba:	e102      	b.n	800b2c2 <HAL_SPI_Receive+0x258>
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	2201      	movs	r2, #1
 800b0c0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b0c4:	f7fb fd08 	bl	8006ad8 <HAL_GetTick>
 800b0c8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b0d0:	b2db      	uxtb	r3, r3
 800b0d2:	2b01      	cmp	r3, #1
 800b0d4:	d002      	beq.n	800b0dc <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800b0d6:	2302      	movs	r3, #2
 800b0d8:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b0da:	e0e9      	b.n	800b2b0 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800b0dc:	68bb      	ldr	r3, [r7, #8]
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d002      	beq.n	800b0e8 <HAL_SPI_Receive+0x7e>
 800b0e2:	88fb      	ldrh	r3, [r7, #6]
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d102      	bne.n	800b0ee <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800b0e8:	2301      	movs	r3, #1
 800b0ea:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b0ec:	e0e0      	b.n	800b2b0 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	2204      	movs	r2, #4
 800b0f2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	2200      	movs	r2, #0
 800b0fa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	68ba      	ldr	r2, [r7, #8]
 800b100:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	88fa      	ldrh	r2, [r7, #6]
 800b106:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	88fa      	ldrh	r2, [r7, #6]
 800b10e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	2200      	movs	r2, #0
 800b116:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	2200      	movs	r2, #0
 800b11c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	2200      	movs	r2, #0
 800b122:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	2200      	movs	r2, #0
 800b128:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	2200      	movs	r2, #0
 800b12e:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	68db      	ldr	r3, [r3, #12]
 800b134:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b138:	d908      	bls.n	800b14c <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	685a      	ldr	r2, [r3, #4]
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b148:	605a      	str	r2, [r3, #4]
 800b14a:	e007      	b.n	800b15c <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	685a      	ldr	r2, [r3, #4]
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b15a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	689b      	ldr	r3, [r3, #8]
 800b160:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b164:	d10f      	bne.n	800b186 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	681a      	ldr	r2, [r3, #0]
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b174:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	681a      	ldr	r2, [r3, #0]
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b184:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b190:	2b40      	cmp	r3, #64	; 0x40
 800b192:	d007      	beq.n	800b1a4 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	681a      	ldr	r2, [r3, #0]
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b1a2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	68db      	ldr	r3, [r3, #12]
 800b1a8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b1ac:	d867      	bhi.n	800b27e <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800b1ae:	e030      	b.n	800b212 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	689b      	ldr	r3, [r3, #8]
 800b1b6:	f003 0301 	and.w	r3, r3, #1
 800b1ba:	2b01      	cmp	r3, #1
 800b1bc:	d117      	bne.n	800b1ee <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	f103 020c 	add.w	r2, r3, #12
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1ca:	7812      	ldrb	r2, [r2, #0]
 800b1cc:	b2d2      	uxtb	r2, r2
 800b1ce:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1d4:	1c5a      	adds	r2, r3, #1
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b1e0:	b29b      	uxth	r3, r3
 800b1e2:	3b01      	subs	r3, #1
 800b1e4:	b29a      	uxth	r2, r3
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800b1ec:	e011      	b.n	800b212 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b1ee:	f7fb fc73 	bl	8006ad8 <HAL_GetTick>
 800b1f2:	4602      	mov	r2, r0
 800b1f4:	693b      	ldr	r3, [r7, #16]
 800b1f6:	1ad3      	subs	r3, r2, r3
 800b1f8:	683a      	ldr	r2, [r7, #0]
 800b1fa:	429a      	cmp	r2, r3
 800b1fc:	d803      	bhi.n	800b206 <HAL_SPI_Receive+0x19c>
 800b1fe:	683b      	ldr	r3, [r7, #0]
 800b200:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b204:	d102      	bne.n	800b20c <HAL_SPI_Receive+0x1a2>
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d102      	bne.n	800b212 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800b20c:	2303      	movs	r3, #3
 800b20e:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b210:	e04e      	b.n	800b2b0 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b218:	b29b      	uxth	r3, r3
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d1c8      	bne.n	800b1b0 <HAL_SPI_Receive+0x146>
 800b21e:	e034      	b.n	800b28a <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	689b      	ldr	r3, [r3, #8]
 800b226:	f003 0301 	and.w	r3, r3, #1
 800b22a:	2b01      	cmp	r3, #1
 800b22c:	d115      	bne.n	800b25a <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	68da      	ldr	r2, [r3, #12]
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b238:	b292      	uxth	r2, r2
 800b23a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b240:	1c9a      	adds	r2, r3, #2
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b24c:	b29b      	uxth	r3, r3
 800b24e:	3b01      	subs	r3, #1
 800b250:	b29a      	uxth	r2, r3
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800b258:	e011      	b.n	800b27e <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b25a:	f7fb fc3d 	bl	8006ad8 <HAL_GetTick>
 800b25e:	4602      	mov	r2, r0
 800b260:	693b      	ldr	r3, [r7, #16]
 800b262:	1ad3      	subs	r3, r2, r3
 800b264:	683a      	ldr	r2, [r7, #0]
 800b266:	429a      	cmp	r2, r3
 800b268:	d803      	bhi.n	800b272 <HAL_SPI_Receive+0x208>
 800b26a:	683b      	ldr	r3, [r7, #0]
 800b26c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b270:	d102      	bne.n	800b278 <HAL_SPI_Receive+0x20e>
 800b272:	683b      	ldr	r3, [r7, #0]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d102      	bne.n	800b27e <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800b278:	2303      	movs	r3, #3
 800b27a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b27c:	e018      	b.n	800b2b0 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b284:	b29b      	uxth	r3, r3
 800b286:	2b00      	cmp	r3, #0
 800b288:	d1ca      	bne.n	800b220 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b28a:	693a      	ldr	r2, [r7, #16]
 800b28c:	6839      	ldr	r1, [r7, #0]
 800b28e:	68f8      	ldr	r0, [r7, #12]
 800b290:	f001 f846 	bl	800c320 <SPI_EndRxTransaction>
 800b294:	4603      	mov	r3, r0
 800b296:	2b00      	cmp	r3, #0
 800b298:	d002      	beq.n	800b2a0 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	2220      	movs	r2, #32
 800b29e:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d002      	beq.n	800b2ae <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800b2a8:	2301      	movs	r3, #1
 800b2aa:	75fb      	strb	r3, [r7, #23]
 800b2ac:	e000      	b.n	800b2b0 <HAL_SPI_Receive+0x246>
  }

error :
 800b2ae:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	2201      	movs	r2, #1
 800b2b4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	2200      	movs	r2, #0
 800b2bc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800b2c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	3718      	adds	r7, #24
 800b2c6:	46bd      	mov	sp, r7
 800b2c8:	bd80      	pop	{r7, pc}

0800b2ca <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800b2ca:	b580      	push	{r7, lr}
 800b2cc:	b08a      	sub	sp, #40	; 0x28
 800b2ce:	af00      	add	r7, sp, #0
 800b2d0:	60f8      	str	r0, [r7, #12]
 800b2d2:	60b9      	str	r1, [r7, #8]
 800b2d4:	607a      	str	r2, [r7, #4]
 800b2d6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b2d8:	2301      	movs	r3, #1
 800b2da:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b2dc:	2300      	movs	r3, #0
 800b2de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800b2e8:	2b01      	cmp	r3, #1
 800b2ea:	d101      	bne.n	800b2f0 <HAL_SPI_TransmitReceive+0x26>
 800b2ec:	2302      	movs	r3, #2
 800b2ee:	e1fb      	b.n	800b6e8 <HAL_SPI_TransmitReceive+0x41e>
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	2201      	movs	r2, #1
 800b2f4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b2f8:	f7fb fbee 	bl	8006ad8 <HAL_GetTick>
 800b2fc:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b304:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	685b      	ldr	r3, [r3, #4]
 800b30a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800b30c:	887b      	ldrh	r3, [r7, #2]
 800b30e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800b310:	887b      	ldrh	r3, [r7, #2]
 800b312:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b314:	7efb      	ldrb	r3, [r7, #27]
 800b316:	2b01      	cmp	r3, #1
 800b318:	d00e      	beq.n	800b338 <HAL_SPI_TransmitReceive+0x6e>
 800b31a:	697b      	ldr	r3, [r7, #20]
 800b31c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b320:	d106      	bne.n	800b330 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	689b      	ldr	r3, [r3, #8]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d102      	bne.n	800b330 <HAL_SPI_TransmitReceive+0x66>
 800b32a:	7efb      	ldrb	r3, [r7, #27]
 800b32c:	2b04      	cmp	r3, #4
 800b32e:	d003      	beq.n	800b338 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800b330:	2302      	movs	r3, #2
 800b332:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800b336:	e1cd      	b.n	800b6d4 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b338:	68bb      	ldr	r3, [r7, #8]
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d005      	beq.n	800b34a <HAL_SPI_TransmitReceive+0x80>
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	2b00      	cmp	r3, #0
 800b342:	d002      	beq.n	800b34a <HAL_SPI_TransmitReceive+0x80>
 800b344:	887b      	ldrh	r3, [r7, #2]
 800b346:	2b00      	cmp	r3, #0
 800b348:	d103      	bne.n	800b352 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800b34a:	2301      	movs	r3, #1
 800b34c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800b350:	e1c0      	b.n	800b6d4 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b358:	b2db      	uxtb	r3, r3
 800b35a:	2b04      	cmp	r3, #4
 800b35c:	d003      	beq.n	800b366 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	2205      	movs	r2, #5
 800b362:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	2200      	movs	r2, #0
 800b36a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	687a      	ldr	r2, [r7, #4]
 800b370:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	887a      	ldrh	r2, [r7, #2]
 800b376:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	887a      	ldrh	r2, [r7, #2]
 800b37e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	68ba      	ldr	r2, [r7, #8]
 800b386:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	887a      	ldrh	r2, [r7, #2]
 800b38c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	887a      	ldrh	r2, [r7, #2]
 800b392:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	2200      	movs	r2, #0
 800b398:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	2200      	movs	r2, #0
 800b39e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	68db      	ldr	r3, [r3, #12]
 800b3a4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b3a8:	d802      	bhi.n	800b3b0 <HAL_SPI_TransmitReceive+0xe6>
 800b3aa:	8a3b      	ldrh	r3, [r7, #16]
 800b3ac:	2b01      	cmp	r3, #1
 800b3ae:	d908      	bls.n	800b3c2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	685a      	ldr	r2, [r3, #4]
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b3be:	605a      	str	r2, [r3, #4]
 800b3c0:	e007      	b.n	800b3d2 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	685a      	ldr	r2, [r3, #4]
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b3d0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b3dc:	2b40      	cmp	r3, #64	; 0x40
 800b3de:	d007      	beq.n	800b3f0 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	681a      	ldr	r2, [r3, #0]
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b3ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	68db      	ldr	r3, [r3, #12]
 800b3f4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b3f8:	d97c      	bls.n	800b4f4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	685b      	ldr	r3, [r3, #4]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d002      	beq.n	800b408 <HAL_SPI_TransmitReceive+0x13e>
 800b402:	8a7b      	ldrh	r3, [r7, #18]
 800b404:	2b01      	cmp	r3, #1
 800b406:	d169      	bne.n	800b4dc <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b40c:	881a      	ldrh	r2, [r3, #0]
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b418:	1c9a      	adds	r2, r3, #2
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b422:	b29b      	uxth	r3, r3
 800b424:	3b01      	subs	r3, #1
 800b426:	b29a      	uxth	r2, r3
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b42c:	e056      	b.n	800b4dc <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	689b      	ldr	r3, [r3, #8]
 800b434:	f003 0302 	and.w	r3, r3, #2
 800b438:	2b02      	cmp	r3, #2
 800b43a:	d11b      	bne.n	800b474 <HAL_SPI_TransmitReceive+0x1aa>
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b440:	b29b      	uxth	r3, r3
 800b442:	2b00      	cmp	r3, #0
 800b444:	d016      	beq.n	800b474 <HAL_SPI_TransmitReceive+0x1aa>
 800b446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b448:	2b01      	cmp	r3, #1
 800b44a:	d113      	bne.n	800b474 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b450:	881a      	ldrh	r2, [r3, #0]
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b45c:	1c9a      	adds	r2, r3, #2
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b466:	b29b      	uxth	r3, r3
 800b468:	3b01      	subs	r3, #1
 800b46a:	b29a      	uxth	r2, r3
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b470:	2300      	movs	r3, #0
 800b472:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	689b      	ldr	r3, [r3, #8]
 800b47a:	f003 0301 	and.w	r3, r3, #1
 800b47e:	2b01      	cmp	r3, #1
 800b480:	d11c      	bne.n	800b4bc <HAL_SPI_TransmitReceive+0x1f2>
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b488:	b29b      	uxth	r3, r3
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d016      	beq.n	800b4bc <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	68da      	ldr	r2, [r3, #12]
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b498:	b292      	uxth	r2, r2
 800b49a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4a0:	1c9a      	adds	r2, r3, #2
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b4ac:	b29b      	uxth	r3, r3
 800b4ae:	3b01      	subs	r3, #1
 800b4b0:	b29a      	uxth	r2, r3
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b4b8:	2301      	movs	r3, #1
 800b4ba:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b4bc:	f7fb fb0c 	bl	8006ad8 <HAL_GetTick>
 800b4c0:	4602      	mov	r2, r0
 800b4c2:	69fb      	ldr	r3, [r7, #28]
 800b4c4:	1ad3      	subs	r3, r2, r3
 800b4c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b4c8:	429a      	cmp	r2, r3
 800b4ca:	d807      	bhi.n	800b4dc <HAL_SPI_TransmitReceive+0x212>
 800b4cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b4d2:	d003      	beq.n	800b4dc <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800b4d4:	2303      	movs	r3, #3
 800b4d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800b4da:	e0fb      	b.n	800b6d4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b4e0:	b29b      	uxth	r3, r3
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d1a3      	bne.n	800b42e <HAL_SPI_TransmitReceive+0x164>
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b4ec:	b29b      	uxth	r3, r3
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d19d      	bne.n	800b42e <HAL_SPI_TransmitReceive+0x164>
 800b4f2:	e0df      	b.n	800b6b4 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	685b      	ldr	r3, [r3, #4]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d003      	beq.n	800b504 <HAL_SPI_TransmitReceive+0x23a>
 800b4fc:	8a7b      	ldrh	r3, [r7, #18]
 800b4fe:	2b01      	cmp	r3, #1
 800b500:	f040 80cb 	bne.w	800b69a <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b508:	b29b      	uxth	r3, r3
 800b50a:	2b01      	cmp	r3, #1
 800b50c:	d912      	bls.n	800b534 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b512:	881a      	ldrh	r2, [r3, #0]
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b51e:	1c9a      	adds	r2, r3, #2
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b528:	b29b      	uxth	r3, r3
 800b52a:	3b02      	subs	r3, #2
 800b52c:	b29a      	uxth	r2, r3
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b532:	e0b2      	b.n	800b69a <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	330c      	adds	r3, #12
 800b53e:	7812      	ldrb	r2, [r2, #0]
 800b540:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b546:	1c5a      	adds	r2, r3, #1
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b550:	b29b      	uxth	r3, r3
 800b552:	3b01      	subs	r3, #1
 800b554:	b29a      	uxth	r2, r3
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b55a:	e09e      	b.n	800b69a <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	689b      	ldr	r3, [r3, #8]
 800b562:	f003 0302 	and.w	r3, r3, #2
 800b566:	2b02      	cmp	r3, #2
 800b568:	d134      	bne.n	800b5d4 <HAL_SPI_TransmitReceive+0x30a>
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b56e:	b29b      	uxth	r3, r3
 800b570:	2b00      	cmp	r3, #0
 800b572:	d02f      	beq.n	800b5d4 <HAL_SPI_TransmitReceive+0x30a>
 800b574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b576:	2b01      	cmp	r3, #1
 800b578:	d12c      	bne.n	800b5d4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b57e:	b29b      	uxth	r3, r3
 800b580:	2b01      	cmp	r3, #1
 800b582:	d912      	bls.n	800b5aa <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b588:	881a      	ldrh	r2, [r3, #0]
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b594:	1c9a      	adds	r2, r3, #2
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b59e:	b29b      	uxth	r3, r3
 800b5a0:	3b02      	subs	r3, #2
 800b5a2:	b29a      	uxth	r2, r3
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b5a8:	e012      	b.n	800b5d0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	330c      	adds	r3, #12
 800b5b4:	7812      	ldrb	r2, [r2, #0]
 800b5b6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5bc:	1c5a      	adds	r2, r3, #1
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b5c6:	b29b      	uxth	r3, r3
 800b5c8:	3b01      	subs	r3, #1
 800b5ca:	b29a      	uxth	r2, r3
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	689b      	ldr	r3, [r3, #8]
 800b5da:	f003 0301 	and.w	r3, r3, #1
 800b5de:	2b01      	cmp	r3, #1
 800b5e0:	d148      	bne.n	800b674 <HAL_SPI_TransmitReceive+0x3aa>
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b5e8:	b29b      	uxth	r3, r3
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d042      	beq.n	800b674 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b5f4:	b29b      	uxth	r3, r3
 800b5f6:	2b01      	cmp	r3, #1
 800b5f8:	d923      	bls.n	800b642 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	68da      	ldr	r2, [r3, #12]
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b604:	b292      	uxth	r2, r2
 800b606:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b60c:	1c9a      	adds	r2, r3, #2
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b618:	b29b      	uxth	r3, r3
 800b61a:	3b02      	subs	r3, #2
 800b61c:	b29a      	uxth	r2, r3
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b62a:	b29b      	uxth	r3, r3
 800b62c:	2b01      	cmp	r3, #1
 800b62e:	d81f      	bhi.n	800b670 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	685a      	ldr	r2, [r3, #4]
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b63e:	605a      	str	r2, [r3, #4]
 800b640:	e016      	b.n	800b670 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	f103 020c 	add.w	r2, r3, #12
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b64e:	7812      	ldrb	r2, [r2, #0]
 800b650:	b2d2      	uxtb	r2, r2
 800b652:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b658:	1c5a      	adds	r2, r3, #1
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b664:	b29b      	uxth	r3, r3
 800b666:	3b01      	subs	r3, #1
 800b668:	b29a      	uxth	r2, r3
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b670:	2301      	movs	r3, #1
 800b672:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b674:	f7fb fa30 	bl	8006ad8 <HAL_GetTick>
 800b678:	4602      	mov	r2, r0
 800b67a:	69fb      	ldr	r3, [r7, #28]
 800b67c:	1ad3      	subs	r3, r2, r3
 800b67e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b680:	429a      	cmp	r2, r3
 800b682:	d803      	bhi.n	800b68c <HAL_SPI_TransmitReceive+0x3c2>
 800b684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b686:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b68a:	d102      	bne.n	800b692 <HAL_SPI_TransmitReceive+0x3c8>
 800b68c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d103      	bne.n	800b69a <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800b692:	2303      	movs	r3, #3
 800b694:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800b698:	e01c      	b.n	800b6d4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b69e:	b29b      	uxth	r3, r3
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	f47f af5b 	bne.w	800b55c <HAL_SPI_TransmitReceive+0x292>
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b6ac:	b29b      	uxth	r3, r3
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	f47f af54 	bne.w	800b55c <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b6b4:	69fa      	ldr	r2, [r7, #28]
 800b6b6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b6b8:	68f8      	ldr	r0, [r7, #12]
 800b6ba:	f000 fe89 	bl	800c3d0 <SPI_EndRxTxTransaction>
 800b6be:	4603      	mov	r3, r0
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d006      	beq.n	800b6d2 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800b6c4:	2301      	movs	r3, #1
 800b6c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	2220      	movs	r2, #32
 800b6ce:	661a      	str	r2, [r3, #96]	; 0x60
 800b6d0:	e000      	b.n	800b6d4 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800b6d2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	2201      	movs	r2, #1
 800b6d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	2200      	movs	r2, #0
 800b6e0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800b6e4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	3728      	adds	r7, #40	; 0x28
 800b6ec:	46bd      	mov	sp, r7
 800b6ee:	bd80      	pop	{r7, pc}

0800b6f0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800b6f0:	b580      	push	{r7, lr}
 800b6f2:	b086      	sub	sp, #24
 800b6f4:	af00      	add	r7, sp, #0
 800b6f6:	60f8      	str	r0, [r7, #12]
 800b6f8:	60b9      	str	r1, [r7, #8]
 800b6fa:	4613      	mov	r3, r2
 800b6fc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b6fe:	2300      	movs	r3, #0
 800b700:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800b708:	2b01      	cmp	r3, #1
 800b70a:	d101      	bne.n	800b710 <HAL_SPI_Transmit_DMA+0x20>
 800b70c:	2302      	movs	r3, #2
 800b70e:	e0d8      	b.n	800b8c2 <HAL_SPI_Transmit_DMA+0x1d2>
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	2201      	movs	r2, #1
 800b714:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b71e:	b2db      	uxtb	r3, r3
 800b720:	2b01      	cmp	r3, #1
 800b722:	d002      	beq.n	800b72a <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800b724:	2302      	movs	r3, #2
 800b726:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b728:	e0c6      	b.n	800b8b8 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 800b72a:	68bb      	ldr	r3, [r7, #8]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d002      	beq.n	800b736 <HAL_SPI_Transmit_DMA+0x46>
 800b730:	88fb      	ldrh	r3, [r7, #6]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d102      	bne.n	800b73c <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800b736:	2301      	movs	r3, #1
 800b738:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b73a:	e0bd      	b.n	800b8b8 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	2203      	movs	r2, #3
 800b740:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	2200      	movs	r2, #0
 800b748:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	68ba      	ldr	r2, [r7, #8]
 800b74e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	88fa      	ldrh	r2, [r7, #6]
 800b754:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	88fa      	ldrh	r2, [r7, #6]
 800b75a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	2200      	movs	r2, #0
 800b760:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	2200      	movs	r2, #0
 800b766:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	2200      	movs	r2, #0
 800b76c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	2200      	movs	r2, #0
 800b772:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	2200      	movs	r2, #0
 800b77a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	689b      	ldr	r3, [r3, #8]
 800b782:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b786:	d10f      	bne.n	800b7a8 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	681a      	ldr	r2, [r3, #0]
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b796:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	681a      	ldr	r2, [r3, #0]
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b7a6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7ac:	4a47      	ldr	r2, [pc, #284]	; (800b8cc <HAL_SPI_Transmit_DMA+0x1dc>)
 800b7ae:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7b4:	4a46      	ldr	r2, [pc, #280]	; (800b8d0 <HAL_SPI_Transmit_DMA+0x1e0>)
 800b7b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7bc:	4a45      	ldr	r2, [pc, #276]	; (800b8d4 <HAL_SPI_Transmit_DMA+0x1e4>)
 800b7be:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	685a      	ldr	r2, [r3, #4]
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b7d6:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	68db      	ldr	r3, [r3, #12]
 800b7dc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b7e0:	d82d      	bhi.n	800b83e <HAL_SPI_Transmit_DMA+0x14e>
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7e6:	699b      	ldr	r3, [r3, #24]
 800b7e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b7ec:	d127      	bne.n	800b83e <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b7f2:	b29b      	uxth	r3, r3
 800b7f4:	f003 0301 	and.w	r3, r3, #1
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d10f      	bne.n	800b81c <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	685a      	ldr	r2, [r3, #4]
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b80a:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b810:	b29b      	uxth	r3, r3
 800b812:	085b      	lsrs	r3, r3, #1
 800b814:	b29a      	uxth	r2, r3
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b81a:	e010      	b.n	800b83e <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	685a      	ldr	r2, [r3, #4]
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b82a:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b830:	b29b      	uxth	r3, r3
 800b832:	085b      	lsrs	r3, r3, #1
 800b834:	b29b      	uxth	r3, r3
 800b836:	3301      	adds	r3, #1
 800b838:	b29a      	uxth	r2, r3
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b846:	4619      	mov	r1, r3
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	330c      	adds	r3, #12
 800b84e:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b854:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800b856:	f7fb fb6b 	bl	8006f30 <HAL_DMA_Start_IT>
 800b85a:	4603      	mov	r3, r0
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d00c      	beq.n	800b87a <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b864:	f043 0210 	orr.w	r2, r3, #16
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800b86c:	2301      	movs	r3, #1
 800b86e:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	2201      	movs	r2, #1
 800b874:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800b878:	e01e      	b.n	800b8b8 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b884:	2b40      	cmp	r3, #64	; 0x40
 800b886:	d007      	beq.n	800b898 <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	681a      	ldr	r2, [r3, #0]
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b896:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	685a      	ldr	r2, [r3, #4]
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	f042 0220 	orr.w	r2, r2, #32
 800b8a6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	685a      	ldr	r2, [r3, #4]
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	f042 0202 	orr.w	r2, r2, #2
 800b8b6:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800b8c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	3718      	adds	r7, #24
 800b8c6:	46bd      	mov	sp, r7
 800b8c8:	bd80      	pop	{r7, pc}
 800b8ca:	bf00      	nop
 800b8cc:	0800c027 	.word	0x0800c027
 800b8d0:	0800be49 	.word	0x0800be49
 800b8d4:	0800c07b 	.word	0x0800c07b

0800b8d8 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800b8d8:	b580      	push	{r7, lr}
 800b8da:	b086      	sub	sp, #24
 800b8dc:	af00      	add	r7, sp, #0
 800b8de:	60f8      	str	r0, [r7, #12]
 800b8e0:	60b9      	str	r1, [r7, #8]
 800b8e2:	607a      	str	r2, [r7, #4]
 800b8e4:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800b8f0:	2b01      	cmp	r3, #1
 800b8f2:	d101      	bne.n	800b8f8 <HAL_SPI_TransmitReceive_DMA+0x20>
 800b8f4:	2302      	movs	r3, #2
 800b8f6:	e16c      	b.n	800bbd2 <HAL_SPI_TransmitReceive_DMA+0x2fa>
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	2201      	movs	r2, #1
 800b8fc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b906:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	685b      	ldr	r3, [r3, #4]
 800b90c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800b90e:	7dbb      	ldrb	r3, [r7, #22]
 800b910:	2b01      	cmp	r3, #1
 800b912:	d00d      	beq.n	800b930 <HAL_SPI_TransmitReceive_DMA+0x58>
 800b914:	693b      	ldr	r3, [r7, #16]
 800b916:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b91a:	d106      	bne.n	800b92a <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	689b      	ldr	r3, [r3, #8]
 800b920:	2b00      	cmp	r3, #0
 800b922:	d102      	bne.n	800b92a <HAL_SPI_TransmitReceive_DMA+0x52>
 800b924:	7dbb      	ldrb	r3, [r7, #22]
 800b926:	2b04      	cmp	r3, #4
 800b928:	d002      	beq.n	800b930 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 800b92a:	2302      	movs	r3, #2
 800b92c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b92e:	e14b      	b.n	800bbc8 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b930:	68bb      	ldr	r3, [r7, #8]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d005      	beq.n	800b942 <HAL_SPI_TransmitReceive_DMA+0x6a>
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d002      	beq.n	800b942 <HAL_SPI_TransmitReceive_DMA+0x6a>
 800b93c:	887b      	ldrh	r3, [r7, #2]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d102      	bne.n	800b948 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 800b942:	2301      	movs	r3, #1
 800b944:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b946:	e13f      	b.n	800bbc8 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b94e:	b2db      	uxtb	r3, r3
 800b950:	2b04      	cmp	r3, #4
 800b952:	d003      	beq.n	800b95c <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	2205      	movs	r2, #5
 800b958:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	2200      	movs	r2, #0
 800b960:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	68ba      	ldr	r2, [r7, #8]
 800b966:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	887a      	ldrh	r2, [r7, #2]
 800b96c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	887a      	ldrh	r2, [r7, #2]
 800b972:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	687a      	ldr	r2, [r7, #4]
 800b978:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	887a      	ldrh	r2, [r7, #2]
 800b97e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	887a      	ldrh	r2, [r7, #2]
 800b986:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	2200      	movs	r2, #0
 800b98e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	2200      	movs	r2, #0
 800b994:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	685a      	ldr	r2, [r3, #4]
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 800b9a4:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	68db      	ldr	r3, [r3, #12]
 800b9aa:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b9ae:	d908      	bls.n	800b9c2 <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	685a      	ldr	r2, [r3, #4]
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b9be:	605a      	str	r2, [r3, #4]
 800b9c0:	e06f      	b.n	800baa2 <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	685a      	ldr	r2, [r3, #4]
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b9d0:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b9d6:	699b      	ldr	r3, [r3, #24]
 800b9d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b9dc:	d126      	bne.n	800ba2c <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800b9e2:	f003 0301 	and.w	r3, r3, #1
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d10f      	bne.n	800ba0a <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	685a      	ldr	r2, [r3, #4]
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b9f8:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b9fe:	b29b      	uxth	r3, r3
 800ba00:	085b      	lsrs	r3, r3, #1
 800ba02:	b29a      	uxth	r2, r3
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ba08:	e010      	b.n	800ba2c <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	685a      	ldr	r2, [r3, #4]
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ba18:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba1e:	b29b      	uxth	r3, r3
 800ba20:	085b      	lsrs	r3, r3, #1
 800ba22:	b29b      	uxth	r3, r3
 800ba24:	3301      	adds	r3, #1
 800ba26:	b29a      	uxth	r2, r3
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba30:	699b      	ldr	r3, [r3, #24]
 800ba32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ba36:	d134      	bne.n	800baa2 <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	685a      	ldr	r2, [r3, #4]
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800ba46:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ba4e:	b29b      	uxth	r3, r3
 800ba50:	f003 0301 	and.w	r3, r3, #1
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d111      	bne.n	800ba7c <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	685a      	ldr	r2, [r3, #4]
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ba66:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ba6e:	b29b      	uxth	r3, r3
 800ba70:	085b      	lsrs	r3, r3, #1
 800ba72:	b29a      	uxth	r2, r3
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800ba7a:	e012      	b.n	800baa2 <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	685a      	ldr	r2, [r3, #4]
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ba8a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ba92:	b29b      	uxth	r3, r3
 800ba94:	085b      	lsrs	r3, r3, #1
 800ba96:	b29b      	uxth	r3, r3
 800ba98:	3301      	adds	r3, #1
 800ba9a:	b29a      	uxth	r2, r3
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800baa8:	b2db      	uxtb	r3, r3
 800baaa:	2b04      	cmp	r3, #4
 800baac:	d108      	bne.n	800bac0 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bab2:	4a4a      	ldr	r2, [pc, #296]	; (800bbdc <HAL_SPI_TransmitReceive_DMA+0x304>)
 800bab4:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800baba:	4a49      	ldr	r2, [pc, #292]	; (800bbe0 <HAL_SPI_TransmitReceive_DMA+0x308>)
 800babc:	62da      	str	r2, [r3, #44]	; 0x2c
 800babe:	e007      	b.n	800bad0 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bac4:	4a47      	ldr	r2, [pc, #284]	; (800bbe4 <HAL_SPI_TransmitReceive_DMA+0x30c>)
 800bac6:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bacc:	4a46      	ldr	r2, [pc, #280]	; (800bbe8 <HAL_SPI_TransmitReceive_DMA+0x310>)
 800bace:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bad4:	4a45      	ldr	r2, [pc, #276]	; (800bbec <HAL_SPI_TransmitReceive_DMA+0x314>)
 800bad6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800badc:	2200      	movs	r2, #0
 800bade:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	330c      	adds	r3, #12
 800baea:	4619      	mov	r1, r3
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800baf0:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800baf8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800bafa:	f7fb fa19 	bl	8006f30 <HAL_DMA_Start_IT>
 800bafe:	4603      	mov	r3, r0
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d00c      	beq.n	800bb1e <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bb08:	f043 0210 	orr.w	r2, r3, #16
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800bb10:	2301      	movs	r3, #1
 800bb12:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	2201      	movs	r2, #1
 800bb18:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800bb1c:	e054      	b.n	800bbc8 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	685a      	ldr	r2, [r3, #4]
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	f042 0201 	orr.w	r2, r2, #1
 800bb2c:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb32:	2200      	movs	r2, #0
 800bb34:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb3a:	2200      	movs	r2, #0
 800bb3c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb42:	2200      	movs	r2, #0
 800bb44:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb4a:	2200      	movs	r2, #0
 800bb4c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb56:	4619      	mov	r1, r3
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	330c      	adds	r3, #12
 800bb5e:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb64:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800bb66:	f7fb f9e3 	bl	8006f30 <HAL_DMA_Start_IT>
 800bb6a:	4603      	mov	r3, r0
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d00c      	beq.n	800bb8a <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bb74:	f043 0210 	orr.w	r2, r3, #16
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800bb7c:	2301      	movs	r3, #1
 800bb7e:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	2201      	movs	r2, #1
 800bb84:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800bb88:	e01e      	b.n	800bbc8 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb94:	2b40      	cmp	r3, #64	; 0x40
 800bb96:	d007      	beq.n	800bba8 <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	681a      	ldr	r2, [r3, #0]
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bba6:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	685a      	ldr	r2, [r3, #4]
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	f042 0220 	orr.w	r2, r2, #32
 800bbb6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	685a      	ldr	r2, [r3, #4]
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	f042 0202 	orr.w	r2, r2, #2
 800bbc6:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	2200      	movs	r2, #0
 800bbcc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800bbd0:	7dfb      	ldrb	r3, [r7, #23]
}
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	3718      	adds	r7, #24
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	bd80      	pop	{r7, pc}
 800bbda:	bf00      	nop
 800bbdc:	0800c043 	.word	0x0800c043
 800bbe0:	0800beef 	.word	0x0800beef
 800bbe4:	0800c05f 	.word	0x0800c05f
 800bbe8:	0800bf97 	.word	0x0800bf97
 800bbec:	0800c07b 	.word	0x0800c07b

0800bbf0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b088      	sub	sp, #32
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	685b      	ldr	r3, [r3, #4]
 800bbfe:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	689b      	ldr	r3, [r3, #8]
 800bc06:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800bc08:	69bb      	ldr	r3, [r7, #24]
 800bc0a:	099b      	lsrs	r3, r3, #6
 800bc0c:	f003 0301 	and.w	r3, r3, #1
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d10f      	bne.n	800bc34 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800bc14:	69bb      	ldr	r3, [r7, #24]
 800bc16:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d00a      	beq.n	800bc34 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800bc1e:	69fb      	ldr	r3, [r7, #28]
 800bc20:	099b      	lsrs	r3, r3, #6
 800bc22:	f003 0301 	and.w	r3, r3, #1
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d004      	beq.n	800bc34 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc2e:	6878      	ldr	r0, [r7, #4]
 800bc30:	4798      	blx	r3
    return;
 800bc32:	e0d7      	b.n	800bde4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800bc34:	69bb      	ldr	r3, [r7, #24]
 800bc36:	085b      	lsrs	r3, r3, #1
 800bc38:	f003 0301 	and.w	r3, r3, #1
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d00a      	beq.n	800bc56 <HAL_SPI_IRQHandler+0x66>
 800bc40:	69fb      	ldr	r3, [r7, #28]
 800bc42:	09db      	lsrs	r3, r3, #7
 800bc44:	f003 0301 	and.w	r3, r3, #1
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d004      	beq.n	800bc56 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bc50:	6878      	ldr	r0, [r7, #4]
 800bc52:	4798      	blx	r3
    return;
 800bc54:	e0c6      	b.n	800bde4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800bc56:	69bb      	ldr	r3, [r7, #24]
 800bc58:	095b      	lsrs	r3, r3, #5
 800bc5a:	f003 0301 	and.w	r3, r3, #1
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d10c      	bne.n	800bc7c <HAL_SPI_IRQHandler+0x8c>
 800bc62:	69bb      	ldr	r3, [r7, #24]
 800bc64:	099b      	lsrs	r3, r3, #6
 800bc66:	f003 0301 	and.w	r3, r3, #1
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d106      	bne.n	800bc7c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800bc6e:	69bb      	ldr	r3, [r7, #24]
 800bc70:	0a1b      	lsrs	r3, r3, #8
 800bc72:	f003 0301 	and.w	r3, r3, #1
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	f000 80b4 	beq.w	800bde4 <HAL_SPI_IRQHandler+0x1f4>
 800bc7c:	69fb      	ldr	r3, [r7, #28]
 800bc7e:	095b      	lsrs	r3, r3, #5
 800bc80:	f003 0301 	and.w	r3, r3, #1
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	f000 80ad 	beq.w	800bde4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800bc8a:	69bb      	ldr	r3, [r7, #24]
 800bc8c:	099b      	lsrs	r3, r3, #6
 800bc8e:	f003 0301 	and.w	r3, r3, #1
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d023      	beq.n	800bcde <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bc9c:	b2db      	uxtb	r3, r3
 800bc9e:	2b03      	cmp	r3, #3
 800bca0:	d011      	beq.n	800bcc6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bca6:	f043 0204 	orr.w	r2, r3, #4
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bcae:	2300      	movs	r3, #0
 800bcb0:	617b      	str	r3, [r7, #20]
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	68db      	ldr	r3, [r3, #12]
 800bcb8:	617b      	str	r3, [r7, #20]
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	689b      	ldr	r3, [r3, #8]
 800bcc0:	617b      	str	r3, [r7, #20]
 800bcc2:	697b      	ldr	r3, [r7, #20]
 800bcc4:	e00b      	b.n	800bcde <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	613b      	str	r3, [r7, #16]
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	68db      	ldr	r3, [r3, #12]
 800bcd0:	613b      	str	r3, [r7, #16]
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	689b      	ldr	r3, [r3, #8]
 800bcd8:	613b      	str	r3, [r7, #16]
 800bcda:	693b      	ldr	r3, [r7, #16]
        return;
 800bcdc:	e082      	b.n	800bde4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800bcde:	69bb      	ldr	r3, [r7, #24]
 800bce0:	095b      	lsrs	r3, r3, #5
 800bce2:	f003 0301 	and.w	r3, r3, #1
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d014      	beq.n	800bd14 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bcee:	f043 0201 	orr.w	r2, r3, #1
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800bcf6:	2300      	movs	r3, #0
 800bcf8:	60fb      	str	r3, [r7, #12]
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	689b      	ldr	r3, [r3, #8]
 800bd00:	60fb      	str	r3, [r7, #12]
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	681a      	ldr	r2, [r3, #0]
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bd10:	601a      	str	r2, [r3, #0]
 800bd12:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800bd14:	69bb      	ldr	r3, [r7, #24]
 800bd16:	0a1b      	lsrs	r3, r3, #8
 800bd18:	f003 0301 	and.w	r3, r3, #1
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d00c      	beq.n	800bd3a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bd24:	f043 0208 	orr.w	r2, r3, #8
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800bd2c:	2300      	movs	r3, #0
 800bd2e:	60bb      	str	r3, [r7, #8]
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	689b      	ldr	r3, [r3, #8]
 800bd36:	60bb      	str	r3, [r7, #8]
 800bd38:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d04f      	beq.n	800bde2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	685a      	ldr	r2, [r3, #4]
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800bd50:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	2201      	movs	r2, #1
 800bd56:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800bd5a:	69fb      	ldr	r3, [r7, #28]
 800bd5c:	f003 0302 	and.w	r3, r3, #2
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d104      	bne.n	800bd6e <HAL_SPI_IRQHandler+0x17e>
 800bd64:	69fb      	ldr	r3, [r7, #28]
 800bd66:	f003 0301 	and.w	r3, r3, #1
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d034      	beq.n	800bdd8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	685a      	ldr	r2, [r3, #4]
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	f022 0203 	bic.w	r2, r2, #3
 800bd7c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d011      	beq.n	800bdaa <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bd8a:	4a18      	ldr	r2, [pc, #96]	; (800bdec <HAL_SPI_IRQHandler+0x1fc>)
 800bd8c:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bd92:	4618      	mov	r0, r3
 800bd94:	f7fb f96a 	bl	800706c <HAL_DMA_Abort_IT>
 800bd98:	4603      	mov	r3, r0
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d005      	beq.n	800bdaa <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bda2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d016      	beq.n	800bde0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bdb6:	4a0d      	ldr	r2, [pc, #52]	; (800bdec <HAL_SPI_IRQHandler+0x1fc>)
 800bdb8:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bdbe:	4618      	mov	r0, r3
 800bdc0:	f7fb f954 	bl	800706c <HAL_DMA_Abort_IT>
 800bdc4:	4603      	mov	r3, r0
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d00a      	beq.n	800bde0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bdce:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800bdd6:	e003      	b.n	800bde0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800bdd8:	6878      	ldr	r0, [r7, #4]
 800bdda:	f7f8 ff57 	bl	8004c8c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800bdde:	e000      	b.n	800bde2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800bde0:	bf00      	nop
    return;
 800bde2:	bf00      	nop
  }
}
 800bde4:	3720      	adds	r7, #32
 800bde6:	46bd      	mov	sp, r7
 800bde8:	bd80      	pop	{r7, pc}
 800bdea:	bf00      	nop
 800bdec:	0800c0bb 	.word	0x0800c0bb

0800bdf0 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800bdf0:	b480      	push	{r7}
 800bdf2:	b083      	sub	sp, #12
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800bdf8:	bf00      	nop
 800bdfa:	370c      	adds	r7, #12
 800bdfc:	46bd      	mov	sp, r7
 800bdfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be02:	4770      	bx	lr

0800be04 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800be04:	b480      	push	{r7}
 800be06:	b083      	sub	sp, #12
 800be08:	af00      	add	r7, sp, #0
 800be0a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800be0c:	bf00      	nop
 800be0e:	370c      	adds	r7, #12
 800be10:	46bd      	mov	sp, r7
 800be12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be16:	4770      	bx	lr

0800be18 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800be18:	b480      	push	{r7}
 800be1a:	b083      	sub	sp, #12
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800be20:	bf00      	nop
 800be22:	370c      	adds	r7, #12
 800be24:	46bd      	mov	sp, r7
 800be26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2a:	4770      	bx	lr

0800be2c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800be2c:	b480      	push	{r7}
 800be2e:	b083      	sub	sp, #12
 800be30:	af00      	add	r7, sp, #0
 800be32:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800be3a:	b2db      	uxtb	r3, r3
}
 800be3c:	4618      	mov	r0, r3
 800be3e:	370c      	adds	r7, #12
 800be40:	46bd      	mov	sp, r7
 800be42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be46:	4770      	bx	lr

0800be48 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800be48:	b580      	push	{r7, lr}
 800be4a:	b086      	sub	sp, #24
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be54:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800be56:	f7fa fe3f 	bl	8006ad8 <HAL_GetTick>
 800be5a:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	f003 0320 	and.w	r3, r3, #32
 800be66:	2b20      	cmp	r3, #32
 800be68:	d03b      	beq.n	800bee2 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800be6a:	697b      	ldr	r3, [r7, #20]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	685a      	ldr	r2, [r3, #4]
 800be70:	697b      	ldr	r3, [r7, #20]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	f022 0220 	bic.w	r2, r2, #32
 800be78:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800be7a:	697b      	ldr	r3, [r7, #20]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	685a      	ldr	r2, [r3, #4]
 800be80:	697b      	ldr	r3, [r7, #20]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	f022 0202 	bic.w	r2, r2, #2
 800be88:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800be8a:	693a      	ldr	r2, [r7, #16]
 800be8c:	2164      	movs	r1, #100	; 0x64
 800be8e:	6978      	ldr	r0, [r7, #20]
 800be90:	f000 fa9e 	bl	800c3d0 <SPI_EndRxTxTransaction>
 800be94:	4603      	mov	r3, r0
 800be96:	2b00      	cmp	r3, #0
 800be98:	d005      	beq.n	800bea6 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800be9a:	697b      	ldr	r3, [r7, #20]
 800be9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800be9e:	f043 0220 	orr.w	r2, r3, #32
 800bea2:	697b      	ldr	r3, [r7, #20]
 800bea4:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bea6:	697b      	ldr	r3, [r7, #20]
 800bea8:	689b      	ldr	r3, [r3, #8]
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d10a      	bne.n	800bec4 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800beae:	2300      	movs	r3, #0
 800beb0:	60fb      	str	r3, [r7, #12]
 800beb2:	697b      	ldr	r3, [r7, #20]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	68db      	ldr	r3, [r3, #12]
 800beb8:	60fb      	str	r3, [r7, #12]
 800beba:	697b      	ldr	r3, [r7, #20]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	689b      	ldr	r3, [r3, #8]
 800bec0:	60fb      	str	r3, [r7, #12]
 800bec2:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800bec4:	697b      	ldr	r3, [r7, #20]
 800bec6:	2200      	movs	r2, #0
 800bec8:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800beca:	697b      	ldr	r3, [r7, #20]
 800becc:	2201      	movs	r2, #1
 800bece:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bed2:	697b      	ldr	r3, [r7, #20]
 800bed4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d003      	beq.n	800bee2 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800beda:	6978      	ldr	r0, [r7, #20]
 800bedc:	f7f8 fed6 	bl	8004c8c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800bee0:	e002      	b.n	800bee8 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800bee2:	6978      	ldr	r0, [r7, #20]
 800bee4:	f7f8 febb 	bl	8004c5e <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bee8:	3718      	adds	r7, #24
 800beea:	46bd      	mov	sp, r7
 800beec:	bd80      	pop	{r7, pc}

0800beee <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800beee:	b580      	push	{r7, lr}
 800bef0:	b084      	sub	sp, #16
 800bef2:	af00      	add	r7, sp, #0
 800bef4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800befa:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800befc:	f7fa fdec 	bl	8006ad8 <HAL_GetTick>
 800bf00:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	f003 0320 	and.w	r3, r3, #32
 800bf0c:	2b20      	cmp	r3, #32
 800bf0e:	d03c      	beq.n	800bf8a <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	685a      	ldr	r2, [r3, #4]
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	f022 0220 	bic.w	r2, r2, #32
 800bf1e:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	689b      	ldr	r3, [r3, #8]
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d10d      	bne.n	800bf44 <SPI_DMAReceiveCplt+0x56>
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	685b      	ldr	r3, [r3, #4]
 800bf2c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bf30:	d108      	bne.n	800bf44 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	685a      	ldr	r2, [r3, #4]
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	f022 0203 	bic.w	r2, r2, #3
 800bf40:	605a      	str	r2, [r3, #4]
 800bf42:	e007      	b.n	800bf54 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	685a      	ldr	r2, [r3, #4]
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	f022 0201 	bic.w	r2, r2, #1
 800bf52:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800bf54:	68ba      	ldr	r2, [r7, #8]
 800bf56:	2164      	movs	r1, #100	; 0x64
 800bf58:	68f8      	ldr	r0, [r7, #12]
 800bf5a:	f000 f9e1 	bl	800c320 <SPI_EndRxTransaction>
 800bf5e:	4603      	mov	r3, r0
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d002      	beq.n	800bf6a <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	2220      	movs	r2, #32
 800bf68:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	2200      	movs	r2, #0
 800bf6e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	2201      	movs	r2, #1
 800bf76:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d003      	beq.n	800bf8a <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800bf82:	68f8      	ldr	r0, [r7, #12]
 800bf84:	f7f8 fe82 	bl	8004c8c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800bf88:	e002      	b.n	800bf90 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800bf8a:	68f8      	ldr	r0, [r7, #12]
 800bf8c:	f7f8 fe5c 	bl	8004c48 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bf90:	3710      	adds	r7, #16
 800bf92:	46bd      	mov	sp, r7
 800bf94:	bd80      	pop	{r7, pc}

0800bf96 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bf96:	b580      	push	{r7, lr}
 800bf98:	b084      	sub	sp, #16
 800bf9a:	af00      	add	r7, sp, #0
 800bf9c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bfa2:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bfa4:	f7fa fd98 	bl	8006ad8 <HAL_GetTick>
 800bfa8:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	f003 0320 	and.w	r3, r3, #32
 800bfb4:	2b20      	cmp	r3, #32
 800bfb6:	d030      	beq.n	800c01a <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	685a      	ldr	r2, [r3, #4]
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	f022 0220 	bic.w	r2, r2, #32
 800bfc6:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800bfc8:	68ba      	ldr	r2, [r7, #8]
 800bfca:	2164      	movs	r1, #100	; 0x64
 800bfcc:	68f8      	ldr	r0, [r7, #12]
 800bfce:	f000 f9ff 	bl	800c3d0 <SPI_EndRxTxTransaction>
 800bfd2:	4603      	mov	r3, r0
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d005      	beq.n	800bfe4 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bfdc:	f043 0220 	orr.w	r2, r3, #32
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	685a      	ldr	r2, [r3, #4]
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	f022 0203 	bic.w	r2, r2, #3
 800bff2:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	2200      	movs	r2, #0
 800bff8:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	2200      	movs	r2, #0
 800bffe:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	2201      	movs	r2, #1
 800c006:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d003      	beq.n	800c01a <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800c012:	68f8      	ldr	r0, [r7, #12]
 800c014:	f7f8 fe3a 	bl	8004c8c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800c018:	e002      	b.n	800c020 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800c01a:	68f8      	ldr	r0, [r7, #12]
 800c01c:	f7f8 fe2a 	bl	8004c74 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c020:	3710      	adds	r7, #16
 800c022:	46bd      	mov	sp, r7
 800c024:	bd80      	pop	{r7, pc}

0800c026 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c026:	b580      	push	{r7, lr}
 800c028:	b084      	sub	sp, #16
 800c02a:	af00      	add	r7, sp, #0
 800c02c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c032:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800c034:	68f8      	ldr	r0, [r7, #12]
 800c036:	f7ff fedb 	bl	800bdf0 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c03a:	bf00      	nop
 800c03c:	3710      	adds	r7, #16
 800c03e:	46bd      	mov	sp, r7
 800c040:	bd80      	pop	{r7, pc}

0800c042 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c042:	b580      	push	{r7, lr}
 800c044:	b084      	sub	sp, #16
 800c046:	af00      	add	r7, sp, #0
 800c048:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c04e:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800c050:	68f8      	ldr	r0, [r7, #12]
 800c052:	f7ff fed7 	bl	800be04 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c056:	bf00      	nop
 800c058:	3710      	adds	r7, #16
 800c05a:	46bd      	mov	sp, r7
 800c05c:	bd80      	pop	{r7, pc}

0800c05e <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c05e:	b580      	push	{r7, lr}
 800c060:	b084      	sub	sp, #16
 800c062:	af00      	add	r7, sp, #0
 800c064:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c06a:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800c06c:	68f8      	ldr	r0, [r7, #12]
 800c06e:	f7ff fed3 	bl	800be18 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c072:	bf00      	nop
 800c074:	3710      	adds	r7, #16
 800c076:	46bd      	mov	sp, r7
 800c078:	bd80      	pop	{r7, pc}

0800c07a <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800c07a:	b580      	push	{r7, lr}
 800c07c:	b084      	sub	sp, #16
 800c07e:	af00      	add	r7, sp, #0
 800c080:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c086:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	685a      	ldr	r2, [r3, #4]
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	f022 0203 	bic.w	r2, r2, #3
 800c096:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c09c:	f043 0210 	orr.w	r2, r3, #16
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	2201      	movs	r2, #1
 800c0a8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c0ac:	68f8      	ldr	r0, [r7, #12]
 800c0ae:	f7f8 fded 	bl	8004c8c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c0b2:	bf00      	nop
 800c0b4:	3710      	adds	r7, #16
 800c0b6:	46bd      	mov	sp, r7
 800c0b8:	bd80      	pop	{r7, pc}

0800c0ba <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c0ba:	b580      	push	{r7, lr}
 800c0bc:	b084      	sub	sp, #16
 800c0be:	af00      	add	r7, sp, #0
 800c0c0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c0c6:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	2200      	movs	r2, #0
 800c0cc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	2200      	movs	r2, #0
 800c0d4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c0d6:	68f8      	ldr	r0, [r7, #12]
 800c0d8:	f7f8 fdd8 	bl	8004c8c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c0dc:	bf00      	nop
 800c0de:	3710      	adds	r7, #16
 800c0e0:	46bd      	mov	sp, r7
 800c0e2:	bd80      	pop	{r7, pc}

0800c0e4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c0e4:	b580      	push	{r7, lr}
 800c0e6:	b088      	sub	sp, #32
 800c0e8:	af00      	add	r7, sp, #0
 800c0ea:	60f8      	str	r0, [r7, #12]
 800c0ec:	60b9      	str	r1, [r7, #8]
 800c0ee:	603b      	str	r3, [r7, #0]
 800c0f0:	4613      	mov	r3, r2
 800c0f2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c0f4:	f7fa fcf0 	bl	8006ad8 <HAL_GetTick>
 800c0f8:	4602      	mov	r2, r0
 800c0fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0fc:	1a9b      	subs	r3, r3, r2
 800c0fe:	683a      	ldr	r2, [r7, #0]
 800c100:	4413      	add	r3, r2
 800c102:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c104:	f7fa fce8 	bl	8006ad8 <HAL_GetTick>
 800c108:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c10a:	4b39      	ldr	r3, [pc, #228]	; (800c1f0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	015b      	lsls	r3, r3, #5
 800c110:	0d1b      	lsrs	r3, r3, #20
 800c112:	69fa      	ldr	r2, [r7, #28]
 800c114:	fb02 f303 	mul.w	r3, r2, r3
 800c118:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c11a:	e054      	b.n	800c1c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c11c:	683b      	ldr	r3, [r7, #0]
 800c11e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c122:	d050      	beq.n	800c1c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c124:	f7fa fcd8 	bl	8006ad8 <HAL_GetTick>
 800c128:	4602      	mov	r2, r0
 800c12a:	69bb      	ldr	r3, [r7, #24]
 800c12c:	1ad3      	subs	r3, r2, r3
 800c12e:	69fa      	ldr	r2, [r7, #28]
 800c130:	429a      	cmp	r2, r3
 800c132:	d902      	bls.n	800c13a <SPI_WaitFlagStateUntilTimeout+0x56>
 800c134:	69fb      	ldr	r3, [r7, #28]
 800c136:	2b00      	cmp	r3, #0
 800c138:	d13d      	bne.n	800c1b6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	685a      	ldr	r2, [r3, #4]
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c148:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	685b      	ldr	r3, [r3, #4]
 800c14e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c152:	d111      	bne.n	800c178 <SPI_WaitFlagStateUntilTimeout+0x94>
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	689b      	ldr	r3, [r3, #8]
 800c158:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c15c:	d004      	beq.n	800c168 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	689b      	ldr	r3, [r3, #8]
 800c162:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c166:	d107      	bne.n	800c178 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	681a      	ldr	r2, [r3, #0]
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c176:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c17c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c180:	d10f      	bne.n	800c1a2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	681a      	ldr	r2, [r3, #0]
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c190:	601a      	str	r2, [r3, #0]
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	681a      	ldr	r2, [r3, #0]
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c1a0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	2201      	movs	r2, #1
 800c1a6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	2200      	movs	r2, #0
 800c1ae:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800c1b2:	2303      	movs	r3, #3
 800c1b4:	e017      	b.n	800c1e6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c1b6:	697b      	ldr	r3, [r7, #20]
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d101      	bne.n	800c1c0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c1bc:	2300      	movs	r3, #0
 800c1be:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c1c0:	697b      	ldr	r3, [r7, #20]
 800c1c2:	3b01      	subs	r3, #1
 800c1c4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	689a      	ldr	r2, [r3, #8]
 800c1cc:	68bb      	ldr	r3, [r7, #8]
 800c1ce:	4013      	ands	r3, r2
 800c1d0:	68ba      	ldr	r2, [r7, #8]
 800c1d2:	429a      	cmp	r2, r3
 800c1d4:	bf0c      	ite	eq
 800c1d6:	2301      	moveq	r3, #1
 800c1d8:	2300      	movne	r3, #0
 800c1da:	b2db      	uxtb	r3, r3
 800c1dc:	461a      	mov	r2, r3
 800c1de:	79fb      	ldrb	r3, [r7, #7]
 800c1e0:	429a      	cmp	r2, r3
 800c1e2:	d19b      	bne.n	800c11c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c1e4:	2300      	movs	r3, #0
}
 800c1e6:	4618      	mov	r0, r3
 800c1e8:	3720      	adds	r7, #32
 800c1ea:	46bd      	mov	sp, r7
 800c1ec:	bd80      	pop	{r7, pc}
 800c1ee:	bf00      	nop
 800c1f0:	20000200 	.word	0x20000200

0800c1f4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c1f4:	b580      	push	{r7, lr}
 800c1f6:	b08a      	sub	sp, #40	; 0x28
 800c1f8:	af00      	add	r7, sp, #0
 800c1fa:	60f8      	str	r0, [r7, #12]
 800c1fc:	60b9      	str	r1, [r7, #8]
 800c1fe:	607a      	str	r2, [r7, #4]
 800c200:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800c202:	2300      	movs	r3, #0
 800c204:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800c206:	f7fa fc67 	bl	8006ad8 <HAL_GetTick>
 800c20a:	4602      	mov	r2, r0
 800c20c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c20e:	1a9b      	subs	r3, r3, r2
 800c210:	683a      	ldr	r2, [r7, #0]
 800c212:	4413      	add	r3, r2
 800c214:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800c216:	f7fa fc5f 	bl	8006ad8 <HAL_GetTick>
 800c21a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	330c      	adds	r3, #12
 800c222:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c224:	4b3d      	ldr	r3, [pc, #244]	; (800c31c <SPI_WaitFifoStateUntilTimeout+0x128>)
 800c226:	681a      	ldr	r2, [r3, #0]
 800c228:	4613      	mov	r3, r2
 800c22a:	009b      	lsls	r3, r3, #2
 800c22c:	4413      	add	r3, r2
 800c22e:	00da      	lsls	r2, r3, #3
 800c230:	1ad3      	subs	r3, r2, r3
 800c232:	0d1b      	lsrs	r3, r3, #20
 800c234:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c236:	fb02 f303 	mul.w	r3, r2, r3
 800c23a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800c23c:	e060      	b.n	800c300 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800c23e:	68bb      	ldr	r3, [r7, #8]
 800c240:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800c244:	d107      	bne.n	800c256 <SPI_WaitFifoStateUntilTimeout+0x62>
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d104      	bne.n	800c256 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800c24c:	69fb      	ldr	r3, [r7, #28]
 800c24e:	781b      	ldrb	r3, [r3, #0]
 800c250:	b2db      	uxtb	r3, r3
 800c252:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800c254:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800c256:	683b      	ldr	r3, [r7, #0]
 800c258:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c25c:	d050      	beq.n	800c300 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c25e:	f7fa fc3b 	bl	8006ad8 <HAL_GetTick>
 800c262:	4602      	mov	r2, r0
 800c264:	6a3b      	ldr	r3, [r7, #32]
 800c266:	1ad3      	subs	r3, r2, r3
 800c268:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c26a:	429a      	cmp	r2, r3
 800c26c:	d902      	bls.n	800c274 <SPI_WaitFifoStateUntilTimeout+0x80>
 800c26e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c270:	2b00      	cmp	r3, #0
 800c272:	d13d      	bne.n	800c2f0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	685a      	ldr	r2, [r3, #4]
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c282:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	685b      	ldr	r3, [r3, #4]
 800c288:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c28c:	d111      	bne.n	800c2b2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	689b      	ldr	r3, [r3, #8]
 800c292:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c296:	d004      	beq.n	800c2a2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	689b      	ldr	r3, [r3, #8]
 800c29c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c2a0:	d107      	bne.n	800c2b2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	681a      	ldr	r2, [r3, #0]
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c2b0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c2b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c2ba:	d10f      	bne.n	800c2dc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	681a      	ldr	r2, [r3, #0]
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c2ca:	601a      	str	r2, [r3, #0]
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	681a      	ldr	r2, [r3, #0]
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c2da:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	2201      	movs	r2, #1
 800c2e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800c2ec:	2303      	movs	r3, #3
 800c2ee:	e010      	b.n	800c312 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c2f0:	69bb      	ldr	r3, [r7, #24]
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d101      	bne.n	800c2fa <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800c2fa:	69bb      	ldr	r3, [r7, #24]
 800c2fc:	3b01      	subs	r3, #1
 800c2fe:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	689a      	ldr	r2, [r3, #8]
 800c306:	68bb      	ldr	r3, [r7, #8]
 800c308:	4013      	ands	r3, r2
 800c30a:	687a      	ldr	r2, [r7, #4]
 800c30c:	429a      	cmp	r2, r3
 800c30e:	d196      	bne.n	800c23e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800c310:	2300      	movs	r3, #0
}
 800c312:	4618      	mov	r0, r3
 800c314:	3728      	adds	r7, #40	; 0x28
 800c316:	46bd      	mov	sp, r7
 800c318:	bd80      	pop	{r7, pc}
 800c31a:	bf00      	nop
 800c31c:	20000200 	.word	0x20000200

0800c320 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800c320:	b580      	push	{r7, lr}
 800c322:	b086      	sub	sp, #24
 800c324:	af02      	add	r7, sp, #8
 800c326:	60f8      	str	r0, [r7, #12]
 800c328:	60b9      	str	r1, [r7, #8]
 800c32a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	685b      	ldr	r3, [r3, #4]
 800c330:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c334:	d111      	bne.n	800c35a <SPI_EndRxTransaction+0x3a>
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	689b      	ldr	r3, [r3, #8]
 800c33a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c33e:	d004      	beq.n	800c34a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	689b      	ldr	r3, [r3, #8]
 800c344:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c348:	d107      	bne.n	800c35a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	681a      	ldr	r2, [r3, #0]
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c358:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	9300      	str	r3, [sp, #0]
 800c35e:	68bb      	ldr	r3, [r7, #8]
 800c360:	2200      	movs	r2, #0
 800c362:	2180      	movs	r1, #128	; 0x80
 800c364:	68f8      	ldr	r0, [r7, #12]
 800c366:	f7ff febd 	bl	800c0e4 <SPI_WaitFlagStateUntilTimeout>
 800c36a:	4603      	mov	r3, r0
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d007      	beq.n	800c380 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c374:	f043 0220 	orr.w	r2, r3, #32
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c37c:	2303      	movs	r3, #3
 800c37e:	e023      	b.n	800c3c8 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	685b      	ldr	r3, [r3, #4]
 800c384:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c388:	d11d      	bne.n	800c3c6 <SPI_EndRxTransaction+0xa6>
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	689b      	ldr	r3, [r3, #8]
 800c38e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c392:	d004      	beq.n	800c39e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	689b      	ldr	r3, [r3, #8]
 800c398:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c39c:	d113      	bne.n	800c3c6 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	9300      	str	r3, [sp, #0]
 800c3a2:	68bb      	ldr	r3, [r7, #8]
 800c3a4:	2200      	movs	r2, #0
 800c3a6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800c3aa:	68f8      	ldr	r0, [r7, #12]
 800c3ac:	f7ff ff22 	bl	800c1f4 <SPI_WaitFifoStateUntilTimeout>
 800c3b0:	4603      	mov	r3, r0
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d007      	beq.n	800c3c6 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c3ba:	f043 0220 	orr.w	r2, r3, #32
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800c3c2:	2303      	movs	r3, #3
 800c3c4:	e000      	b.n	800c3c8 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800c3c6:	2300      	movs	r3, #0
}
 800c3c8:	4618      	mov	r0, r3
 800c3ca:	3710      	adds	r7, #16
 800c3cc:	46bd      	mov	sp, r7
 800c3ce:	bd80      	pop	{r7, pc}

0800c3d0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c3d0:	b580      	push	{r7, lr}
 800c3d2:	b086      	sub	sp, #24
 800c3d4:	af02      	add	r7, sp, #8
 800c3d6:	60f8      	str	r0, [r7, #12]
 800c3d8:	60b9      	str	r1, [r7, #8]
 800c3da:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	9300      	str	r3, [sp, #0]
 800c3e0:	68bb      	ldr	r3, [r7, #8]
 800c3e2:	2200      	movs	r2, #0
 800c3e4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800c3e8:	68f8      	ldr	r0, [r7, #12]
 800c3ea:	f7ff ff03 	bl	800c1f4 <SPI_WaitFifoStateUntilTimeout>
 800c3ee:	4603      	mov	r3, r0
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d007      	beq.n	800c404 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c3f8:	f043 0220 	orr.w	r2, r3, #32
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c400:	2303      	movs	r3, #3
 800c402:	e027      	b.n	800c454 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	9300      	str	r3, [sp, #0]
 800c408:	68bb      	ldr	r3, [r7, #8]
 800c40a:	2200      	movs	r2, #0
 800c40c:	2180      	movs	r1, #128	; 0x80
 800c40e:	68f8      	ldr	r0, [r7, #12]
 800c410:	f7ff fe68 	bl	800c0e4 <SPI_WaitFlagStateUntilTimeout>
 800c414:	4603      	mov	r3, r0
 800c416:	2b00      	cmp	r3, #0
 800c418:	d007      	beq.n	800c42a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c41e:	f043 0220 	orr.w	r2, r3, #32
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c426:	2303      	movs	r3, #3
 800c428:	e014      	b.n	800c454 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	9300      	str	r3, [sp, #0]
 800c42e:	68bb      	ldr	r3, [r7, #8]
 800c430:	2200      	movs	r2, #0
 800c432:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800c436:	68f8      	ldr	r0, [r7, #12]
 800c438:	f7ff fedc 	bl	800c1f4 <SPI_WaitFifoStateUntilTimeout>
 800c43c:	4603      	mov	r3, r0
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d007      	beq.n	800c452 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c446:	f043 0220 	orr.w	r2, r3, #32
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c44e:	2303      	movs	r3, #3
 800c450:	e000      	b.n	800c454 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800c452:	2300      	movs	r3, #0
}
 800c454:	4618      	mov	r0, r3
 800c456:	3710      	adds	r7, #16
 800c458:	46bd      	mov	sp, r7
 800c45a:	bd80      	pop	{r7, pc}

0800c45c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c45c:	b580      	push	{r7, lr}
 800c45e:	b082      	sub	sp, #8
 800c460:	af00      	add	r7, sp, #0
 800c462:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	2b00      	cmp	r3, #0
 800c468:	d101      	bne.n	800c46e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c46a:	2301      	movs	r3, #1
 800c46c:	e049      	b.n	800c502 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c474:	b2db      	uxtb	r3, r3
 800c476:	2b00      	cmp	r3, #0
 800c478:	d106      	bne.n	800c488 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	2200      	movs	r2, #0
 800c47e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c482:	6878      	ldr	r0, [r7, #4]
 800c484:	f7f9 fafa 	bl	8005a7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	2202      	movs	r2, #2
 800c48c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681a      	ldr	r2, [r3, #0]
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	3304      	adds	r3, #4
 800c498:	4619      	mov	r1, r3
 800c49a:	4610      	mov	r0, r2
 800c49c:	f000 fae6 	bl	800ca6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	2201      	movs	r2, #1
 800c4a4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	2201      	movs	r2, #1
 800c4ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	2201      	movs	r2, #1
 800c4b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	2201      	movs	r2, #1
 800c4bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	2201      	movs	r2, #1
 800c4c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	2201      	movs	r2, #1
 800c4cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	2201      	movs	r2, #1
 800c4d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	2201      	movs	r2, #1
 800c4dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	2201      	movs	r2, #1
 800c4e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	2201      	movs	r2, #1
 800c4ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	2201      	movs	r2, #1
 800c4f4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	2201      	movs	r2, #1
 800c4fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c500:	2300      	movs	r3, #0
}
 800c502:	4618      	mov	r0, r3
 800c504:	3708      	adds	r7, #8
 800c506:	46bd      	mov	sp, r7
 800c508:	bd80      	pop	{r7, pc}
	...

0800c50c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c50c:	b480      	push	{r7}
 800c50e:	b085      	sub	sp, #20
 800c510:	af00      	add	r7, sp, #0
 800c512:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c51a:	b2db      	uxtb	r3, r3
 800c51c:	2b01      	cmp	r3, #1
 800c51e:	d001      	beq.n	800c524 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c520:	2301      	movs	r3, #1
 800c522:	e04f      	b.n	800c5c4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	2202      	movs	r2, #2
 800c528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	68da      	ldr	r2, [r3, #12]
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	f042 0201 	orr.w	r2, r2, #1
 800c53a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	4a23      	ldr	r2, [pc, #140]	; (800c5d0 <HAL_TIM_Base_Start_IT+0xc4>)
 800c542:	4293      	cmp	r3, r2
 800c544:	d01d      	beq.n	800c582 <HAL_TIM_Base_Start_IT+0x76>
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c54e:	d018      	beq.n	800c582 <HAL_TIM_Base_Start_IT+0x76>
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	4a1f      	ldr	r2, [pc, #124]	; (800c5d4 <HAL_TIM_Base_Start_IT+0xc8>)
 800c556:	4293      	cmp	r3, r2
 800c558:	d013      	beq.n	800c582 <HAL_TIM_Base_Start_IT+0x76>
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	4a1e      	ldr	r2, [pc, #120]	; (800c5d8 <HAL_TIM_Base_Start_IT+0xcc>)
 800c560:	4293      	cmp	r3, r2
 800c562:	d00e      	beq.n	800c582 <HAL_TIM_Base_Start_IT+0x76>
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	4a1c      	ldr	r2, [pc, #112]	; (800c5dc <HAL_TIM_Base_Start_IT+0xd0>)
 800c56a:	4293      	cmp	r3, r2
 800c56c:	d009      	beq.n	800c582 <HAL_TIM_Base_Start_IT+0x76>
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	4a1b      	ldr	r2, [pc, #108]	; (800c5e0 <HAL_TIM_Base_Start_IT+0xd4>)
 800c574:	4293      	cmp	r3, r2
 800c576:	d004      	beq.n	800c582 <HAL_TIM_Base_Start_IT+0x76>
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	4a19      	ldr	r2, [pc, #100]	; (800c5e4 <HAL_TIM_Base_Start_IT+0xd8>)
 800c57e:	4293      	cmp	r3, r2
 800c580:	d115      	bne.n	800c5ae <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	689a      	ldr	r2, [r3, #8]
 800c588:	4b17      	ldr	r3, [pc, #92]	; (800c5e8 <HAL_TIM_Base_Start_IT+0xdc>)
 800c58a:	4013      	ands	r3, r2
 800c58c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	2b06      	cmp	r3, #6
 800c592:	d015      	beq.n	800c5c0 <HAL_TIM_Base_Start_IT+0xb4>
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c59a:	d011      	beq.n	800c5c0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	681a      	ldr	r2, [r3, #0]
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	f042 0201 	orr.w	r2, r2, #1
 800c5aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c5ac:	e008      	b.n	800c5c0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	681a      	ldr	r2, [r3, #0]
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	f042 0201 	orr.w	r2, r2, #1
 800c5bc:	601a      	str	r2, [r3, #0]
 800c5be:	e000      	b.n	800c5c2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c5c0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c5c2:	2300      	movs	r3, #0
}
 800c5c4:	4618      	mov	r0, r3
 800c5c6:	3714      	adds	r7, #20
 800c5c8:	46bd      	mov	sp, r7
 800c5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ce:	4770      	bx	lr
 800c5d0:	40012c00 	.word	0x40012c00
 800c5d4:	40000400 	.word	0x40000400
 800c5d8:	40000800 	.word	0x40000800
 800c5dc:	40000c00 	.word	0x40000c00
 800c5e0:	40013400 	.word	0x40013400
 800c5e4:	40014000 	.word	0x40014000
 800c5e8:	00010007 	.word	0x00010007

0800c5ec <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800c5ec:	b480      	push	{r7}
 800c5ee:	b083      	sub	sp, #12
 800c5f0:	af00      	add	r7, sp, #0
 800c5f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	68da      	ldr	r2, [r3, #12]
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	f022 0201 	bic.w	r2, r2, #1
 800c602:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	6a1a      	ldr	r2, [r3, #32]
 800c60a:	f241 1311 	movw	r3, #4369	; 0x1111
 800c60e:	4013      	ands	r3, r2
 800c610:	2b00      	cmp	r3, #0
 800c612:	d10f      	bne.n	800c634 <HAL_TIM_Base_Stop_IT+0x48>
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	6a1a      	ldr	r2, [r3, #32]
 800c61a:	f240 4344 	movw	r3, #1092	; 0x444
 800c61e:	4013      	ands	r3, r2
 800c620:	2b00      	cmp	r3, #0
 800c622:	d107      	bne.n	800c634 <HAL_TIM_Base_Stop_IT+0x48>
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	681a      	ldr	r2, [r3, #0]
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	f022 0201 	bic.w	r2, r2, #1
 800c632:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	2201      	movs	r2, #1
 800c638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800c63c:	2300      	movs	r3, #0
}
 800c63e:	4618      	mov	r0, r3
 800c640:	370c      	adds	r7, #12
 800c642:	46bd      	mov	sp, r7
 800c644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c648:	4770      	bx	lr

0800c64a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c64a:	b580      	push	{r7, lr}
 800c64c:	b082      	sub	sp, #8
 800c64e:	af00      	add	r7, sp, #0
 800c650:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	691b      	ldr	r3, [r3, #16]
 800c658:	f003 0302 	and.w	r3, r3, #2
 800c65c:	2b02      	cmp	r3, #2
 800c65e:	d122      	bne.n	800c6a6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	68db      	ldr	r3, [r3, #12]
 800c666:	f003 0302 	and.w	r3, r3, #2
 800c66a:	2b02      	cmp	r3, #2
 800c66c:	d11b      	bne.n	800c6a6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	f06f 0202 	mvn.w	r2, #2
 800c676:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	2201      	movs	r2, #1
 800c67c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	699b      	ldr	r3, [r3, #24]
 800c684:	f003 0303 	and.w	r3, r3, #3
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d003      	beq.n	800c694 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c68c:	6878      	ldr	r0, [r7, #4]
 800c68e:	f000 f9ce 	bl	800ca2e <HAL_TIM_IC_CaptureCallback>
 800c692:	e005      	b.n	800c6a0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c694:	6878      	ldr	r0, [r7, #4]
 800c696:	f000 f9c0 	bl	800ca1a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c69a:	6878      	ldr	r0, [r7, #4]
 800c69c:	f000 f9d1 	bl	800ca42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	2200      	movs	r2, #0
 800c6a4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	691b      	ldr	r3, [r3, #16]
 800c6ac:	f003 0304 	and.w	r3, r3, #4
 800c6b0:	2b04      	cmp	r3, #4
 800c6b2:	d122      	bne.n	800c6fa <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	68db      	ldr	r3, [r3, #12]
 800c6ba:	f003 0304 	and.w	r3, r3, #4
 800c6be:	2b04      	cmp	r3, #4
 800c6c0:	d11b      	bne.n	800c6fa <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	f06f 0204 	mvn.w	r2, #4
 800c6ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	2202      	movs	r2, #2
 800c6d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	699b      	ldr	r3, [r3, #24]
 800c6d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d003      	beq.n	800c6e8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c6e0:	6878      	ldr	r0, [r7, #4]
 800c6e2:	f000 f9a4 	bl	800ca2e <HAL_TIM_IC_CaptureCallback>
 800c6e6:	e005      	b.n	800c6f4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c6e8:	6878      	ldr	r0, [r7, #4]
 800c6ea:	f000 f996 	bl	800ca1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c6ee:	6878      	ldr	r0, [r7, #4]
 800c6f0:	f000 f9a7 	bl	800ca42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	2200      	movs	r2, #0
 800c6f8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	691b      	ldr	r3, [r3, #16]
 800c700:	f003 0308 	and.w	r3, r3, #8
 800c704:	2b08      	cmp	r3, #8
 800c706:	d122      	bne.n	800c74e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	68db      	ldr	r3, [r3, #12]
 800c70e:	f003 0308 	and.w	r3, r3, #8
 800c712:	2b08      	cmp	r3, #8
 800c714:	d11b      	bne.n	800c74e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	f06f 0208 	mvn.w	r2, #8
 800c71e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	2204      	movs	r2, #4
 800c724:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	69db      	ldr	r3, [r3, #28]
 800c72c:	f003 0303 	and.w	r3, r3, #3
 800c730:	2b00      	cmp	r3, #0
 800c732:	d003      	beq.n	800c73c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c734:	6878      	ldr	r0, [r7, #4]
 800c736:	f000 f97a 	bl	800ca2e <HAL_TIM_IC_CaptureCallback>
 800c73a:	e005      	b.n	800c748 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c73c:	6878      	ldr	r0, [r7, #4]
 800c73e:	f000 f96c 	bl	800ca1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c742:	6878      	ldr	r0, [r7, #4]
 800c744:	f000 f97d 	bl	800ca42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	2200      	movs	r2, #0
 800c74c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	691b      	ldr	r3, [r3, #16]
 800c754:	f003 0310 	and.w	r3, r3, #16
 800c758:	2b10      	cmp	r3, #16
 800c75a:	d122      	bne.n	800c7a2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	68db      	ldr	r3, [r3, #12]
 800c762:	f003 0310 	and.w	r3, r3, #16
 800c766:	2b10      	cmp	r3, #16
 800c768:	d11b      	bne.n	800c7a2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	f06f 0210 	mvn.w	r2, #16
 800c772:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	2208      	movs	r2, #8
 800c778:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	69db      	ldr	r3, [r3, #28]
 800c780:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c784:	2b00      	cmp	r3, #0
 800c786:	d003      	beq.n	800c790 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c788:	6878      	ldr	r0, [r7, #4]
 800c78a:	f000 f950 	bl	800ca2e <HAL_TIM_IC_CaptureCallback>
 800c78e:	e005      	b.n	800c79c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c790:	6878      	ldr	r0, [r7, #4]
 800c792:	f000 f942 	bl	800ca1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c796:	6878      	ldr	r0, [r7, #4]
 800c798:	f000 f953 	bl	800ca42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	2200      	movs	r2, #0
 800c7a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	691b      	ldr	r3, [r3, #16]
 800c7a8:	f003 0301 	and.w	r3, r3, #1
 800c7ac:	2b01      	cmp	r3, #1
 800c7ae:	d10e      	bne.n	800c7ce <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	68db      	ldr	r3, [r3, #12]
 800c7b6:	f003 0301 	and.w	r3, r3, #1
 800c7ba:	2b01      	cmp	r3, #1
 800c7bc:	d107      	bne.n	800c7ce <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	f06f 0201 	mvn.w	r2, #1
 800c7c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c7c8:	6878      	ldr	r0, [r7, #4]
 800c7ca:	f7f7 ff3f 	bl	800464c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	691b      	ldr	r3, [r3, #16]
 800c7d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c7d8:	2b80      	cmp	r3, #128	; 0x80
 800c7da:	d10e      	bne.n	800c7fa <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	68db      	ldr	r3, [r3, #12]
 800c7e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c7e6:	2b80      	cmp	r3, #128	; 0x80
 800c7e8:	d107      	bne.n	800c7fa <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c7f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c7f4:	6878      	ldr	r0, [r7, #4]
 800c7f6:	f000 faff 	bl	800cdf8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	691b      	ldr	r3, [r3, #16]
 800c800:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c804:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c808:	d10e      	bne.n	800c828 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	68db      	ldr	r3, [r3, #12]
 800c810:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c814:	2b80      	cmp	r3, #128	; 0x80
 800c816:	d107      	bne.n	800c828 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800c820:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c822:	6878      	ldr	r0, [r7, #4]
 800c824:	f000 faf2 	bl	800ce0c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	691b      	ldr	r3, [r3, #16]
 800c82e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c832:	2b40      	cmp	r3, #64	; 0x40
 800c834:	d10e      	bne.n	800c854 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	68db      	ldr	r3, [r3, #12]
 800c83c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c840:	2b40      	cmp	r3, #64	; 0x40
 800c842:	d107      	bne.n	800c854 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c84c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c84e:	6878      	ldr	r0, [r7, #4]
 800c850:	f000 f901 	bl	800ca56 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	691b      	ldr	r3, [r3, #16]
 800c85a:	f003 0320 	and.w	r3, r3, #32
 800c85e:	2b20      	cmp	r3, #32
 800c860:	d10e      	bne.n	800c880 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	68db      	ldr	r3, [r3, #12]
 800c868:	f003 0320 	and.w	r3, r3, #32
 800c86c:	2b20      	cmp	r3, #32
 800c86e:	d107      	bne.n	800c880 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	f06f 0220 	mvn.w	r2, #32
 800c878:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c87a:	6878      	ldr	r0, [r7, #4]
 800c87c:	f000 fab2 	bl	800cde4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c880:	bf00      	nop
 800c882:	3708      	adds	r7, #8
 800c884:	46bd      	mov	sp, r7
 800c886:	bd80      	pop	{r7, pc}

0800c888 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c888:	b580      	push	{r7, lr}
 800c88a:	b084      	sub	sp, #16
 800c88c:	af00      	add	r7, sp, #0
 800c88e:	6078      	str	r0, [r7, #4]
 800c890:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c892:	2300      	movs	r3, #0
 800c894:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c89c:	2b01      	cmp	r3, #1
 800c89e:	d101      	bne.n	800c8a4 <HAL_TIM_ConfigClockSource+0x1c>
 800c8a0:	2302      	movs	r3, #2
 800c8a2:	e0b6      	b.n	800ca12 <HAL_TIM_ConfigClockSource+0x18a>
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	2201      	movs	r2, #1
 800c8a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	2202      	movs	r2, #2
 800c8b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	689b      	ldr	r3, [r3, #8]
 800c8ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c8bc:	68bb      	ldr	r3, [r7, #8]
 800c8be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c8c2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800c8c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c8c8:	68bb      	ldr	r3, [r7, #8]
 800c8ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c8ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	68ba      	ldr	r2, [r7, #8]
 800c8d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c8d8:	683b      	ldr	r3, [r7, #0]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c8e0:	d03e      	beq.n	800c960 <HAL_TIM_ConfigClockSource+0xd8>
 800c8e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c8e6:	f200 8087 	bhi.w	800c9f8 <HAL_TIM_ConfigClockSource+0x170>
 800c8ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c8ee:	f000 8086 	beq.w	800c9fe <HAL_TIM_ConfigClockSource+0x176>
 800c8f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c8f6:	d87f      	bhi.n	800c9f8 <HAL_TIM_ConfigClockSource+0x170>
 800c8f8:	2b70      	cmp	r3, #112	; 0x70
 800c8fa:	d01a      	beq.n	800c932 <HAL_TIM_ConfigClockSource+0xaa>
 800c8fc:	2b70      	cmp	r3, #112	; 0x70
 800c8fe:	d87b      	bhi.n	800c9f8 <HAL_TIM_ConfigClockSource+0x170>
 800c900:	2b60      	cmp	r3, #96	; 0x60
 800c902:	d050      	beq.n	800c9a6 <HAL_TIM_ConfigClockSource+0x11e>
 800c904:	2b60      	cmp	r3, #96	; 0x60
 800c906:	d877      	bhi.n	800c9f8 <HAL_TIM_ConfigClockSource+0x170>
 800c908:	2b50      	cmp	r3, #80	; 0x50
 800c90a:	d03c      	beq.n	800c986 <HAL_TIM_ConfigClockSource+0xfe>
 800c90c:	2b50      	cmp	r3, #80	; 0x50
 800c90e:	d873      	bhi.n	800c9f8 <HAL_TIM_ConfigClockSource+0x170>
 800c910:	2b40      	cmp	r3, #64	; 0x40
 800c912:	d058      	beq.n	800c9c6 <HAL_TIM_ConfigClockSource+0x13e>
 800c914:	2b40      	cmp	r3, #64	; 0x40
 800c916:	d86f      	bhi.n	800c9f8 <HAL_TIM_ConfigClockSource+0x170>
 800c918:	2b30      	cmp	r3, #48	; 0x30
 800c91a:	d064      	beq.n	800c9e6 <HAL_TIM_ConfigClockSource+0x15e>
 800c91c:	2b30      	cmp	r3, #48	; 0x30
 800c91e:	d86b      	bhi.n	800c9f8 <HAL_TIM_ConfigClockSource+0x170>
 800c920:	2b20      	cmp	r3, #32
 800c922:	d060      	beq.n	800c9e6 <HAL_TIM_ConfigClockSource+0x15e>
 800c924:	2b20      	cmp	r3, #32
 800c926:	d867      	bhi.n	800c9f8 <HAL_TIM_ConfigClockSource+0x170>
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d05c      	beq.n	800c9e6 <HAL_TIM_ConfigClockSource+0x15e>
 800c92c:	2b10      	cmp	r3, #16
 800c92e:	d05a      	beq.n	800c9e6 <HAL_TIM_ConfigClockSource+0x15e>
 800c930:	e062      	b.n	800c9f8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	6818      	ldr	r0, [r3, #0]
 800c936:	683b      	ldr	r3, [r7, #0]
 800c938:	6899      	ldr	r1, [r3, #8]
 800c93a:	683b      	ldr	r3, [r7, #0]
 800c93c:	685a      	ldr	r2, [r3, #4]
 800c93e:	683b      	ldr	r3, [r7, #0]
 800c940:	68db      	ldr	r3, [r3, #12]
 800c942:	f000 f9a7 	bl	800cc94 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	689b      	ldr	r3, [r3, #8]
 800c94c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c94e:	68bb      	ldr	r3, [r7, #8]
 800c950:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c954:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	68ba      	ldr	r2, [r7, #8]
 800c95c:	609a      	str	r2, [r3, #8]
      break;
 800c95e:	e04f      	b.n	800ca00 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	6818      	ldr	r0, [r3, #0]
 800c964:	683b      	ldr	r3, [r7, #0]
 800c966:	6899      	ldr	r1, [r3, #8]
 800c968:	683b      	ldr	r3, [r7, #0]
 800c96a:	685a      	ldr	r2, [r3, #4]
 800c96c:	683b      	ldr	r3, [r7, #0]
 800c96e:	68db      	ldr	r3, [r3, #12]
 800c970:	f000 f990 	bl	800cc94 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	689a      	ldr	r2, [r3, #8]
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c982:	609a      	str	r2, [r3, #8]
      break;
 800c984:	e03c      	b.n	800ca00 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	6818      	ldr	r0, [r3, #0]
 800c98a:	683b      	ldr	r3, [r7, #0]
 800c98c:	6859      	ldr	r1, [r3, #4]
 800c98e:	683b      	ldr	r3, [r7, #0]
 800c990:	68db      	ldr	r3, [r3, #12]
 800c992:	461a      	mov	r2, r3
 800c994:	f000 f904 	bl	800cba0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	2150      	movs	r1, #80	; 0x50
 800c99e:	4618      	mov	r0, r3
 800c9a0:	f000 f95d 	bl	800cc5e <TIM_ITRx_SetConfig>
      break;
 800c9a4:	e02c      	b.n	800ca00 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	6818      	ldr	r0, [r3, #0]
 800c9aa:	683b      	ldr	r3, [r7, #0]
 800c9ac:	6859      	ldr	r1, [r3, #4]
 800c9ae:	683b      	ldr	r3, [r7, #0]
 800c9b0:	68db      	ldr	r3, [r3, #12]
 800c9b2:	461a      	mov	r2, r3
 800c9b4:	f000 f923 	bl	800cbfe <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	2160      	movs	r1, #96	; 0x60
 800c9be:	4618      	mov	r0, r3
 800c9c0:	f000 f94d 	bl	800cc5e <TIM_ITRx_SetConfig>
      break;
 800c9c4:	e01c      	b.n	800ca00 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	6818      	ldr	r0, [r3, #0]
 800c9ca:	683b      	ldr	r3, [r7, #0]
 800c9cc:	6859      	ldr	r1, [r3, #4]
 800c9ce:	683b      	ldr	r3, [r7, #0]
 800c9d0:	68db      	ldr	r3, [r3, #12]
 800c9d2:	461a      	mov	r2, r3
 800c9d4:	f000 f8e4 	bl	800cba0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	2140      	movs	r1, #64	; 0x40
 800c9de:	4618      	mov	r0, r3
 800c9e0:	f000 f93d 	bl	800cc5e <TIM_ITRx_SetConfig>
      break;
 800c9e4:	e00c      	b.n	800ca00 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	681a      	ldr	r2, [r3, #0]
 800c9ea:	683b      	ldr	r3, [r7, #0]
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	4619      	mov	r1, r3
 800c9f0:	4610      	mov	r0, r2
 800c9f2:	f000 f934 	bl	800cc5e <TIM_ITRx_SetConfig>
      break;
 800c9f6:	e003      	b.n	800ca00 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800c9f8:	2301      	movs	r3, #1
 800c9fa:	73fb      	strb	r3, [r7, #15]
      break;
 800c9fc:	e000      	b.n	800ca00 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800c9fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	2201      	movs	r2, #1
 800ca04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	2200      	movs	r2, #0
 800ca0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800ca10:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca12:	4618      	mov	r0, r3
 800ca14:	3710      	adds	r7, #16
 800ca16:	46bd      	mov	sp, r7
 800ca18:	bd80      	pop	{r7, pc}

0800ca1a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ca1a:	b480      	push	{r7}
 800ca1c:	b083      	sub	sp, #12
 800ca1e:	af00      	add	r7, sp, #0
 800ca20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ca22:	bf00      	nop
 800ca24:	370c      	adds	r7, #12
 800ca26:	46bd      	mov	sp, r7
 800ca28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca2c:	4770      	bx	lr

0800ca2e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ca2e:	b480      	push	{r7}
 800ca30:	b083      	sub	sp, #12
 800ca32:	af00      	add	r7, sp, #0
 800ca34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ca36:	bf00      	nop
 800ca38:	370c      	adds	r7, #12
 800ca3a:	46bd      	mov	sp, r7
 800ca3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca40:	4770      	bx	lr

0800ca42 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ca42:	b480      	push	{r7}
 800ca44:	b083      	sub	sp, #12
 800ca46:	af00      	add	r7, sp, #0
 800ca48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ca4a:	bf00      	nop
 800ca4c:	370c      	adds	r7, #12
 800ca4e:	46bd      	mov	sp, r7
 800ca50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca54:	4770      	bx	lr

0800ca56 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ca56:	b480      	push	{r7}
 800ca58:	b083      	sub	sp, #12
 800ca5a:	af00      	add	r7, sp, #0
 800ca5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ca5e:	bf00      	nop
 800ca60:	370c      	adds	r7, #12
 800ca62:	46bd      	mov	sp, r7
 800ca64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca68:	4770      	bx	lr
	...

0800ca6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ca6c:	b480      	push	{r7}
 800ca6e:	b085      	sub	sp, #20
 800ca70:	af00      	add	r7, sp, #0
 800ca72:	6078      	str	r0, [r7, #4]
 800ca74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	4a40      	ldr	r2, [pc, #256]	; (800cb80 <TIM_Base_SetConfig+0x114>)
 800ca80:	4293      	cmp	r3, r2
 800ca82:	d013      	beq.n	800caac <TIM_Base_SetConfig+0x40>
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ca8a:	d00f      	beq.n	800caac <TIM_Base_SetConfig+0x40>
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	4a3d      	ldr	r2, [pc, #244]	; (800cb84 <TIM_Base_SetConfig+0x118>)
 800ca90:	4293      	cmp	r3, r2
 800ca92:	d00b      	beq.n	800caac <TIM_Base_SetConfig+0x40>
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	4a3c      	ldr	r2, [pc, #240]	; (800cb88 <TIM_Base_SetConfig+0x11c>)
 800ca98:	4293      	cmp	r3, r2
 800ca9a:	d007      	beq.n	800caac <TIM_Base_SetConfig+0x40>
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	4a3b      	ldr	r2, [pc, #236]	; (800cb8c <TIM_Base_SetConfig+0x120>)
 800caa0:	4293      	cmp	r3, r2
 800caa2:	d003      	beq.n	800caac <TIM_Base_SetConfig+0x40>
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	4a3a      	ldr	r2, [pc, #232]	; (800cb90 <TIM_Base_SetConfig+0x124>)
 800caa8:	4293      	cmp	r3, r2
 800caaa:	d108      	bne.n	800cabe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cab2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800cab4:	683b      	ldr	r3, [r7, #0]
 800cab6:	685b      	ldr	r3, [r3, #4]
 800cab8:	68fa      	ldr	r2, [r7, #12]
 800caba:	4313      	orrs	r3, r2
 800cabc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	4a2f      	ldr	r2, [pc, #188]	; (800cb80 <TIM_Base_SetConfig+0x114>)
 800cac2:	4293      	cmp	r3, r2
 800cac4:	d01f      	beq.n	800cb06 <TIM_Base_SetConfig+0x9a>
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cacc:	d01b      	beq.n	800cb06 <TIM_Base_SetConfig+0x9a>
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	4a2c      	ldr	r2, [pc, #176]	; (800cb84 <TIM_Base_SetConfig+0x118>)
 800cad2:	4293      	cmp	r3, r2
 800cad4:	d017      	beq.n	800cb06 <TIM_Base_SetConfig+0x9a>
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	4a2b      	ldr	r2, [pc, #172]	; (800cb88 <TIM_Base_SetConfig+0x11c>)
 800cada:	4293      	cmp	r3, r2
 800cadc:	d013      	beq.n	800cb06 <TIM_Base_SetConfig+0x9a>
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	4a2a      	ldr	r2, [pc, #168]	; (800cb8c <TIM_Base_SetConfig+0x120>)
 800cae2:	4293      	cmp	r3, r2
 800cae4:	d00f      	beq.n	800cb06 <TIM_Base_SetConfig+0x9a>
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	4a29      	ldr	r2, [pc, #164]	; (800cb90 <TIM_Base_SetConfig+0x124>)
 800caea:	4293      	cmp	r3, r2
 800caec:	d00b      	beq.n	800cb06 <TIM_Base_SetConfig+0x9a>
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	4a28      	ldr	r2, [pc, #160]	; (800cb94 <TIM_Base_SetConfig+0x128>)
 800caf2:	4293      	cmp	r3, r2
 800caf4:	d007      	beq.n	800cb06 <TIM_Base_SetConfig+0x9a>
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	4a27      	ldr	r2, [pc, #156]	; (800cb98 <TIM_Base_SetConfig+0x12c>)
 800cafa:	4293      	cmp	r3, r2
 800cafc:	d003      	beq.n	800cb06 <TIM_Base_SetConfig+0x9a>
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	4a26      	ldr	r2, [pc, #152]	; (800cb9c <TIM_Base_SetConfig+0x130>)
 800cb02:	4293      	cmp	r3, r2
 800cb04:	d108      	bne.n	800cb18 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cb0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cb0e:	683b      	ldr	r3, [r7, #0]
 800cb10:	68db      	ldr	r3, [r3, #12]
 800cb12:	68fa      	ldr	r2, [r7, #12]
 800cb14:	4313      	orrs	r3, r2
 800cb16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800cb1e:	683b      	ldr	r3, [r7, #0]
 800cb20:	695b      	ldr	r3, [r3, #20]
 800cb22:	4313      	orrs	r3, r2
 800cb24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	68fa      	ldr	r2, [r7, #12]
 800cb2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cb2c:	683b      	ldr	r3, [r7, #0]
 800cb2e:	689a      	ldr	r2, [r3, #8]
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cb34:	683b      	ldr	r3, [r7, #0]
 800cb36:	681a      	ldr	r2, [r3, #0]
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	4a10      	ldr	r2, [pc, #64]	; (800cb80 <TIM_Base_SetConfig+0x114>)
 800cb40:	4293      	cmp	r3, r2
 800cb42:	d00f      	beq.n	800cb64 <TIM_Base_SetConfig+0xf8>
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	4a12      	ldr	r2, [pc, #72]	; (800cb90 <TIM_Base_SetConfig+0x124>)
 800cb48:	4293      	cmp	r3, r2
 800cb4a:	d00b      	beq.n	800cb64 <TIM_Base_SetConfig+0xf8>
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	4a11      	ldr	r2, [pc, #68]	; (800cb94 <TIM_Base_SetConfig+0x128>)
 800cb50:	4293      	cmp	r3, r2
 800cb52:	d007      	beq.n	800cb64 <TIM_Base_SetConfig+0xf8>
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	4a10      	ldr	r2, [pc, #64]	; (800cb98 <TIM_Base_SetConfig+0x12c>)
 800cb58:	4293      	cmp	r3, r2
 800cb5a:	d003      	beq.n	800cb64 <TIM_Base_SetConfig+0xf8>
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	4a0f      	ldr	r2, [pc, #60]	; (800cb9c <TIM_Base_SetConfig+0x130>)
 800cb60:	4293      	cmp	r3, r2
 800cb62:	d103      	bne.n	800cb6c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cb64:	683b      	ldr	r3, [r7, #0]
 800cb66:	691a      	ldr	r2, [r3, #16]
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	2201      	movs	r2, #1
 800cb70:	615a      	str	r2, [r3, #20]
}
 800cb72:	bf00      	nop
 800cb74:	3714      	adds	r7, #20
 800cb76:	46bd      	mov	sp, r7
 800cb78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb7c:	4770      	bx	lr
 800cb7e:	bf00      	nop
 800cb80:	40012c00 	.word	0x40012c00
 800cb84:	40000400 	.word	0x40000400
 800cb88:	40000800 	.word	0x40000800
 800cb8c:	40000c00 	.word	0x40000c00
 800cb90:	40013400 	.word	0x40013400
 800cb94:	40014000 	.word	0x40014000
 800cb98:	40014400 	.word	0x40014400
 800cb9c:	40014800 	.word	0x40014800

0800cba0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cba0:	b480      	push	{r7}
 800cba2:	b087      	sub	sp, #28
 800cba4:	af00      	add	r7, sp, #0
 800cba6:	60f8      	str	r0, [r7, #12]
 800cba8:	60b9      	str	r1, [r7, #8]
 800cbaa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	6a1b      	ldr	r3, [r3, #32]
 800cbb0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	6a1b      	ldr	r3, [r3, #32]
 800cbb6:	f023 0201 	bic.w	r2, r3, #1
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	699b      	ldr	r3, [r3, #24]
 800cbc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cbc4:	693b      	ldr	r3, [r7, #16]
 800cbc6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800cbca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	011b      	lsls	r3, r3, #4
 800cbd0:	693a      	ldr	r2, [r7, #16]
 800cbd2:	4313      	orrs	r3, r2
 800cbd4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cbd6:	697b      	ldr	r3, [r7, #20]
 800cbd8:	f023 030a 	bic.w	r3, r3, #10
 800cbdc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800cbde:	697a      	ldr	r2, [r7, #20]
 800cbe0:	68bb      	ldr	r3, [r7, #8]
 800cbe2:	4313      	orrs	r3, r2
 800cbe4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	693a      	ldr	r2, [r7, #16]
 800cbea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	697a      	ldr	r2, [r7, #20]
 800cbf0:	621a      	str	r2, [r3, #32]
}
 800cbf2:	bf00      	nop
 800cbf4:	371c      	adds	r7, #28
 800cbf6:	46bd      	mov	sp, r7
 800cbf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbfc:	4770      	bx	lr

0800cbfe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cbfe:	b480      	push	{r7}
 800cc00:	b087      	sub	sp, #28
 800cc02:	af00      	add	r7, sp, #0
 800cc04:	60f8      	str	r0, [r7, #12]
 800cc06:	60b9      	str	r1, [r7, #8]
 800cc08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	6a1b      	ldr	r3, [r3, #32]
 800cc0e:	f023 0210 	bic.w	r2, r3, #16
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	699b      	ldr	r3, [r3, #24]
 800cc1a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	6a1b      	ldr	r3, [r3, #32]
 800cc20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cc22:	697b      	ldr	r3, [r7, #20]
 800cc24:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800cc28:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	031b      	lsls	r3, r3, #12
 800cc2e:	697a      	ldr	r2, [r7, #20]
 800cc30:	4313      	orrs	r3, r2
 800cc32:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cc34:	693b      	ldr	r3, [r7, #16]
 800cc36:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800cc3a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800cc3c:	68bb      	ldr	r3, [r7, #8]
 800cc3e:	011b      	lsls	r3, r3, #4
 800cc40:	693a      	ldr	r2, [r7, #16]
 800cc42:	4313      	orrs	r3, r2
 800cc44:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	697a      	ldr	r2, [r7, #20]
 800cc4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	693a      	ldr	r2, [r7, #16]
 800cc50:	621a      	str	r2, [r3, #32]
}
 800cc52:	bf00      	nop
 800cc54:	371c      	adds	r7, #28
 800cc56:	46bd      	mov	sp, r7
 800cc58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc5c:	4770      	bx	lr

0800cc5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800cc5e:	b480      	push	{r7}
 800cc60:	b085      	sub	sp, #20
 800cc62:	af00      	add	r7, sp, #0
 800cc64:	6078      	str	r0, [r7, #4]
 800cc66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	689b      	ldr	r3, [r3, #8]
 800cc6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cc74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cc76:	683a      	ldr	r2, [r7, #0]
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	4313      	orrs	r3, r2
 800cc7c:	f043 0307 	orr.w	r3, r3, #7
 800cc80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	68fa      	ldr	r2, [r7, #12]
 800cc86:	609a      	str	r2, [r3, #8]
}
 800cc88:	bf00      	nop
 800cc8a:	3714      	adds	r7, #20
 800cc8c:	46bd      	mov	sp, r7
 800cc8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc92:	4770      	bx	lr

0800cc94 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800cc94:	b480      	push	{r7}
 800cc96:	b087      	sub	sp, #28
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	60f8      	str	r0, [r7, #12]
 800cc9c:	60b9      	str	r1, [r7, #8]
 800cc9e:	607a      	str	r2, [r7, #4]
 800cca0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	689b      	ldr	r3, [r3, #8]
 800cca6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cca8:	697b      	ldr	r3, [r7, #20]
 800ccaa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ccae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ccb0:	683b      	ldr	r3, [r7, #0]
 800ccb2:	021a      	lsls	r2, r3, #8
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	431a      	orrs	r2, r3
 800ccb8:	68bb      	ldr	r3, [r7, #8]
 800ccba:	4313      	orrs	r3, r2
 800ccbc:	697a      	ldr	r2, [r7, #20]
 800ccbe:	4313      	orrs	r3, r2
 800ccc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	697a      	ldr	r2, [r7, #20]
 800ccc6:	609a      	str	r2, [r3, #8]
}
 800ccc8:	bf00      	nop
 800ccca:	371c      	adds	r7, #28
 800cccc:	46bd      	mov	sp, r7
 800ccce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccd2:	4770      	bx	lr

0800ccd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ccd4:	b480      	push	{r7}
 800ccd6:	b085      	sub	sp, #20
 800ccd8:	af00      	add	r7, sp, #0
 800ccda:	6078      	str	r0, [r7, #4]
 800ccdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cce4:	2b01      	cmp	r3, #1
 800cce6:	d101      	bne.n	800ccec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cce8:	2302      	movs	r3, #2
 800ccea:	e068      	b.n	800cdbe <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	2201      	movs	r2, #1
 800ccf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	2202      	movs	r2, #2
 800ccf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	685b      	ldr	r3, [r3, #4]
 800cd02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	689b      	ldr	r3, [r3, #8]
 800cd0a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	4a2e      	ldr	r2, [pc, #184]	; (800cdcc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800cd12:	4293      	cmp	r3, r2
 800cd14:	d004      	beq.n	800cd20 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	4a2d      	ldr	r2, [pc, #180]	; (800cdd0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800cd1c:	4293      	cmp	r3, r2
 800cd1e:	d108      	bne.n	800cd32 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800cd26:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800cd28:	683b      	ldr	r3, [r7, #0]
 800cd2a:	685b      	ldr	r3, [r3, #4]
 800cd2c:	68fa      	ldr	r2, [r7, #12]
 800cd2e:	4313      	orrs	r3, r2
 800cd30:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cd38:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cd3a:	683b      	ldr	r3, [r7, #0]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	68fa      	ldr	r2, [r7, #12]
 800cd40:	4313      	orrs	r3, r2
 800cd42:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	68fa      	ldr	r2, [r7, #12]
 800cd4a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	4a1e      	ldr	r2, [pc, #120]	; (800cdcc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800cd52:	4293      	cmp	r3, r2
 800cd54:	d01d      	beq.n	800cd92 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cd5e:	d018      	beq.n	800cd92 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	4a1b      	ldr	r2, [pc, #108]	; (800cdd4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800cd66:	4293      	cmp	r3, r2
 800cd68:	d013      	beq.n	800cd92 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	4a1a      	ldr	r2, [pc, #104]	; (800cdd8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800cd70:	4293      	cmp	r3, r2
 800cd72:	d00e      	beq.n	800cd92 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	4a18      	ldr	r2, [pc, #96]	; (800cddc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800cd7a:	4293      	cmp	r3, r2
 800cd7c:	d009      	beq.n	800cd92 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	4a13      	ldr	r2, [pc, #76]	; (800cdd0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800cd84:	4293      	cmp	r3, r2
 800cd86:	d004      	beq.n	800cd92 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	4a14      	ldr	r2, [pc, #80]	; (800cde0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800cd8e:	4293      	cmp	r3, r2
 800cd90:	d10c      	bne.n	800cdac <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cd92:	68bb      	ldr	r3, [r7, #8]
 800cd94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cd98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cd9a:	683b      	ldr	r3, [r7, #0]
 800cd9c:	689b      	ldr	r3, [r3, #8]
 800cd9e:	68ba      	ldr	r2, [r7, #8]
 800cda0:	4313      	orrs	r3, r2
 800cda2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	68ba      	ldr	r2, [r7, #8]
 800cdaa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	2201      	movs	r2, #1
 800cdb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cdbc:	2300      	movs	r3, #0
}
 800cdbe:	4618      	mov	r0, r3
 800cdc0:	3714      	adds	r7, #20
 800cdc2:	46bd      	mov	sp, r7
 800cdc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdc8:	4770      	bx	lr
 800cdca:	bf00      	nop
 800cdcc:	40012c00 	.word	0x40012c00
 800cdd0:	40013400 	.word	0x40013400
 800cdd4:	40000400 	.word	0x40000400
 800cdd8:	40000800 	.word	0x40000800
 800cddc:	40000c00 	.word	0x40000c00
 800cde0:	40014000 	.word	0x40014000

0800cde4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cde4:	b480      	push	{r7}
 800cde6:	b083      	sub	sp, #12
 800cde8:	af00      	add	r7, sp, #0
 800cdea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cdec:	bf00      	nop
 800cdee:	370c      	adds	r7, #12
 800cdf0:	46bd      	mov	sp, r7
 800cdf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf6:	4770      	bx	lr

0800cdf8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800cdf8:	b480      	push	{r7}
 800cdfa:	b083      	sub	sp, #12
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ce00:	bf00      	nop
 800ce02:	370c      	adds	r7, #12
 800ce04:	46bd      	mov	sp, r7
 800ce06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce0a:	4770      	bx	lr

0800ce0c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ce0c:	b480      	push	{r7}
 800ce0e:	b083      	sub	sp, #12
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ce14:	bf00      	nop
 800ce16:	370c      	adds	r7, #12
 800ce18:	46bd      	mov	sp, r7
 800ce1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce1e:	4770      	bx	lr

0800ce20 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ce20:	b580      	push	{r7, lr}
 800ce22:	b082      	sub	sp, #8
 800ce24:	af00      	add	r7, sp, #0
 800ce26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d101      	bne.n	800ce32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ce2e:	2301      	movs	r3, #1
 800ce30:	e040      	b.n	800ceb4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d106      	bne.n	800ce48 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	2200      	movs	r2, #0
 800ce3e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ce42:	6878      	ldr	r0, [r7, #4]
 800ce44:	f7f8 fe40 	bl	8005ac8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	2224      	movs	r2, #36	; 0x24
 800ce4c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	681a      	ldr	r2, [r3, #0]
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	f022 0201 	bic.w	r2, r2, #1
 800ce5c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ce5e:	6878      	ldr	r0, [r7, #4]
 800ce60:	f000 fc0a 	bl	800d678 <UART_SetConfig>
 800ce64:	4603      	mov	r3, r0
 800ce66:	2b01      	cmp	r3, #1
 800ce68:	d101      	bne.n	800ce6e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800ce6a:	2301      	movs	r3, #1
 800ce6c:	e022      	b.n	800ceb4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d002      	beq.n	800ce7c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800ce76:	6878      	ldr	r0, [r7, #4]
 800ce78:	f000 feb6 	bl	800dbe8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	685a      	ldr	r2, [r3, #4]
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ce8a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	689a      	ldr	r2, [r3, #8]
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ce9a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	681a      	ldr	r2, [r3, #0]
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	f042 0201 	orr.w	r2, r2, #1
 800ceaa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ceac:	6878      	ldr	r0, [r7, #4]
 800ceae:	f000 ff3d 	bl	800dd2c <UART_CheckIdleState>
 800ceb2:	4603      	mov	r3, r0
}
 800ceb4:	4618      	mov	r0, r3
 800ceb6:	3708      	adds	r7, #8
 800ceb8:	46bd      	mov	sp, r7
 800ceba:	bd80      	pop	{r7, pc}

0800cebc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cebc:	b580      	push	{r7, lr}
 800cebe:	b08a      	sub	sp, #40	; 0x28
 800cec0:	af00      	add	r7, sp, #0
 800cec2:	60f8      	str	r0, [r7, #12]
 800cec4:	60b9      	str	r1, [r7, #8]
 800cec6:	4613      	mov	r3, r2
 800cec8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cece:	2b20      	cmp	r3, #32
 800ced0:	d142      	bne.n	800cf58 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800ced2:	68bb      	ldr	r3, [r7, #8]
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d002      	beq.n	800cede <HAL_UART_Receive_IT+0x22>
 800ced8:	88fb      	ldrh	r3, [r7, #6]
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d101      	bne.n	800cee2 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800cede:	2301      	movs	r3, #1
 800cee0:	e03b      	b.n	800cf5a <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800cee8:	2b01      	cmp	r3, #1
 800ceea:	d101      	bne.n	800cef0 <HAL_UART_Receive_IT+0x34>
 800ceec:	2302      	movs	r3, #2
 800ceee:	e034      	b.n	800cf5a <HAL_UART_Receive_IT+0x9e>
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	2201      	movs	r2, #1
 800cef4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	2200      	movs	r2, #0
 800cefc:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	4a18      	ldr	r2, [pc, #96]	; (800cf64 <HAL_UART_Receive_IT+0xa8>)
 800cf04:	4293      	cmp	r3, r2
 800cf06:	d01f      	beq.n	800cf48 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	685b      	ldr	r3, [r3, #4]
 800cf0e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d018      	beq.n	800cf48 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf1c:	697b      	ldr	r3, [r7, #20]
 800cf1e:	e853 3f00 	ldrex	r3, [r3]
 800cf22:	613b      	str	r3, [r7, #16]
   return(result);
 800cf24:	693b      	ldr	r3, [r7, #16]
 800cf26:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800cf2a:	627b      	str	r3, [r7, #36]	; 0x24
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	461a      	mov	r2, r3
 800cf32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf34:	623b      	str	r3, [r7, #32]
 800cf36:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf38:	69f9      	ldr	r1, [r7, #28]
 800cf3a:	6a3a      	ldr	r2, [r7, #32]
 800cf3c:	e841 2300 	strex	r3, r2, [r1]
 800cf40:	61bb      	str	r3, [r7, #24]
   return(result);
 800cf42:	69bb      	ldr	r3, [r7, #24]
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d1e6      	bne.n	800cf16 <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800cf48:	88fb      	ldrh	r3, [r7, #6]
 800cf4a:	461a      	mov	r2, r3
 800cf4c:	68b9      	ldr	r1, [r7, #8]
 800cf4e:	68f8      	ldr	r0, [r7, #12]
 800cf50:	f000 fffa 	bl	800df48 <UART_Start_Receive_IT>
 800cf54:	4603      	mov	r3, r0
 800cf56:	e000      	b.n	800cf5a <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800cf58:	2302      	movs	r3, #2
  }
}
 800cf5a:	4618      	mov	r0, r3
 800cf5c:	3728      	adds	r7, #40	; 0x28
 800cf5e:	46bd      	mov	sp, r7
 800cf60:	bd80      	pop	{r7, pc}
 800cf62:	bf00      	nop
 800cf64:	40008000 	.word	0x40008000

0800cf68 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800cf68:	b580      	push	{r7, lr}
 800cf6a:	b08a      	sub	sp, #40	; 0x28
 800cf6c:	af00      	add	r7, sp, #0
 800cf6e:	60f8      	str	r0, [r7, #12]
 800cf70:	60b9      	str	r1, [r7, #8]
 800cf72:	4613      	mov	r3, r2
 800cf74:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cf7a:	2b20      	cmp	r3, #32
 800cf7c:	d178      	bne.n	800d070 <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800cf7e:	68bb      	ldr	r3, [r7, #8]
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d002      	beq.n	800cf8a <HAL_UART_Transmit_DMA+0x22>
 800cf84:	88fb      	ldrh	r3, [r7, #6]
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d101      	bne.n	800cf8e <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800cf8a:	2301      	movs	r3, #1
 800cf8c:	e071      	b.n	800d072 <HAL_UART_Transmit_DMA+0x10a>
    }

    __HAL_LOCK(huart);
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800cf94:	2b01      	cmp	r3, #1
 800cf96:	d101      	bne.n	800cf9c <HAL_UART_Transmit_DMA+0x34>
 800cf98:	2302      	movs	r3, #2
 800cf9a:	e06a      	b.n	800d072 <HAL_UART_Transmit_DMA+0x10a>
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	2201      	movs	r2, #1
 800cfa0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	68ba      	ldr	r2, [r7, #8]
 800cfa8:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	88fa      	ldrh	r2, [r7, #6]
 800cfae:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	88fa      	ldrh	r2, [r7, #6]
 800cfb6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	2200      	movs	r2, #0
 800cfbe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	2221      	movs	r2, #33	; 0x21
 800cfc6:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmatx != NULL)
 800cfc8:	68fb      	ldr	r3, [r7, #12]
 800cfca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d02b      	beq.n	800d028 <HAL_UART_Transmit_DMA+0xc0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cfd4:	4a29      	ldr	r2, [pc, #164]	; (800d07c <HAL_UART_Transmit_DMA+0x114>)
 800cfd6:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800cfd8:	68fb      	ldr	r3, [r7, #12]
 800cfda:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cfdc:	4a28      	ldr	r2, [pc, #160]	; (800d080 <HAL_UART_Transmit_DMA+0x118>)
 800cfde:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800cfe0:	68fb      	ldr	r3, [r7, #12]
 800cfe2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cfe4:	4a27      	ldr	r2, [pc, #156]	; (800d084 <HAL_UART_Transmit_DMA+0x11c>)
 800cfe6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cfec:	2200      	movs	r2, #0
 800cfee:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cff8:	4619      	mov	r1, r3
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	3328      	adds	r3, #40	; 0x28
 800d000:	461a      	mov	r2, r3
 800d002:	88fb      	ldrh	r3, [r7, #6]
 800d004:	f7f9 ff94 	bl	8006f30 <HAL_DMA_Start_IT>
 800d008:	4603      	mov	r3, r0
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d00c      	beq.n	800d028 <HAL_UART_Transmit_DMA+0xc0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	2210      	movs	r2, #16
 800d012:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	2200      	movs	r2, #0
 800d01a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	2220      	movs	r2, #32
 800d022:	679a      	str	r2, [r3, #120]	; 0x78

        return HAL_ERROR;
 800d024:	2301      	movs	r3, #1
 800d026:	e024      	b.n	800d072 <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	2240      	movs	r2, #64	; 0x40
 800d02e:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	2200      	movs	r2, #0
 800d034:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	3308      	adds	r3, #8
 800d03e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d040:	697b      	ldr	r3, [r7, #20]
 800d042:	e853 3f00 	ldrex	r3, [r3]
 800d046:	613b      	str	r3, [r7, #16]
   return(result);
 800d048:	693b      	ldr	r3, [r7, #16]
 800d04a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d04e:	627b      	str	r3, [r7, #36]	; 0x24
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	3308      	adds	r3, #8
 800d056:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d058:	623a      	str	r2, [r7, #32]
 800d05a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d05c:	69f9      	ldr	r1, [r7, #28]
 800d05e:	6a3a      	ldr	r2, [r7, #32]
 800d060:	e841 2300 	strex	r3, r2, [r1]
 800d064:	61bb      	str	r3, [r7, #24]
   return(result);
 800d066:	69bb      	ldr	r3, [r7, #24]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d1e5      	bne.n	800d038 <HAL_UART_Transmit_DMA+0xd0>

    return HAL_OK;
 800d06c:	2300      	movs	r3, #0
 800d06e:	e000      	b.n	800d072 <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800d070:	2302      	movs	r3, #2
  }
}
 800d072:	4618      	mov	r0, r3
 800d074:	3728      	adds	r7, #40	; 0x28
 800d076:	46bd      	mov	sp, r7
 800d078:	bd80      	pop	{r7, pc}
 800d07a:	bf00      	nop
 800d07c:	0800e1ef 	.word	0x0800e1ef
 800d080:	0800e289 	.word	0x0800e289
 800d084:	0800e2a5 	.word	0x0800e2a5

0800d088 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d088:	b580      	push	{r7, lr}
 800d08a:	b0ba      	sub	sp, #232	; 0xe8
 800d08c:	af00      	add	r7, sp, #0
 800d08e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	69db      	ldr	r3, [r3, #28]
 800d096:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	689b      	ldr	r3, [r3, #8]
 800d0aa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d0ae:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800d0b2:	f640 030f 	movw	r3, #2063	; 0x80f
 800d0b6:	4013      	ands	r3, r2
 800d0b8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800d0bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	d115      	bne.n	800d0f0 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800d0c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d0c8:	f003 0320 	and.w	r3, r3, #32
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d00f      	beq.n	800d0f0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800d0d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d0d4:	f003 0320 	and.w	r3, r3, #32
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d009      	beq.n	800d0f0 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	f000 82a6 	beq.w	800d632 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d0ea:	6878      	ldr	r0, [r7, #4]
 800d0ec:	4798      	blx	r3
      }
      return;
 800d0ee:	e2a0      	b.n	800d632 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800d0f0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	f000 8117 	beq.w	800d328 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800d0fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d0fe:	f003 0301 	and.w	r3, r3, #1
 800d102:	2b00      	cmp	r3, #0
 800d104:	d106      	bne.n	800d114 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800d106:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800d10a:	4b85      	ldr	r3, [pc, #532]	; (800d320 <HAL_UART_IRQHandler+0x298>)
 800d10c:	4013      	ands	r3, r2
 800d10e:	2b00      	cmp	r3, #0
 800d110:	f000 810a 	beq.w	800d328 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d114:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d118:	f003 0301 	and.w	r3, r3, #1
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d011      	beq.n	800d144 <HAL_UART_IRQHandler+0xbc>
 800d120:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d124:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d00b      	beq.n	800d144 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	2201      	movs	r2, #1
 800d132:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d13a:	f043 0201 	orr.w	r2, r3, #1
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d144:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d148:	f003 0302 	and.w	r3, r3, #2
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d011      	beq.n	800d174 <HAL_UART_IRQHandler+0xec>
 800d150:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d154:	f003 0301 	and.w	r3, r3, #1
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d00b      	beq.n	800d174 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	2202      	movs	r2, #2
 800d162:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d16a:	f043 0204 	orr.w	r2, r3, #4
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d174:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d178:	f003 0304 	and.w	r3, r3, #4
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d011      	beq.n	800d1a4 <HAL_UART_IRQHandler+0x11c>
 800d180:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d184:	f003 0301 	and.w	r3, r3, #1
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d00b      	beq.n	800d1a4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	2204      	movs	r2, #4
 800d192:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d19a:	f043 0202 	orr.w	r2, r3, #2
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d1a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d1a8:	f003 0308 	and.w	r3, r3, #8
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d017      	beq.n	800d1e0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800d1b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d1b4:	f003 0320 	and.w	r3, r3, #32
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d105      	bne.n	800d1c8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800d1bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d1c0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d00b      	beq.n	800d1e0 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	2208      	movs	r2, #8
 800d1ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d1d6:	f043 0208 	orr.w	r2, r3, #8
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d1e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d1e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d012      	beq.n	800d212 <HAL_UART_IRQHandler+0x18a>
 800d1ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d1f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d00c      	beq.n	800d212 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d200:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d208:	f043 0220 	orr.w	r2, r3, #32
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d218:	2b00      	cmp	r3, #0
 800d21a:	f000 820c 	beq.w	800d636 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800d21e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d222:	f003 0320 	and.w	r3, r3, #32
 800d226:	2b00      	cmp	r3, #0
 800d228:	d00d      	beq.n	800d246 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800d22a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d22e:	f003 0320 	and.w	r3, r3, #32
 800d232:	2b00      	cmp	r3, #0
 800d234:	d007      	beq.n	800d246 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d003      	beq.n	800d246 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d242:	6878      	ldr	r0, [r7, #4]
 800d244:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d24c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	689b      	ldr	r3, [r3, #8]
 800d256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d25a:	2b40      	cmp	r3, #64	; 0x40
 800d25c:	d005      	beq.n	800d26a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800d25e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d262:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d266:	2b00      	cmp	r3, #0
 800d268:	d04f      	beq.n	800d30a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d26a:	6878      	ldr	r0, [r7, #4]
 800d26c:	f000 ff5c 	bl	800e128 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	689b      	ldr	r3, [r3, #8]
 800d276:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d27a:	2b40      	cmp	r3, #64	; 0x40
 800d27c:	d141      	bne.n	800d302 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	3308      	adds	r3, #8
 800d284:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d288:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d28c:	e853 3f00 	ldrex	r3, [r3]
 800d290:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800d294:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d298:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d29c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	3308      	adds	r3, #8
 800d2a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800d2aa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800d2ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800d2b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800d2ba:	e841 2300 	strex	r3, r2, [r1]
 800d2be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800d2c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d1d9      	bne.n	800d27e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d013      	beq.n	800d2fa <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d2d6:	4a13      	ldr	r2, [pc, #76]	; (800d324 <HAL_UART_IRQHandler+0x29c>)
 800d2d8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d2de:	4618      	mov	r0, r3
 800d2e0:	f7f9 fec4 	bl	800706c <HAL_DMA_Abort_IT>
 800d2e4:	4603      	mov	r3, r0
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d017      	beq.n	800d31a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d2ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2f0:	687a      	ldr	r2, [r7, #4]
 800d2f2:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800d2f4:	4610      	mov	r0, r2
 800d2f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d2f8:	e00f      	b.n	800d31a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d2fa:	6878      	ldr	r0, [r7, #4]
 800d2fc:	f7f7 fc66 	bl	8004bcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d300:	e00b      	b.n	800d31a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d302:	6878      	ldr	r0, [r7, #4]
 800d304:	f7f7 fc62 	bl	8004bcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d308:	e007      	b.n	800d31a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d30a:	6878      	ldr	r0, [r7, #4]
 800d30c:	f7f7 fc5e 	bl	8004bcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	2200      	movs	r2, #0
 800d314:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800d318:	e18d      	b.n	800d636 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d31a:	bf00      	nop
    return;
 800d31c:	e18b      	b.n	800d636 <HAL_UART_IRQHandler+0x5ae>
 800d31e:	bf00      	nop
 800d320:	04000120 	.word	0x04000120
 800d324:	0800e321 	.word	0x0800e321

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d32c:	2b01      	cmp	r3, #1
 800d32e:	f040 8146 	bne.w	800d5be <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800d332:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d336:	f003 0310 	and.w	r3, r3, #16
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	f000 813f 	beq.w	800d5be <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800d340:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d344:	f003 0310 	and.w	r3, r3, #16
 800d348:	2b00      	cmp	r3, #0
 800d34a:	f000 8138 	beq.w	800d5be <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	2210      	movs	r2, #16
 800d354:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	689b      	ldr	r3, [r3, #8]
 800d35c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d360:	2b40      	cmp	r3, #64	; 0x40
 800d362:	f040 80b4 	bne.w	800d4ce <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	685b      	ldr	r3, [r3, #4]
 800d36e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800d372:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800d376:	2b00      	cmp	r3, #0
 800d378:	f000 815f 	beq.w	800d63a <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800d382:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800d386:	429a      	cmp	r2, r3
 800d388:	f080 8157 	bcs.w	800d63a <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800d392:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	f003 0320 	and.w	r3, r3, #32
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	f040 8085 	bne.w	800d4b2 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800d3b4:	e853 3f00 	ldrex	r3, [r3]
 800d3b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800d3bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d3c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d3c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	461a      	mov	r2, r3
 800d3ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800d3d2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800d3d6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3da:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800d3de:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800d3e2:	e841 2300 	strex	r3, r2, [r1]
 800d3e6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800d3ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d1da      	bne.n	800d3a8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	681b      	ldr	r3, [r3, #0]
 800d3f6:	3308      	adds	r3, #8
 800d3f8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d3fc:	e853 3f00 	ldrex	r3, [r3]
 800d400:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800d402:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d404:	f023 0301 	bic.w	r3, r3, #1
 800d408:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	3308      	adds	r3, #8
 800d412:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800d416:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800d41a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d41c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800d41e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800d422:	e841 2300 	strex	r3, r2, [r1]
 800d426:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800d428:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d1e1      	bne.n	800d3f2 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	3308      	adds	r3, #8
 800d434:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d436:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d438:	e853 3f00 	ldrex	r3, [r3]
 800d43c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800d43e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d440:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d444:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	3308      	adds	r3, #8
 800d44e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800d452:	66fa      	str	r2, [r7, #108]	; 0x6c
 800d454:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d456:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800d458:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800d45a:	e841 2300 	strex	r3, r2, [r1]
 800d45e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800d460:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d462:	2b00      	cmp	r3, #0
 800d464:	d1e3      	bne.n	800d42e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	2220      	movs	r2, #32
 800d46a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	2200      	movs	r2, #0
 800d470:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d478:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d47a:	e853 3f00 	ldrex	r3, [r3]
 800d47e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800d480:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d482:	f023 0310 	bic.w	r3, r3, #16
 800d486:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	461a      	mov	r2, r3
 800d490:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d494:	65bb      	str	r3, [r7, #88]	; 0x58
 800d496:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d498:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d49a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d49c:	e841 2300 	strex	r3, r2, [r1]
 800d4a0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800d4a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d1e4      	bne.n	800d472 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d4ac:	4618      	mov	r0, r3
 800d4ae:	f7f9 fd9f 	bl	8006ff0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d4be:	b29b      	uxth	r3, r3
 800d4c0:	1ad3      	subs	r3, r2, r3
 800d4c2:	b29b      	uxth	r3, r3
 800d4c4:	4619      	mov	r1, r3
 800d4c6:	6878      	ldr	r0, [r7, #4]
 800d4c8:	f000 f8ca 	bl	800d660 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d4cc:	e0b5      	b.n	800d63a <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d4da:	b29b      	uxth	r3, r3
 800d4dc:	1ad3      	subs	r3, r2, r3
 800d4de:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d4e8:	b29b      	uxth	r3, r3
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	f000 80a7 	beq.w	800d63e <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 800d4f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	f000 80a2 	beq.w	800d63e <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d502:	e853 3f00 	ldrex	r3, [r3]
 800d506:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800d508:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d50a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800d50e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	461a      	mov	r2, r3
 800d518:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800d51c:	647b      	str	r3, [r7, #68]	; 0x44
 800d51e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d520:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d522:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d524:	e841 2300 	strex	r3, r2, [r1]
 800d528:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800d52a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d1e4      	bne.n	800d4fa <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	3308      	adds	r3, #8
 800d536:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d53a:	e853 3f00 	ldrex	r3, [r3]
 800d53e:	623b      	str	r3, [r7, #32]
   return(result);
 800d540:	6a3b      	ldr	r3, [r7, #32]
 800d542:	f023 0301 	bic.w	r3, r3, #1
 800d546:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	3308      	adds	r3, #8
 800d550:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800d554:	633a      	str	r2, [r7, #48]	; 0x30
 800d556:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d558:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d55a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d55c:	e841 2300 	strex	r3, r2, [r1]
 800d560:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800d562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d564:	2b00      	cmp	r3, #0
 800d566:	d1e3      	bne.n	800d530 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	2220      	movs	r2, #32
 800d56c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	2200      	movs	r2, #0
 800d572:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	2200      	movs	r2, #0
 800d578:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d580:	693b      	ldr	r3, [r7, #16]
 800d582:	e853 3f00 	ldrex	r3, [r3]
 800d586:	60fb      	str	r3, [r7, #12]
   return(result);
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	f023 0310 	bic.w	r3, r3, #16
 800d58e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	461a      	mov	r2, r3
 800d598:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800d59c:	61fb      	str	r3, [r7, #28]
 800d59e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5a0:	69b9      	ldr	r1, [r7, #24]
 800d5a2:	69fa      	ldr	r2, [r7, #28]
 800d5a4:	e841 2300 	strex	r3, r2, [r1]
 800d5a8:	617b      	str	r3, [r7, #20]
   return(result);
 800d5aa:	697b      	ldr	r3, [r7, #20]
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d1e4      	bne.n	800d57a <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d5b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800d5b4:	4619      	mov	r1, r3
 800d5b6:	6878      	ldr	r0, [r7, #4]
 800d5b8:	f000 f852 	bl	800d660 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d5bc:	e03f      	b.n	800d63e <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d5be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d5c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d00e      	beq.n	800d5e8 <HAL_UART_IRQHandler+0x560>
 800d5ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d5ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d008      	beq.n	800d5e8 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800d5de:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800d5e0:	6878      	ldr	r0, [r7, #4]
 800d5e2:	f001 f83d 	bl	800e660 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d5e6:	e02d      	b.n	800d644 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800d5e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d5ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d00e      	beq.n	800d612 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800d5f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d5f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d008      	beq.n	800d612 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d604:	2b00      	cmp	r3, #0
 800d606:	d01c      	beq.n	800d642 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d60c:	6878      	ldr	r0, [r7, #4]
 800d60e:	4798      	blx	r3
    }
    return;
 800d610:	e017      	b.n	800d642 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d612:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d616:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d012      	beq.n	800d644 <HAL_UART_IRQHandler+0x5bc>
 800d61e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d622:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d626:	2b00      	cmp	r3, #0
 800d628:	d00c      	beq.n	800d644 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 800d62a:	6878      	ldr	r0, [r7, #4]
 800d62c:	f000 fe8e 	bl	800e34c <UART_EndTransmit_IT>
    return;
 800d630:	e008      	b.n	800d644 <HAL_UART_IRQHandler+0x5bc>
      return;
 800d632:	bf00      	nop
 800d634:	e006      	b.n	800d644 <HAL_UART_IRQHandler+0x5bc>
    return;
 800d636:	bf00      	nop
 800d638:	e004      	b.n	800d644 <HAL_UART_IRQHandler+0x5bc>
      return;
 800d63a:	bf00      	nop
 800d63c:	e002      	b.n	800d644 <HAL_UART_IRQHandler+0x5bc>
      return;
 800d63e:	bf00      	nop
 800d640:	e000      	b.n	800d644 <HAL_UART_IRQHandler+0x5bc>
    return;
 800d642:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800d644:	37e8      	adds	r7, #232	; 0xe8
 800d646:	46bd      	mov	sp, r7
 800d648:	bd80      	pop	{r7, pc}
 800d64a:	bf00      	nop

0800d64c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d64c:	b480      	push	{r7}
 800d64e:	b083      	sub	sp, #12
 800d650:	af00      	add	r7, sp, #0
 800d652:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800d654:	bf00      	nop
 800d656:	370c      	adds	r7, #12
 800d658:	46bd      	mov	sp, r7
 800d65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d65e:	4770      	bx	lr

0800d660 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d660:	b480      	push	{r7}
 800d662:	b083      	sub	sp, #12
 800d664:	af00      	add	r7, sp, #0
 800d666:	6078      	str	r0, [r7, #4]
 800d668:	460b      	mov	r3, r1
 800d66a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d66c:	bf00      	nop
 800d66e:	370c      	adds	r7, #12
 800d670:	46bd      	mov	sp, r7
 800d672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d676:	4770      	bx	lr

0800d678 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d678:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d67c:	b08a      	sub	sp, #40	; 0x28
 800d67e:	af00      	add	r7, sp, #0
 800d680:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d682:	2300      	movs	r3, #0
 800d684:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	689a      	ldr	r2, [r3, #8]
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	691b      	ldr	r3, [r3, #16]
 800d690:	431a      	orrs	r2, r3
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	695b      	ldr	r3, [r3, #20]
 800d696:	431a      	orrs	r2, r3
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	69db      	ldr	r3, [r3, #28]
 800d69c:	4313      	orrs	r3, r2
 800d69e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	681a      	ldr	r2, [r3, #0]
 800d6a6:	4ba4      	ldr	r3, [pc, #656]	; (800d938 <UART_SetConfig+0x2c0>)
 800d6a8:	4013      	ands	r3, r2
 800d6aa:	68fa      	ldr	r2, [r7, #12]
 800d6ac:	6812      	ldr	r2, [r2, #0]
 800d6ae:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d6b0:	430b      	orrs	r3, r1
 800d6b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	685b      	ldr	r3, [r3, #4]
 800d6ba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	68da      	ldr	r2, [r3, #12]
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	430a      	orrs	r2, r1
 800d6c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	699b      	ldr	r3, [r3, #24]
 800d6ce:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	4a99      	ldr	r2, [pc, #612]	; (800d93c <UART_SetConfig+0x2c4>)
 800d6d6:	4293      	cmp	r3, r2
 800d6d8:	d004      	beq.n	800d6e4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	6a1b      	ldr	r3, [r3, #32]
 800d6de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d6e0:	4313      	orrs	r3, r2
 800d6e2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	689b      	ldr	r3, [r3, #8]
 800d6ea:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d6f4:	430a      	orrs	r2, r1
 800d6f6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	4a90      	ldr	r2, [pc, #576]	; (800d940 <UART_SetConfig+0x2c8>)
 800d6fe:	4293      	cmp	r3, r2
 800d700:	d126      	bne.n	800d750 <UART_SetConfig+0xd8>
 800d702:	4b90      	ldr	r3, [pc, #576]	; (800d944 <UART_SetConfig+0x2cc>)
 800d704:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d708:	f003 0303 	and.w	r3, r3, #3
 800d70c:	2b03      	cmp	r3, #3
 800d70e:	d81b      	bhi.n	800d748 <UART_SetConfig+0xd0>
 800d710:	a201      	add	r2, pc, #4	; (adr r2, 800d718 <UART_SetConfig+0xa0>)
 800d712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d716:	bf00      	nop
 800d718:	0800d729 	.word	0x0800d729
 800d71c:	0800d739 	.word	0x0800d739
 800d720:	0800d731 	.word	0x0800d731
 800d724:	0800d741 	.word	0x0800d741
 800d728:	2301      	movs	r3, #1
 800d72a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d72e:	e116      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d730:	2302      	movs	r3, #2
 800d732:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d736:	e112      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d738:	2304      	movs	r3, #4
 800d73a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d73e:	e10e      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d740:	2308      	movs	r3, #8
 800d742:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d746:	e10a      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d748:	2310      	movs	r3, #16
 800d74a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d74e:	e106      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	4a7c      	ldr	r2, [pc, #496]	; (800d948 <UART_SetConfig+0x2d0>)
 800d756:	4293      	cmp	r3, r2
 800d758:	d138      	bne.n	800d7cc <UART_SetConfig+0x154>
 800d75a:	4b7a      	ldr	r3, [pc, #488]	; (800d944 <UART_SetConfig+0x2cc>)
 800d75c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d760:	f003 030c 	and.w	r3, r3, #12
 800d764:	2b0c      	cmp	r3, #12
 800d766:	d82d      	bhi.n	800d7c4 <UART_SetConfig+0x14c>
 800d768:	a201      	add	r2, pc, #4	; (adr r2, 800d770 <UART_SetConfig+0xf8>)
 800d76a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d76e:	bf00      	nop
 800d770:	0800d7a5 	.word	0x0800d7a5
 800d774:	0800d7c5 	.word	0x0800d7c5
 800d778:	0800d7c5 	.word	0x0800d7c5
 800d77c:	0800d7c5 	.word	0x0800d7c5
 800d780:	0800d7b5 	.word	0x0800d7b5
 800d784:	0800d7c5 	.word	0x0800d7c5
 800d788:	0800d7c5 	.word	0x0800d7c5
 800d78c:	0800d7c5 	.word	0x0800d7c5
 800d790:	0800d7ad 	.word	0x0800d7ad
 800d794:	0800d7c5 	.word	0x0800d7c5
 800d798:	0800d7c5 	.word	0x0800d7c5
 800d79c:	0800d7c5 	.word	0x0800d7c5
 800d7a0:	0800d7bd 	.word	0x0800d7bd
 800d7a4:	2300      	movs	r3, #0
 800d7a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d7aa:	e0d8      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d7ac:	2302      	movs	r3, #2
 800d7ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d7b2:	e0d4      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d7b4:	2304      	movs	r3, #4
 800d7b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d7ba:	e0d0      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d7bc:	2308      	movs	r3, #8
 800d7be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d7c2:	e0cc      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d7c4:	2310      	movs	r3, #16
 800d7c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d7ca:	e0c8      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	4a5e      	ldr	r2, [pc, #376]	; (800d94c <UART_SetConfig+0x2d4>)
 800d7d2:	4293      	cmp	r3, r2
 800d7d4:	d125      	bne.n	800d822 <UART_SetConfig+0x1aa>
 800d7d6:	4b5b      	ldr	r3, [pc, #364]	; (800d944 <UART_SetConfig+0x2cc>)
 800d7d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d7dc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800d7e0:	2b30      	cmp	r3, #48	; 0x30
 800d7e2:	d016      	beq.n	800d812 <UART_SetConfig+0x19a>
 800d7e4:	2b30      	cmp	r3, #48	; 0x30
 800d7e6:	d818      	bhi.n	800d81a <UART_SetConfig+0x1a2>
 800d7e8:	2b20      	cmp	r3, #32
 800d7ea:	d00a      	beq.n	800d802 <UART_SetConfig+0x18a>
 800d7ec:	2b20      	cmp	r3, #32
 800d7ee:	d814      	bhi.n	800d81a <UART_SetConfig+0x1a2>
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d002      	beq.n	800d7fa <UART_SetConfig+0x182>
 800d7f4:	2b10      	cmp	r3, #16
 800d7f6:	d008      	beq.n	800d80a <UART_SetConfig+0x192>
 800d7f8:	e00f      	b.n	800d81a <UART_SetConfig+0x1a2>
 800d7fa:	2300      	movs	r3, #0
 800d7fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d800:	e0ad      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d802:	2302      	movs	r3, #2
 800d804:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d808:	e0a9      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d80a:	2304      	movs	r3, #4
 800d80c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d810:	e0a5      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d812:	2308      	movs	r3, #8
 800d814:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d818:	e0a1      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d81a:	2310      	movs	r3, #16
 800d81c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d820:	e09d      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	4a4a      	ldr	r2, [pc, #296]	; (800d950 <UART_SetConfig+0x2d8>)
 800d828:	4293      	cmp	r3, r2
 800d82a:	d125      	bne.n	800d878 <UART_SetConfig+0x200>
 800d82c:	4b45      	ldr	r3, [pc, #276]	; (800d944 <UART_SetConfig+0x2cc>)
 800d82e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d832:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800d836:	2bc0      	cmp	r3, #192	; 0xc0
 800d838:	d016      	beq.n	800d868 <UART_SetConfig+0x1f0>
 800d83a:	2bc0      	cmp	r3, #192	; 0xc0
 800d83c:	d818      	bhi.n	800d870 <UART_SetConfig+0x1f8>
 800d83e:	2b80      	cmp	r3, #128	; 0x80
 800d840:	d00a      	beq.n	800d858 <UART_SetConfig+0x1e0>
 800d842:	2b80      	cmp	r3, #128	; 0x80
 800d844:	d814      	bhi.n	800d870 <UART_SetConfig+0x1f8>
 800d846:	2b00      	cmp	r3, #0
 800d848:	d002      	beq.n	800d850 <UART_SetConfig+0x1d8>
 800d84a:	2b40      	cmp	r3, #64	; 0x40
 800d84c:	d008      	beq.n	800d860 <UART_SetConfig+0x1e8>
 800d84e:	e00f      	b.n	800d870 <UART_SetConfig+0x1f8>
 800d850:	2300      	movs	r3, #0
 800d852:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d856:	e082      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d858:	2302      	movs	r3, #2
 800d85a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d85e:	e07e      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d860:	2304      	movs	r3, #4
 800d862:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d866:	e07a      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d868:	2308      	movs	r3, #8
 800d86a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d86e:	e076      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d870:	2310      	movs	r3, #16
 800d872:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d876:	e072      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	4a35      	ldr	r2, [pc, #212]	; (800d954 <UART_SetConfig+0x2dc>)
 800d87e:	4293      	cmp	r3, r2
 800d880:	d12a      	bne.n	800d8d8 <UART_SetConfig+0x260>
 800d882:	4b30      	ldr	r3, [pc, #192]	; (800d944 <UART_SetConfig+0x2cc>)
 800d884:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d888:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d88c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d890:	d01a      	beq.n	800d8c8 <UART_SetConfig+0x250>
 800d892:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d896:	d81b      	bhi.n	800d8d0 <UART_SetConfig+0x258>
 800d898:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d89c:	d00c      	beq.n	800d8b8 <UART_SetConfig+0x240>
 800d89e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d8a2:	d815      	bhi.n	800d8d0 <UART_SetConfig+0x258>
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d003      	beq.n	800d8b0 <UART_SetConfig+0x238>
 800d8a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d8ac:	d008      	beq.n	800d8c0 <UART_SetConfig+0x248>
 800d8ae:	e00f      	b.n	800d8d0 <UART_SetConfig+0x258>
 800d8b0:	2300      	movs	r3, #0
 800d8b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d8b6:	e052      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d8b8:	2302      	movs	r3, #2
 800d8ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d8be:	e04e      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d8c0:	2304      	movs	r3, #4
 800d8c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d8c6:	e04a      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d8c8:	2308      	movs	r3, #8
 800d8ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d8ce:	e046      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d8d0:	2310      	movs	r3, #16
 800d8d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d8d6:	e042      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d8d8:	68fb      	ldr	r3, [r7, #12]
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	4a17      	ldr	r2, [pc, #92]	; (800d93c <UART_SetConfig+0x2c4>)
 800d8de:	4293      	cmp	r3, r2
 800d8e0:	d13a      	bne.n	800d958 <UART_SetConfig+0x2e0>
 800d8e2:	4b18      	ldr	r3, [pc, #96]	; (800d944 <UART_SetConfig+0x2cc>)
 800d8e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d8e8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800d8ec:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800d8f0:	d01a      	beq.n	800d928 <UART_SetConfig+0x2b0>
 800d8f2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800d8f6:	d81b      	bhi.n	800d930 <UART_SetConfig+0x2b8>
 800d8f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d8fc:	d00c      	beq.n	800d918 <UART_SetConfig+0x2a0>
 800d8fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d902:	d815      	bhi.n	800d930 <UART_SetConfig+0x2b8>
 800d904:	2b00      	cmp	r3, #0
 800d906:	d003      	beq.n	800d910 <UART_SetConfig+0x298>
 800d908:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d90c:	d008      	beq.n	800d920 <UART_SetConfig+0x2a8>
 800d90e:	e00f      	b.n	800d930 <UART_SetConfig+0x2b8>
 800d910:	2300      	movs	r3, #0
 800d912:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d916:	e022      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d918:	2302      	movs	r3, #2
 800d91a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d91e:	e01e      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d920:	2304      	movs	r3, #4
 800d922:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d926:	e01a      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d928:	2308      	movs	r3, #8
 800d92a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d92e:	e016      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d930:	2310      	movs	r3, #16
 800d932:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d936:	e012      	b.n	800d95e <UART_SetConfig+0x2e6>
 800d938:	efff69f3 	.word	0xefff69f3
 800d93c:	40008000 	.word	0x40008000
 800d940:	40013800 	.word	0x40013800
 800d944:	40021000 	.word	0x40021000
 800d948:	40004400 	.word	0x40004400
 800d94c:	40004800 	.word	0x40004800
 800d950:	40004c00 	.word	0x40004c00
 800d954:	40005000 	.word	0x40005000
 800d958:	2310      	movs	r3, #16
 800d95a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	4a9f      	ldr	r2, [pc, #636]	; (800dbe0 <UART_SetConfig+0x568>)
 800d964:	4293      	cmp	r3, r2
 800d966:	d17a      	bne.n	800da5e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d968:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d96c:	2b08      	cmp	r3, #8
 800d96e:	d824      	bhi.n	800d9ba <UART_SetConfig+0x342>
 800d970:	a201      	add	r2, pc, #4	; (adr r2, 800d978 <UART_SetConfig+0x300>)
 800d972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d976:	bf00      	nop
 800d978:	0800d99d 	.word	0x0800d99d
 800d97c:	0800d9bb 	.word	0x0800d9bb
 800d980:	0800d9a5 	.word	0x0800d9a5
 800d984:	0800d9bb 	.word	0x0800d9bb
 800d988:	0800d9ab 	.word	0x0800d9ab
 800d98c:	0800d9bb 	.word	0x0800d9bb
 800d990:	0800d9bb 	.word	0x0800d9bb
 800d994:	0800d9bb 	.word	0x0800d9bb
 800d998:	0800d9b3 	.word	0x0800d9b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d99c:	f7fc f8f2 	bl	8009b84 <HAL_RCC_GetPCLK1Freq>
 800d9a0:	61f8      	str	r0, [r7, #28]
        break;
 800d9a2:	e010      	b.n	800d9c6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d9a4:	4b8f      	ldr	r3, [pc, #572]	; (800dbe4 <UART_SetConfig+0x56c>)
 800d9a6:	61fb      	str	r3, [r7, #28]
        break;
 800d9a8:	e00d      	b.n	800d9c6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d9aa:	f7fc f853 	bl	8009a54 <HAL_RCC_GetSysClockFreq>
 800d9ae:	61f8      	str	r0, [r7, #28]
        break;
 800d9b0:	e009      	b.n	800d9c6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d9b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d9b6:	61fb      	str	r3, [r7, #28]
        break;
 800d9b8:	e005      	b.n	800d9c6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800d9ba:	2300      	movs	r3, #0
 800d9bc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800d9be:	2301      	movs	r3, #1
 800d9c0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800d9c4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d9c6:	69fb      	ldr	r3, [r7, #28]
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	f000 80fb 	beq.w	800dbc4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800d9ce:	68fb      	ldr	r3, [r7, #12]
 800d9d0:	685a      	ldr	r2, [r3, #4]
 800d9d2:	4613      	mov	r3, r2
 800d9d4:	005b      	lsls	r3, r3, #1
 800d9d6:	4413      	add	r3, r2
 800d9d8:	69fa      	ldr	r2, [r7, #28]
 800d9da:	429a      	cmp	r2, r3
 800d9dc:	d305      	bcc.n	800d9ea <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800d9de:	68fb      	ldr	r3, [r7, #12]
 800d9e0:	685b      	ldr	r3, [r3, #4]
 800d9e2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800d9e4:	69fa      	ldr	r2, [r7, #28]
 800d9e6:	429a      	cmp	r2, r3
 800d9e8:	d903      	bls.n	800d9f2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800d9ea:	2301      	movs	r3, #1
 800d9ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800d9f0:	e0e8      	b.n	800dbc4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800d9f2:	69fb      	ldr	r3, [r7, #28]
 800d9f4:	2200      	movs	r2, #0
 800d9f6:	461c      	mov	r4, r3
 800d9f8:	4615      	mov	r5, r2
 800d9fa:	f04f 0200 	mov.w	r2, #0
 800d9fe:	f04f 0300 	mov.w	r3, #0
 800da02:	022b      	lsls	r3, r5, #8
 800da04:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800da08:	0222      	lsls	r2, r4, #8
 800da0a:	68f9      	ldr	r1, [r7, #12]
 800da0c:	6849      	ldr	r1, [r1, #4]
 800da0e:	0849      	lsrs	r1, r1, #1
 800da10:	2000      	movs	r0, #0
 800da12:	4688      	mov	r8, r1
 800da14:	4681      	mov	r9, r0
 800da16:	eb12 0a08 	adds.w	sl, r2, r8
 800da1a:	eb43 0b09 	adc.w	fp, r3, r9
 800da1e:	68fb      	ldr	r3, [r7, #12]
 800da20:	685b      	ldr	r3, [r3, #4]
 800da22:	2200      	movs	r2, #0
 800da24:	603b      	str	r3, [r7, #0]
 800da26:	607a      	str	r2, [r7, #4]
 800da28:	e9d7 2300 	ldrd	r2, r3, [r7]
 800da2c:	4650      	mov	r0, sl
 800da2e:	4659      	mov	r1, fp
 800da30:	f7f3 f97a 	bl	8000d28 <__aeabi_uldivmod>
 800da34:	4602      	mov	r2, r0
 800da36:	460b      	mov	r3, r1
 800da38:	4613      	mov	r3, r2
 800da3a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800da3c:	69bb      	ldr	r3, [r7, #24]
 800da3e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800da42:	d308      	bcc.n	800da56 <UART_SetConfig+0x3de>
 800da44:	69bb      	ldr	r3, [r7, #24]
 800da46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800da4a:	d204      	bcs.n	800da56 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	69ba      	ldr	r2, [r7, #24]
 800da52:	60da      	str	r2, [r3, #12]
 800da54:	e0b6      	b.n	800dbc4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800da56:	2301      	movs	r3, #1
 800da58:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800da5c:	e0b2      	b.n	800dbc4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	69db      	ldr	r3, [r3, #28]
 800da62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800da66:	d15e      	bne.n	800db26 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800da68:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800da6c:	2b08      	cmp	r3, #8
 800da6e:	d828      	bhi.n	800dac2 <UART_SetConfig+0x44a>
 800da70:	a201      	add	r2, pc, #4	; (adr r2, 800da78 <UART_SetConfig+0x400>)
 800da72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da76:	bf00      	nop
 800da78:	0800da9d 	.word	0x0800da9d
 800da7c:	0800daa5 	.word	0x0800daa5
 800da80:	0800daad 	.word	0x0800daad
 800da84:	0800dac3 	.word	0x0800dac3
 800da88:	0800dab3 	.word	0x0800dab3
 800da8c:	0800dac3 	.word	0x0800dac3
 800da90:	0800dac3 	.word	0x0800dac3
 800da94:	0800dac3 	.word	0x0800dac3
 800da98:	0800dabb 	.word	0x0800dabb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800da9c:	f7fc f872 	bl	8009b84 <HAL_RCC_GetPCLK1Freq>
 800daa0:	61f8      	str	r0, [r7, #28]
        break;
 800daa2:	e014      	b.n	800dace <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800daa4:	f7fc f884 	bl	8009bb0 <HAL_RCC_GetPCLK2Freq>
 800daa8:	61f8      	str	r0, [r7, #28]
        break;
 800daaa:	e010      	b.n	800dace <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800daac:	4b4d      	ldr	r3, [pc, #308]	; (800dbe4 <UART_SetConfig+0x56c>)
 800daae:	61fb      	str	r3, [r7, #28]
        break;
 800dab0:	e00d      	b.n	800dace <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800dab2:	f7fb ffcf 	bl	8009a54 <HAL_RCC_GetSysClockFreq>
 800dab6:	61f8      	str	r0, [r7, #28]
        break;
 800dab8:	e009      	b.n	800dace <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800daba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dabe:	61fb      	str	r3, [r7, #28]
        break;
 800dac0:	e005      	b.n	800dace <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800dac2:	2300      	movs	r3, #0
 800dac4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800dac6:	2301      	movs	r3, #1
 800dac8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800dacc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800dace:	69fb      	ldr	r3, [r7, #28]
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d077      	beq.n	800dbc4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800dad4:	69fb      	ldr	r3, [r7, #28]
 800dad6:	005a      	lsls	r2, r3, #1
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	685b      	ldr	r3, [r3, #4]
 800dadc:	085b      	lsrs	r3, r3, #1
 800dade:	441a      	add	r2, r3
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	685b      	ldr	r3, [r3, #4]
 800dae4:	fbb2 f3f3 	udiv	r3, r2, r3
 800dae8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800daea:	69bb      	ldr	r3, [r7, #24]
 800daec:	2b0f      	cmp	r3, #15
 800daee:	d916      	bls.n	800db1e <UART_SetConfig+0x4a6>
 800daf0:	69bb      	ldr	r3, [r7, #24]
 800daf2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800daf6:	d212      	bcs.n	800db1e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800daf8:	69bb      	ldr	r3, [r7, #24]
 800dafa:	b29b      	uxth	r3, r3
 800dafc:	f023 030f 	bic.w	r3, r3, #15
 800db00:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800db02:	69bb      	ldr	r3, [r7, #24]
 800db04:	085b      	lsrs	r3, r3, #1
 800db06:	b29b      	uxth	r3, r3
 800db08:	f003 0307 	and.w	r3, r3, #7
 800db0c:	b29a      	uxth	r2, r3
 800db0e:	8afb      	ldrh	r3, [r7, #22]
 800db10:	4313      	orrs	r3, r2
 800db12:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800db14:	68fb      	ldr	r3, [r7, #12]
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	8afa      	ldrh	r2, [r7, #22]
 800db1a:	60da      	str	r2, [r3, #12]
 800db1c:	e052      	b.n	800dbc4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800db1e:	2301      	movs	r3, #1
 800db20:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800db24:	e04e      	b.n	800dbc4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800db26:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800db2a:	2b08      	cmp	r3, #8
 800db2c:	d827      	bhi.n	800db7e <UART_SetConfig+0x506>
 800db2e:	a201      	add	r2, pc, #4	; (adr r2, 800db34 <UART_SetConfig+0x4bc>)
 800db30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db34:	0800db59 	.word	0x0800db59
 800db38:	0800db61 	.word	0x0800db61
 800db3c:	0800db69 	.word	0x0800db69
 800db40:	0800db7f 	.word	0x0800db7f
 800db44:	0800db6f 	.word	0x0800db6f
 800db48:	0800db7f 	.word	0x0800db7f
 800db4c:	0800db7f 	.word	0x0800db7f
 800db50:	0800db7f 	.word	0x0800db7f
 800db54:	0800db77 	.word	0x0800db77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800db58:	f7fc f814 	bl	8009b84 <HAL_RCC_GetPCLK1Freq>
 800db5c:	61f8      	str	r0, [r7, #28]
        break;
 800db5e:	e014      	b.n	800db8a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800db60:	f7fc f826 	bl	8009bb0 <HAL_RCC_GetPCLK2Freq>
 800db64:	61f8      	str	r0, [r7, #28]
        break;
 800db66:	e010      	b.n	800db8a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800db68:	4b1e      	ldr	r3, [pc, #120]	; (800dbe4 <UART_SetConfig+0x56c>)
 800db6a:	61fb      	str	r3, [r7, #28]
        break;
 800db6c:	e00d      	b.n	800db8a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800db6e:	f7fb ff71 	bl	8009a54 <HAL_RCC_GetSysClockFreq>
 800db72:	61f8      	str	r0, [r7, #28]
        break;
 800db74:	e009      	b.n	800db8a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800db76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800db7a:	61fb      	str	r3, [r7, #28]
        break;
 800db7c:	e005      	b.n	800db8a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800db7e:	2300      	movs	r3, #0
 800db80:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800db82:	2301      	movs	r3, #1
 800db84:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800db88:	bf00      	nop
    }

    if (pclk != 0U)
 800db8a:	69fb      	ldr	r3, [r7, #28]
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d019      	beq.n	800dbc4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	685b      	ldr	r3, [r3, #4]
 800db94:	085a      	lsrs	r2, r3, #1
 800db96:	69fb      	ldr	r3, [r7, #28]
 800db98:	441a      	add	r2, r3
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	685b      	ldr	r3, [r3, #4]
 800db9e:	fbb2 f3f3 	udiv	r3, r2, r3
 800dba2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800dba4:	69bb      	ldr	r3, [r7, #24]
 800dba6:	2b0f      	cmp	r3, #15
 800dba8:	d909      	bls.n	800dbbe <UART_SetConfig+0x546>
 800dbaa:	69bb      	ldr	r3, [r7, #24]
 800dbac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dbb0:	d205      	bcs.n	800dbbe <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800dbb2:	69bb      	ldr	r3, [r7, #24]
 800dbb4:	b29a      	uxth	r2, r3
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	60da      	str	r2, [r3, #12]
 800dbbc:	e002      	b.n	800dbc4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800dbbe:	2301      	movs	r3, #1
 800dbc0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	2200      	movs	r2, #0
 800dbc8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	2200      	movs	r2, #0
 800dbce:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800dbd0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800dbd4:	4618      	mov	r0, r3
 800dbd6:	3728      	adds	r7, #40	; 0x28
 800dbd8:	46bd      	mov	sp, r7
 800dbda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800dbde:	bf00      	nop
 800dbe0:	40008000 	.word	0x40008000
 800dbe4:	00f42400 	.word	0x00f42400

0800dbe8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800dbe8:	b480      	push	{r7}
 800dbea:	b083      	sub	sp, #12
 800dbec:	af00      	add	r7, sp, #0
 800dbee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dbf4:	f003 0301 	and.w	r3, r3, #1
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d00a      	beq.n	800dc12 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	685b      	ldr	r3, [r3, #4]
 800dc02:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	430a      	orrs	r2, r1
 800dc10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc16:	f003 0302 	and.w	r3, r3, #2
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d00a      	beq.n	800dc34 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	685b      	ldr	r3, [r3, #4]
 800dc24:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	430a      	orrs	r2, r1
 800dc32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc38:	f003 0304 	and.w	r3, r3, #4
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d00a      	beq.n	800dc56 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	685b      	ldr	r3, [r3, #4]
 800dc46:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	681b      	ldr	r3, [r3, #0]
 800dc52:	430a      	orrs	r2, r1
 800dc54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc5a:	f003 0308 	and.w	r3, r3, #8
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d00a      	beq.n	800dc78 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	681b      	ldr	r3, [r3, #0]
 800dc66:	685b      	ldr	r3, [r3, #4]
 800dc68:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	430a      	orrs	r2, r1
 800dc76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc7c:	f003 0310 	and.w	r3, r3, #16
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d00a      	beq.n	800dc9a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	689b      	ldr	r3, [r3, #8]
 800dc8a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	430a      	orrs	r2, r1
 800dc98:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc9e:	f003 0320 	and.w	r3, r3, #32
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d00a      	beq.n	800dcbc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	689b      	ldr	r3, [r3, #8]
 800dcac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	430a      	orrs	r2, r1
 800dcba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dcc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d01a      	beq.n	800dcfe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	685b      	ldr	r3, [r3, #4]
 800dcce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	430a      	orrs	r2, r1
 800dcdc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dce2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800dce6:	d10a      	bne.n	800dcfe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	685b      	ldr	r3, [r3, #4]
 800dcee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	681b      	ldr	r3, [r3, #0]
 800dcfa:	430a      	orrs	r2, r1
 800dcfc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d00a      	beq.n	800dd20 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	685b      	ldr	r3, [r3, #4]
 800dd10:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	430a      	orrs	r2, r1
 800dd1e:	605a      	str	r2, [r3, #4]
  }
}
 800dd20:	bf00      	nop
 800dd22:	370c      	adds	r7, #12
 800dd24:	46bd      	mov	sp, r7
 800dd26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd2a:	4770      	bx	lr

0800dd2c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800dd2c:	b580      	push	{r7, lr}
 800dd2e:	b086      	sub	sp, #24
 800dd30:	af02      	add	r7, sp, #8
 800dd32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	2200      	movs	r2, #0
 800dd38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800dd3c:	f7f8 fecc 	bl	8006ad8 <HAL_GetTick>
 800dd40:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	f003 0308 	and.w	r3, r3, #8
 800dd4c:	2b08      	cmp	r3, #8
 800dd4e:	d10e      	bne.n	800dd6e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800dd50:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800dd54:	9300      	str	r3, [sp, #0]
 800dd56:	68fb      	ldr	r3, [r7, #12]
 800dd58:	2200      	movs	r2, #0
 800dd5a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800dd5e:	6878      	ldr	r0, [r7, #4]
 800dd60:	f000 f82d 	bl	800ddbe <UART_WaitOnFlagUntilTimeout>
 800dd64:	4603      	mov	r3, r0
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d001      	beq.n	800dd6e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800dd6a:	2303      	movs	r3, #3
 800dd6c:	e023      	b.n	800ddb6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	f003 0304 	and.w	r3, r3, #4
 800dd78:	2b04      	cmp	r3, #4
 800dd7a:	d10e      	bne.n	800dd9a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800dd7c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800dd80:	9300      	str	r3, [sp, #0]
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	2200      	movs	r2, #0
 800dd86:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800dd8a:	6878      	ldr	r0, [r7, #4]
 800dd8c:	f000 f817 	bl	800ddbe <UART_WaitOnFlagUntilTimeout>
 800dd90:	4603      	mov	r3, r0
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d001      	beq.n	800dd9a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800dd96:	2303      	movs	r3, #3
 800dd98:	e00d      	b.n	800ddb6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	2220      	movs	r2, #32
 800dd9e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	2220      	movs	r2, #32
 800dda4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	2200      	movs	r2, #0
 800ddaa:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	2200      	movs	r2, #0
 800ddb0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800ddb4:	2300      	movs	r3, #0
}
 800ddb6:	4618      	mov	r0, r3
 800ddb8:	3710      	adds	r7, #16
 800ddba:	46bd      	mov	sp, r7
 800ddbc:	bd80      	pop	{r7, pc}

0800ddbe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ddbe:	b580      	push	{r7, lr}
 800ddc0:	b09c      	sub	sp, #112	; 0x70
 800ddc2:	af00      	add	r7, sp, #0
 800ddc4:	60f8      	str	r0, [r7, #12]
 800ddc6:	60b9      	str	r1, [r7, #8]
 800ddc8:	603b      	str	r3, [r7, #0]
 800ddca:	4613      	mov	r3, r2
 800ddcc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ddce:	e0a5      	b.n	800df1c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ddd0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ddd2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ddd6:	f000 80a1 	beq.w	800df1c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ddda:	f7f8 fe7d 	bl	8006ad8 <HAL_GetTick>
 800ddde:	4602      	mov	r2, r0
 800dde0:	683b      	ldr	r3, [r7, #0]
 800dde2:	1ad3      	subs	r3, r2, r3
 800dde4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800dde6:	429a      	cmp	r2, r3
 800dde8:	d302      	bcc.n	800ddf0 <UART_WaitOnFlagUntilTimeout+0x32>
 800ddea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d13e      	bne.n	800de6e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddf6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ddf8:	e853 3f00 	ldrex	r3, [r3]
 800ddfc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800ddfe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800de00:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800de04:	667b      	str	r3, [r7, #100]	; 0x64
 800de06:	68fb      	ldr	r3, [r7, #12]
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	461a      	mov	r2, r3
 800de0c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800de0e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800de10:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de12:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800de14:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800de16:	e841 2300 	strex	r3, r2, [r1]
 800de1a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800de1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d1e6      	bne.n	800ddf0 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	3308      	adds	r3, #8
 800de28:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800de2c:	e853 3f00 	ldrex	r3, [r3]
 800de30:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800de32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de34:	f023 0301 	bic.w	r3, r3, #1
 800de38:	663b      	str	r3, [r7, #96]	; 0x60
 800de3a:	68fb      	ldr	r3, [r7, #12]
 800de3c:	681b      	ldr	r3, [r3, #0]
 800de3e:	3308      	adds	r3, #8
 800de40:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800de42:	64ba      	str	r2, [r7, #72]	; 0x48
 800de44:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de46:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800de48:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800de4a:	e841 2300 	strex	r3, r2, [r1]
 800de4e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800de50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800de52:	2b00      	cmp	r3, #0
 800de54:	d1e5      	bne.n	800de22 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800de56:	68fb      	ldr	r3, [r7, #12]
 800de58:	2220      	movs	r2, #32
 800de5a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	2220      	movs	r2, #32
 800de60:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800de62:	68fb      	ldr	r3, [r7, #12]
 800de64:	2200      	movs	r2, #0
 800de66:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800de6a:	2303      	movs	r3, #3
 800de6c:	e067      	b.n	800df3e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	681b      	ldr	r3, [r3, #0]
 800de74:	f003 0304 	and.w	r3, r3, #4
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d04f      	beq.n	800df1c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800de7c:	68fb      	ldr	r3, [r7, #12]
 800de7e:	681b      	ldr	r3, [r3, #0]
 800de80:	69db      	ldr	r3, [r3, #28]
 800de82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800de86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800de8a:	d147      	bne.n	800df1c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800de8c:	68fb      	ldr	r3, [r7, #12]
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800de94:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de9e:	e853 3f00 	ldrex	r3, [r3]
 800dea2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800dea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dea6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800deaa:	66fb      	str	r3, [r7, #108]	; 0x6c
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	461a      	mov	r2, r3
 800deb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800deb4:	637b      	str	r3, [r7, #52]	; 0x34
 800deb6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800deb8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800deba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800debc:	e841 2300 	strex	r3, r2, [r1]
 800dec0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800dec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d1e6      	bne.n	800de96 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dec8:	68fb      	ldr	r3, [r7, #12]
 800deca:	681b      	ldr	r3, [r3, #0]
 800decc:	3308      	adds	r3, #8
 800dece:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ded0:	697b      	ldr	r3, [r7, #20]
 800ded2:	e853 3f00 	ldrex	r3, [r3]
 800ded6:	613b      	str	r3, [r7, #16]
   return(result);
 800ded8:	693b      	ldr	r3, [r7, #16]
 800deda:	f023 0301 	bic.w	r3, r3, #1
 800dede:	66bb      	str	r3, [r7, #104]	; 0x68
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	3308      	adds	r3, #8
 800dee6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800dee8:	623a      	str	r2, [r7, #32]
 800deea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800deec:	69f9      	ldr	r1, [r7, #28]
 800deee:	6a3a      	ldr	r2, [r7, #32]
 800def0:	e841 2300 	strex	r3, r2, [r1]
 800def4:	61bb      	str	r3, [r7, #24]
   return(result);
 800def6:	69bb      	ldr	r3, [r7, #24]
 800def8:	2b00      	cmp	r3, #0
 800defa:	d1e5      	bne.n	800dec8 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	2220      	movs	r2, #32
 800df00:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	2220      	movs	r2, #32
 800df06:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	2220      	movs	r2, #32
 800df0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800df10:	68fb      	ldr	r3, [r7, #12]
 800df12:	2200      	movs	r2, #0
 800df14:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800df18:	2303      	movs	r3, #3
 800df1a:	e010      	b.n	800df3e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	69da      	ldr	r2, [r3, #28]
 800df22:	68bb      	ldr	r3, [r7, #8]
 800df24:	4013      	ands	r3, r2
 800df26:	68ba      	ldr	r2, [r7, #8]
 800df28:	429a      	cmp	r2, r3
 800df2a:	bf0c      	ite	eq
 800df2c:	2301      	moveq	r3, #1
 800df2e:	2300      	movne	r3, #0
 800df30:	b2db      	uxtb	r3, r3
 800df32:	461a      	mov	r2, r3
 800df34:	79fb      	ldrb	r3, [r7, #7]
 800df36:	429a      	cmp	r2, r3
 800df38:	f43f af4a 	beq.w	800ddd0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800df3c:	2300      	movs	r3, #0
}
 800df3e:	4618      	mov	r0, r3
 800df40:	3770      	adds	r7, #112	; 0x70
 800df42:	46bd      	mov	sp, r7
 800df44:	bd80      	pop	{r7, pc}
	...

0800df48 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800df48:	b480      	push	{r7}
 800df4a:	b097      	sub	sp, #92	; 0x5c
 800df4c:	af00      	add	r7, sp, #0
 800df4e:	60f8      	str	r0, [r7, #12]
 800df50:	60b9      	str	r1, [r7, #8]
 800df52:	4613      	mov	r3, r2
 800df54:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	68ba      	ldr	r2, [r7, #8]
 800df5a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	88fa      	ldrh	r2, [r7, #6]
 800df60:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	88fa      	ldrh	r2, [r7, #6]
 800df68:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	2200      	movs	r2, #0
 800df70:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800df72:	68fb      	ldr	r3, [r7, #12]
 800df74:	689b      	ldr	r3, [r3, #8]
 800df76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800df7a:	d10e      	bne.n	800df9a <UART_Start_Receive_IT+0x52>
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	691b      	ldr	r3, [r3, #16]
 800df80:	2b00      	cmp	r3, #0
 800df82:	d105      	bne.n	800df90 <UART_Start_Receive_IT+0x48>
 800df84:	68fb      	ldr	r3, [r7, #12]
 800df86:	f240 12ff 	movw	r2, #511	; 0x1ff
 800df8a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800df8e:	e02d      	b.n	800dfec <UART_Start_Receive_IT+0xa4>
 800df90:	68fb      	ldr	r3, [r7, #12]
 800df92:	22ff      	movs	r2, #255	; 0xff
 800df94:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800df98:	e028      	b.n	800dfec <UART_Start_Receive_IT+0xa4>
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	689b      	ldr	r3, [r3, #8]
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d10d      	bne.n	800dfbe <UART_Start_Receive_IT+0x76>
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	691b      	ldr	r3, [r3, #16]
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d104      	bne.n	800dfb4 <UART_Start_Receive_IT+0x6c>
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	22ff      	movs	r2, #255	; 0xff
 800dfae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800dfb2:	e01b      	b.n	800dfec <UART_Start_Receive_IT+0xa4>
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	227f      	movs	r2, #127	; 0x7f
 800dfb8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800dfbc:	e016      	b.n	800dfec <UART_Start_Receive_IT+0xa4>
 800dfbe:	68fb      	ldr	r3, [r7, #12]
 800dfc0:	689b      	ldr	r3, [r3, #8]
 800dfc2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800dfc6:	d10d      	bne.n	800dfe4 <UART_Start_Receive_IT+0x9c>
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	691b      	ldr	r3, [r3, #16]
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d104      	bne.n	800dfda <UART_Start_Receive_IT+0x92>
 800dfd0:	68fb      	ldr	r3, [r7, #12]
 800dfd2:	227f      	movs	r2, #127	; 0x7f
 800dfd4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800dfd8:	e008      	b.n	800dfec <UART_Start_Receive_IT+0xa4>
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	223f      	movs	r2, #63	; 0x3f
 800dfde:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800dfe2:	e003      	b.n	800dfec <UART_Start_Receive_IT+0xa4>
 800dfe4:	68fb      	ldr	r3, [r7, #12]
 800dfe6:	2200      	movs	r2, #0
 800dfe8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	2200      	movs	r2, #0
 800dff0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800dff4:	68fb      	ldr	r3, [r7, #12]
 800dff6:	2222      	movs	r2, #34	; 0x22
 800dff8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	3308      	adds	r3, #8
 800e000:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e002:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e004:	e853 3f00 	ldrex	r3, [r3]
 800e008:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e00a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e00c:	f043 0301 	orr.w	r3, r3, #1
 800e010:	657b      	str	r3, [r7, #84]	; 0x54
 800e012:	68fb      	ldr	r3, [r7, #12]
 800e014:	681b      	ldr	r3, [r3, #0]
 800e016:	3308      	adds	r3, #8
 800e018:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e01a:	64ba      	str	r2, [r7, #72]	; 0x48
 800e01c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e01e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e020:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e022:	e841 2300 	strex	r3, r2, [r1]
 800e026:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800e028:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d1e5      	bne.n	800dffa <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e02e:	68fb      	ldr	r3, [r7, #12]
 800e030:	689b      	ldr	r3, [r3, #8]
 800e032:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e036:	d107      	bne.n	800e048 <UART_Start_Receive_IT+0x100>
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	691b      	ldr	r3, [r3, #16]
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d103      	bne.n	800e048 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800e040:	68fb      	ldr	r3, [r7, #12]
 800e042:	4a24      	ldr	r2, [pc, #144]	; (800e0d4 <UART_Start_Receive_IT+0x18c>)
 800e044:	665a      	str	r2, [r3, #100]	; 0x64
 800e046:	e002      	b.n	800e04e <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800e048:	68fb      	ldr	r3, [r7, #12]
 800e04a:	4a23      	ldr	r2, [pc, #140]	; (800e0d8 <UART_Start_Receive_IT+0x190>)
 800e04c:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800e04e:	68fb      	ldr	r3, [r7, #12]
 800e050:	2200      	movs	r2, #0
 800e052:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	691b      	ldr	r3, [r3, #16]
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d019      	beq.n	800e092 <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800e05e:	68fb      	ldr	r3, [r7, #12]
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e066:	e853 3f00 	ldrex	r3, [r3]
 800e06a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e06c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e06e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800e072:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	461a      	mov	r2, r3
 800e07a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e07c:	637b      	str	r3, [r7, #52]	; 0x34
 800e07e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e080:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e082:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e084:	e841 2300 	strex	r3, r2, [r1]
 800e088:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800e08a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d1e6      	bne.n	800e05e <UART_Start_Receive_IT+0x116>
 800e090:	e018      	b.n	800e0c4 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800e092:	68fb      	ldr	r3, [r7, #12]
 800e094:	681b      	ldr	r3, [r3, #0]
 800e096:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e098:	697b      	ldr	r3, [r7, #20]
 800e09a:	e853 3f00 	ldrex	r3, [r3]
 800e09e:	613b      	str	r3, [r7, #16]
   return(result);
 800e0a0:	693b      	ldr	r3, [r7, #16]
 800e0a2:	f043 0320 	orr.w	r3, r3, #32
 800e0a6:	653b      	str	r3, [r7, #80]	; 0x50
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	461a      	mov	r2, r3
 800e0ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e0b0:	623b      	str	r3, [r7, #32]
 800e0b2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0b4:	69f9      	ldr	r1, [r7, #28]
 800e0b6:	6a3a      	ldr	r2, [r7, #32]
 800e0b8:	e841 2300 	strex	r3, r2, [r1]
 800e0bc:	61bb      	str	r3, [r7, #24]
   return(result);
 800e0be:	69bb      	ldr	r3, [r7, #24]
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d1e6      	bne.n	800e092 <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800e0c4:	2300      	movs	r3, #0
}
 800e0c6:	4618      	mov	r0, r3
 800e0c8:	375c      	adds	r7, #92	; 0x5c
 800e0ca:	46bd      	mov	sp, r7
 800e0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0d0:	4770      	bx	lr
 800e0d2:	bf00      	nop
 800e0d4:	0800e501 	.word	0x0800e501
 800e0d8:	0800e3a1 	.word	0x0800e3a1

0800e0dc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800e0dc:	b480      	push	{r7}
 800e0de:	b089      	sub	sp, #36	; 0x24
 800e0e0:	af00      	add	r7, sp, #0
 800e0e2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0ea:	68fb      	ldr	r3, [r7, #12]
 800e0ec:	e853 3f00 	ldrex	r3, [r3]
 800e0f0:	60bb      	str	r3, [r7, #8]
   return(result);
 800e0f2:	68bb      	ldr	r3, [r7, #8]
 800e0f4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800e0f8:	61fb      	str	r3, [r7, #28]
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	461a      	mov	r2, r3
 800e100:	69fb      	ldr	r3, [r7, #28]
 800e102:	61bb      	str	r3, [r7, #24]
 800e104:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e106:	6979      	ldr	r1, [r7, #20]
 800e108:	69ba      	ldr	r2, [r7, #24]
 800e10a:	e841 2300 	strex	r3, r2, [r1]
 800e10e:	613b      	str	r3, [r7, #16]
   return(result);
 800e110:	693b      	ldr	r3, [r7, #16]
 800e112:	2b00      	cmp	r3, #0
 800e114:	d1e6      	bne.n	800e0e4 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	2220      	movs	r2, #32
 800e11a:	679a      	str	r2, [r3, #120]	; 0x78
}
 800e11c:	bf00      	nop
 800e11e:	3724      	adds	r7, #36	; 0x24
 800e120:	46bd      	mov	sp, r7
 800e122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e126:	4770      	bx	lr

0800e128 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e128:	b480      	push	{r7}
 800e12a:	b095      	sub	sp, #84	; 0x54
 800e12c:	af00      	add	r7, sp, #0
 800e12e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e136:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e138:	e853 3f00 	ldrex	r3, [r3]
 800e13c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800e13e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e140:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e144:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	461a      	mov	r2, r3
 800e14c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e14e:	643b      	str	r3, [r7, #64]	; 0x40
 800e150:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e152:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e154:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e156:	e841 2300 	strex	r3, r2, [r1]
 800e15a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e15c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d1e6      	bne.n	800e130 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	681b      	ldr	r3, [r3, #0]
 800e166:	3308      	adds	r3, #8
 800e168:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e16a:	6a3b      	ldr	r3, [r7, #32]
 800e16c:	e853 3f00 	ldrex	r3, [r3]
 800e170:	61fb      	str	r3, [r7, #28]
   return(result);
 800e172:	69fb      	ldr	r3, [r7, #28]
 800e174:	f023 0301 	bic.w	r3, r3, #1
 800e178:	64bb      	str	r3, [r7, #72]	; 0x48
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	3308      	adds	r3, #8
 800e180:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e182:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e184:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e186:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e188:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e18a:	e841 2300 	strex	r3, r2, [r1]
 800e18e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e192:	2b00      	cmp	r3, #0
 800e194:	d1e5      	bne.n	800e162 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e19a:	2b01      	cmp	r3, #1
 800e19c:	d118      	bne.n	800e1d0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	e853 3f00 	ldrex	r3, [r3]
 800e1aa:	60bb      	str	r3, [r7, #8]
   return(result);
 800e1ac:	68bb      	ldr	r3, [r7, #8]
 800e1ae:	f023 0310 	bic.w	r3, r3, #16
 800e1b2:	647b      	str	r3, [r7, #68]	; 0x44
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	461a      	mov	r2, r3
 800e1ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e1bc:	61bb      	str	r3, [r7, #24]
 800e1be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1c0:	6979      	ldr	r1, [r7, #20]
 800e1c2:	69ba      	ldr	r2, [r7, #24]
 800e1c4:	e841 2300 	strex	r3, r2, [r1]
 800e1c8:	613b      	str	r3, [r7, #16]
   return(result);
 800e1ca:	693b      	ldr	r3, [r7, #16]
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d1e6      	bne.n	800e19e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	2220      	movs	r2, #32
 800e1d4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	2200      	movs	r2, #0
 800e1da:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	2200      	movs	r2, #0
 800e1e0:	665a      	str	r2, [r3, #100]	; 0x64
}
 800e1e2:	bf00      	nop
 800e1e4:	3754      	adds	r7, #84	; 0x54
 800e1e6:	46bd      	mov	sp, r7
 800e1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ec:	4770      	bx	lr

0800e1ee <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e1ee:	b580      	push	{r7, lr}
 800e1f0:	b090      	sub	sp, #64	; 0x40
 800e1f2:	af00      	add	r7, sp, #0
 800e1f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1fa:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	681b      	ldr	r3, [r3, #0]
 800e202:	f003 0320 	and.w	r3, r3, #32
 800e206:	2b00      	cmp	r3, #0
 800e208:	d137      	bne.n	800e27a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800e20a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e20c:	2200      	movs	r2, #0
 800e20e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e212:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	3308      	adds	r3, #8
 800e218:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e21a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e21c:	e853 3f00 	ldrex	r3, [r3]
 800e220:	623b      	str	r3, [r7, #32]
   return(result);
 800e222:	6a3b      	ldr	r3, [r7, #32]
 800e224:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e228:	63bb      	str	r3, [r7, #56]	; 0x38
 800e22a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e22c:	681b      	ldr	r3, [r3, #0]
 800e22e:	3308      	adds	r3, #8
 800e230:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e232:	633a      	str	r2, [r7, #48]	; 0x30
 800e234:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e236:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e238:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e23a:	e841 2300 	strex	r3, r2, [r1]
 800e23e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e242:	2b00      	cmp	r3, #0
 800e244:	d1e5      	bne.n	800e212 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e246:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e248:	681b      	ldr	r3, [r3, #0]
 800e24a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e24c:	693b      	ldr	r3, [r7, #16]
 800e24e:	e853 3f00 	ldrex	r3, [r3]
 800e252:	60fb      	str	r3, [r7, #12]
   return(result);
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e25a:	637b      	str	r3, [r7, #52]	; 0x34
 800e25c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	461a      	mov	r2, r3
 800e262:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e264:	61fb      	str	r3, [r7, #28]
 800e266:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e268:	69b9      	ldr	r1, [r7, #24]
 800e26a:	69fa      	ldr	r2, [r7, #28]
 800e26c:	e841 2300 	strex	r3, r2, [r1]
 800e270:	617b      	str	r3, [r7, #20]
   return(result);
 800e272:	697b      	ldr	r3, [r7, #20]
 800e274:	2b00      	cmp	r3, #0
 800e276:	d1e6      	bne.n	800e246 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e278:	e002      	b.n	800e280 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800e27a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800e27c:	f7f6 fa22 	bl	80046c4 <HAL_UART_TxCpltCallback>
}
 800e280:	bf00      	nop
 800e282:	3740      	adds	r7, #64	; 0x40
 800e284:	46bd      	mov	sp, r7
 800e286:	bd80      	pop	{r7, pc}

0800e288 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e288:	b580      	push	{r7, lr}
 800e28a:	b084      	sub	sp, #16
 800e28c:	af00      	add	r7, sp, #0
 800e28e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e294:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800e296:	68f8      	ldr	r0, [r7, #12]
 800e298:	f7ff f9d8 	bl	800d64c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e29c:	bf00      	nop
 800e29e:	3710      	adds	r7, #16
 800e2a0:	46bd      	mov	sp, r7
 800e2a2:	bd80      	pop	{r7, pc}

0800e2a4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e2a4:	b580      	push	{r7, lr}
 800e2a6:	b086      	sub	sp, #24
 800e2a8:	af00      	add	r7, sp, #0
 800e2aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e2b0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800e2b2:	697b      	ldr	r3, [r7, #20]
 800e2b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e2b6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800e2b8:	697b      	ldr	r3, [r7, #20]
 800e2ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e2bc:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e2be:	697b      	ldr	r3, [r7, #20]
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	689b      	ldr	r3, [r3, #8]
 800e2c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e2c8:	2b80      	cmp	r3, #128	; 0x80
 800e2ca:	d109      	bne.n	800e2e0 <UART_DMAError+0x3c>
 800e2cc:	693b      	ldr	r3, [r7, #16]
 800e2ce:	2b21      	cmp	r3, #33	; 0x21
 800e2d0:	d106      	bne.n	800e2e0 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800e2d2:	697b      	ldr	r3, [r7, #20]
 800e2d4:	2200      	movs	r2, #0
 800e2d6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800e2da:	6978      	ldr	r0, [r7, #20]
 800e2dc:	f7ff fefe 	bl	800e0dc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800e2e0:	697b      	ldr	r3, [r7, #20]
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	689b      	ldr	r3, [r3, #8]
 800e2e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e2ea:	2b40      	cmp	r3, #64	; 0x40
 800e2ec:	d109      	bne.n	800e302 <UART_DMAError+0x5e>
 800e2ee:	68fb      	ldr	r3, [r7, #12]
 800e2f0:	2b22      	cmp	r3, #34	; 0x22
 800e2f2:	d106      	bne.n	800e302 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800e2f4:	697b      	ldr	r3, [r7, #20]
 800e2f6:	2200      	movs	r2, #0
 800e2f8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800e2fc:	6978      	ldr	r0, [r7, #20]
 800e2fe:	f7ff ff13 	bl	800e128 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e302:	697b      	ldr	r3, [r7, #20]
 800e304:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e308:	f043 0210 	orr.w	r2, r3, #16
 800e30c:	697b      	ldr	r3, [r7, #20]
 800e30e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e312:	6978      	ldr	r0, [r7, #20]
 800e314:	f7f6 fc5a 	bl	8004bcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e318:	bf00      	nop
 800e31a:	3718      	adds	r7, #24
 800e31c:	46bd      	mov	sp, r7
 800e31e:	bd80      	pop	{r7, pc}

0800e320 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e320:	b580      	push	{r7, lr}
 800e322:	b084      	sub	sp, #16
 800e324:	af00      	add	r7, sp, #0
 800e326:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e32c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e32e:	68fb      	ldr	r3, [r7, #12]
 800e330:	2200      	movs	r2, #0
 800e332:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800e336:	68fb      	ldr	r3, [r7, #12]
 800e338:	2200      	movs	r2, #0
 800e33a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e33e:	68f8      	ldr	r0, [r7, #12]
 800e340:	f7f6 fc44 	bl	8004bcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e344:	bf00      	nop
 800e346:	3710      	adds	r7, #16
 800e348:	46bd      	mov	sp, r7
 800e34a:	bd80      	pop	{r7, pc}

0800e34c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e34c:	b580      	push	{r7, lr}
 800e34e:	b088      	sub	sp, #32
 800e350:	af00      	add	r7, sp, #0
 800e352:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e35a:	68fb      	ldr	r3, [r7, #12]
 800e35c:	e853 3f00 	ldrex	r3, [r3]
 800e360:	60bb      	str	r3, [r7, #8]
   return(result);
 800e362:	68bb      	ldr	r3, [r7, #8]
 800e364:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e368:	61fb      	str	r3, [r7, #28]
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	461a      	mov	r2, r3
 800e370:	69fb      	ldr	r3, [r7, #28]
 800e372:	61bb      	str	r3, [r7, #24]
 800e374:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e376:	6979      	ldr	r1, [r7, #20]
 800e378:	69ba      	ldr	r2, [r7, #24]
 800e37a:	e841 2300 	strex	r3, r2, [r1]
 800e37e:	613b      	str	r3, [r7, #16]
   return(result);
 800e380:	693b      	ldr	r3, [r7, #16]
 800e382:	2b00      	cmp	r3, #0
 800e384:	d1e6      	bne.n	800e354 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	2220      	movs	r2, #32
 800e38a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	2200      	movs	r2, #0
 800e390:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e392:	6878      	ldr	r0, [r7, #4]
 800e394:	f7f6 f996 	bl	80046c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e398:	bf00      	nop
 800e39a:	3720      	adds	r7, #32
 800e39c:	46bd      	mov	sp, r7
 800e39e:	bd80      	pop	{r7, pc}

0800e3a0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800e3a0:	b580      	push	{r7, lr}
 800e3a2:	b096      	sub	sp, #88	; 0x58
 800e3a4:	af00      	add	r7, sp, #0
 800e3a6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e3ae:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e3b6:	2b22      	cmp	r3, #34	; 0x22
 800e3b8:	f040 8094 	bne.w	800e4e4 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800e3c2:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e3c6:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800e3ca:	b2d9      	uxtb	r1, r3
 800e3cc:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800e3d0:	b2da      	uxtb	r2, r3
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e3d6:	400a      	ands	r2, r1
 800e3d8:	b2d2      	uxtb	r2, r2
 800e3da:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e3e0:	1c5a      	adds	r2, r3, #1
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e3ec:	b29b      	uxth	r3, r3
 800e3ee:	3b01      	subs	r3, #1
 800e3f0:	b29a      	uxth	r2, r3
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e3fe:	b29b      	uxth	r3, r3
 800e400:	2b00      	cmp	r3, #0
 800e402:	d179      	bne.n	800e4f8 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e40a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e40c:	e853 3f00 	ldrex	r3, [r3]
 800e410:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e412:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e414:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e418:	653b      	str	r3, [r7, #80]	; 0x50
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	461a      	mov	r2, r3
 800e420:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e422:	647b      	str	r3, [r7, #68]	; 0x44
 800e424:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e426:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e428:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e42a:	e841 2300 	strex	r3, r2, [r1]
 800e42e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e430:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e432:	2b00      	cmp	r3, #0
 800e434:	d1e6      	bne.n	800e404 <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	3308      	adds	r3, #8
 800e43c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e43e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e440:	e853 3f00 	ldrex	r3, [r3]
 800e444:	623b      	str	r3, [r7, #32]
   return(result);
 800e446:	6a3b      	ldr	r3, [r7, #32]
 800e448:	f023 0301 	bic.w	r3, r3, #1
 800e44c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	3308      	adds	r3, #8
 800e454:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e456:	633a      	str	r2, [r7, #48]	; 0x30
 800e458:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e45a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e45c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e45e:	e841 2300 	strex	r3, r2, [r1]
 800e462:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e466:	2b00      	cmp	r3, #0
 800e468:	d1e5      	bne.n	800e436 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	2220      	movs	r2, #32
 800e46e:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	2200      	movs	r2, #0
 800e474:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e47a:	2b01      	cmp	r3, #1
 800e47c:	d12e      	bne.n	800e4dc <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	2200      	movs	r2, #0
 800e482:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e48a:	693b      	ldr	r3, [r7, #16]
 800e48c:	e853 3f00 	ldrex	r3, [r3]
 800e490:	60fb      	str	r3, [r7, #12]
   return(result);
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	f023 0310 	bic.w	r3, r3, #16
 800e498:	64bb      	str	r3, [r7, #72]	; 0x48
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	681b      	ldr	r3, [r3, #0]
 800e49e:	461a      	mov	r2, r3
 800e4a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e4a2:	61fb      	str	r3, [r7, #28]
 800e4a4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4a6:	69b9      	ldr	r1, [r7, #24]
 800e4a8:	69fa      	ldr	r2, [r7, #28]
 800e4aa:	e841 2300 	strex	r3, r2, [r1]
 800e4ae:	617b      	str	r3, [r7, #20]
   return(result);
 800e4b0:	697b      	ldr	r3, [r7, #20]
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d1e6      	bne.n	800e484 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	69db      	ldr	r3, [r3, #28]
 800e4bc:	f003 0310 	and.w	r3, r3, #16
 800e4c0:	2b10      	cmp	r3, #16
 800e4c2:	d103      	bne.n	800e4cc <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	2210      	movs	r2, #16
 800e4ca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800e4d2:	4619      	mov	r1, r3
 800e4d4:	6878      	ldr	r0, [r7, #4]
 800e4d6:	f7ff f8c3 	bl	800d660 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e4da:	e00d      	b.n	800e4f8 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800e4dc:	6878      	ldr	r0, [r7, #4]
 800e4de:	f7f6 f907 	bl	80046f0 <HAL_UART_RxCpltCallback>
}
 800e4e2:	e009      	b.n	800e4f8 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	8b1b      	ldrh	r3, [r3, #24]
 800e4ea:	b29a      	uxth	r2, r3
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	f042 0208 	orr.w	r2, r2, #8
 800e4f4:	b292      	uxth	r2, r2
 800e4f6:	831a      	strh	r2, [r3, #24]
}
 800e4f8:	bf00      	nop
 800e4fa:	3758      	adds	r7, #88	; 0x58
 800e4fc:	46bd      	mov	sp, r7
 800e4fe:	bd80      	pop	{r7, pc}

0800e500 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800e500:	b580      	push	{r7, lr}
 800e502:	b096      	sub	sp, #88	; 0x58
 800e504:	af00      	add	r7, sp, #0
 800e506:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e50e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e516:	2b22      	cmp	r3, #34	; 0x22
 800e518:	f040 8094 	bne.w	800e644 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	681b      	ldr	r3, [r3, #0]
 800e520:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800e522:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e52a:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800e52c:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800e530:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800e534:	4013      	ands	r3, r2
 800e536:	b29a      	uxth	r2, r3
 800e538:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e53a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e540:	1c9a      	adds	r2, r3, #2
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e54c:	b29b      	uxth	r3, r3
 800e54e:	3b01      	subs	r3, #1
 800e550:	b29a      	uxth	r2, r3
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e55e:	b29b      	uxth	r3, r3
 800e560:	2b00      	cmp	r3, #0
 800e562:	d179      	bne.n	800e658 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e56a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e56c:	e853 3f00 	ldrex	r3, [r3]
 800e570:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800e572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e574:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e578:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	461a      	mov	r2, r3
 800e580:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e582:	643b      	str	r3, [r7, #64]	; 0x40
 800e584:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e586:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e588:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e58a:	e841 2300 	strex	r3, r2, [r1]
 800e58e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e592:	2b00      	cmp	r3, #0
 800e594:	d1e6      	bne.n	800e564 <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	681b      	ldr	r3, [r3, #0]
 800e59a:	3308      	adds	r3, #8
 800e59c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e59e:	6a3b      	ldr	r3, [r7, #32]
 800e5a0:	e853 3f00 	ldrex	r3, [r3]
 800e5a4:	61fb      	str	r3, [r7, #28]
   return(result);
 800e5a6:	69fb      	ldr	r3, [r7, #28]
 800e5a8:	f023 0301 	bic.w	r3, r3, #1
 800e5ac:	64bb      	str	r3, [r7, #72]	; 0x48
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	681b      	ldr	r3, [r3, #0]
 800e5b2:	3308      	adds	r3, #8
 800e5b4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e5b6:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e5b8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5ba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e5bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e5be:	e841 2300 	strex	r3, r2, [r1]
 800e5c2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e5c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d1e5      	bne.n	800e596 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	2220      	movs	r2, #32
 800e5ce:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	2200      	movs	r2, #0
 800e5d4:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e5da:	2b01      	cmp	r3, #1
 800e5dc:	d12e      	bne.n	800e63c <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	2200      	movs	r2, #0
 800e5e2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	e853 3f00 	ldrex	r3, [r3]
 800e5f0:	60bb      	str	r3, [r7, #8]
   return(result);
 800e5f2:	68bb      	ldr	r3, [r7, #8]
 800e5f4:	f023 0310 	bic.w	r3, r3, #16
 800e5f8:	647b      	str	r3, [r7, #68]	; 0x44
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	461a      	mov	r2, r3
 800e600:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e602:	61bb      	str	r3, [r7, #24]
 800e604:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e606:	6979      	ldr	r1, [r7, #20]
 800e608:	69ba      	ldr	r2, [r7, #24]
 800e60a:	e841 2300 	strex	r3, r2, [r1]
 800e60e:	613b      	str	r3, [r7, #16]
   return(result);
 800e610:	693b      	ldr	r3, [r7, #16]
 800e612:	2b00      	cmp	r3, #0
 800e614:	d1e6      	bne.n	800e5e4 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	69db      	ldr	r3, [r3, #28]
 800e61c:	f003 0310 	and.w	r3, r3, #16
 800e620:	2b10      	cmp	r3, #16
 800e622:	d103      	bne.n	800e62c <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	681b      	ldr	r3, [r3, #0]
 800e628:	2210      	movs	r2, #16
 800e62a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800e632:	4619      	mov	r1, r3
 800e634:	6878      	ldr	r0, [r7, #4]
 800e636:	f7ff f813 	bl	800d660 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e63a:	e00d      	b.n	800e658 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800e63c:	6878      	ldr	r0, [r7, #4]
 800e63e:	f7f6 f857 	bl	80046f0 <HAL_UART_RxCpltCallback>
}
 800e642:	e009      	b.n	800e658 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	8b1b      	ldrh	r3, [r3, #24]
 800e64a:	b29a      	uxth	r2, r3
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	681b      	ldr	r3, [r3, #0]
 800e650:	f042 0208 	orr.w	r2, r2, #8
 800e654:	b292      	uxth	r2, r2
 800e656:	831a      	strh	r2, [r3, #24]
}
 800e658:	bf00      	nop
 800e65a:	3758      	adds	r7, #88	; 0x58
 800e65c:	46bd      	mov	sp, r7
 800e65e:	bd80      	pop	{r7, pc}

0800e660 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800e660:	b480      	push	{r7}
 800e662:	b083      	sub	sp, #12
 800e664:	af00      	add	r7, sp, #0
 800e666:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e668:	bf00      	nop
 800e66a:	370c      	adds	r7, #12
 800e66c:	46bd      	mov	sp, r7
 800e66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e672:	4770      	bx	lr

0800e674 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800e674:	b580      	push	{r7, lr}
 800e676:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800e678:	4904      	ldr	r1, [pc, #16]	; (800e68c <MX_FATFS_Init+0x18>)
 800e67a:	4805      	ldr	r0, [pc, #20]	; (800e690 <MX_FATFS_Init+0x1c>)
 800e67c:	f003 fa54 	bl	8011b28 <FATFS_LinkDriver>
 800e680:	4603      	mov	r3, r0
 800e682:	461a      	mov	r2, r3
 800e684:	4b03      	ldr	r3, [pc, #12]	; (800e694 <MX_FATFS_Init+0x20>)
 800e686:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800e688:	bf00      	nop
 800e68a:	bd80      	pop	{r7, pc}
 800e68c:	20004160 	.word	0x20004160
 800e690:	20000238 	.word	0x20000238
 800e694:	2000415c 	.word	0x2000415c

0800e698 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800e698:	b480      	push	{r7}
 800e69a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800e69c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800e69e:	4618      	mov	r0, r3
 800e6a0:	46bd      	mov	sp, r7
 800e6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6a6:	4770      	bx	lr

0800e6a8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800e6a8:	b480      	push	{r7}
 800e6aa:	b083      	sub	sp, #12
 800e6ac:	af00      	add	r7, sp, #0
 800e6ae:	4603      	mov	r3, r0
 800e6b0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800e6b2:	4b0a      	ldr	r3, [pc, #40]	; (800e6dc <USER_initialize+0x34>)
 800e6b4:	2201      	movs	r2, #1
 800e6b6:	701a      	strb	r2, [r3, #0]
    Stat &= ~STA_NOINIT;
 800e6b8:	4b08      	ldr	r3, [pc, #32]	; (800e6dc <USER_initialize+0x34>)
 800e6ba:	781b      	ldrb	r3, [r3, #0]
 800e6bc:	b2db      	uxtb	r3, r3
 800e6be:	f023 0301 	bic.w	r3, r3, #1
 800e6c2:	b2da      	uxtb	r2, r3
 800e6c4:	4b05      	ldr	r3, [pc, #20]	; (800e6dc <USER_initialize+0x34>)
 800e6c6:	701a      	strb	r2, [r3, #0]

    return Stat;
 800e6c8:	4b04      	ldr	r3, [pc, #16]	; (800e6dc <USER_initialize+0x34>)
 800e6ca:	781b      	ldrb	r3, [r3, #0]
 800e6cc:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800e6ce:	4618      	mov	r0, r3
 800e6d0:	370c      	adds	r7, #12
 800e6d2:	46bd      	mov	sp, r7
 800e6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6d8:	4770      	bx	lr
 800e6da:	bf00      	nop
 800e6dc:	20000235 	.word	0x20000235

0800e6e0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800e6e0:	b480      	push	{r7}
 800e6e2:	b083      	sub	sp, #12
 800e6e4:	af00      	add	r7, sp, #0
 800e6e6:	4603      	mov	r3, r0
 800e6e8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	Stat = STA_NOINIT;
 800e6ea:	4b0a      	ldr	r3, [pc, #40]	; (800e714 <USER_status+0x34>)
 800e6ec:	2201      	movs	r2, #1
 800e6ee:	701a      	strb	r2, [r3, #0]
	Stat &= ~STA_NOINIT;
 800e6f0:	4b08      	ldr	r3, [pc, #32]	; (800e714 <USER_status+0x34>)
 800e6f2:	781b      	ldrb	r3, [r3, #0]
 800e6f4:	b2db      	uxtb	r3, r3
 800e6f6:	f023 0301 	bic.w	r3, r3, #1
 800e6fa:	b2da      	uxtb	r2, r3
 800e6fc:	4b05      	ldr	r3, [pc, #20]	; (800e714 <USER_status+0x34>)
 800e6fe:	701a      	strb	r2, [r3, #0]

	return Stat;
 800e700:	4b04      	ldr	r3, [pc, #16]	; (800e714 <USER_status+0x34>)
 800e702:	781b      	ldrb	r3, [r3, #0]
 800e704:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800e706:	4618      	mov	r0, r3
 800e708:	370c      	adds	r7, #12
 800e70a:	46bd      	mov	sp, r7
 800e70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e710:	4770      	bx	lr
 800e712:	bf00      	nop
 800e714:	20000235 	.word	0x20000235

0800e718 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800e718:	b580      	push	{r7, lr}
 800e71a:	b086      	sub	sp, #24
 800e71c:	af00      	add	r7, sp, #0
 800e71e:	60b9      	str	r1, [r7, #8]
 800e720:	607a      	str	r2, [r7, #4]
 800e722:	603b      	str	r3, [r7, #0]
 800e724:	4603      	mov	r3, r0
 800e726:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */

	//
		uint32_t ss = W25qxx_getSectorSize();
 800e728:	f7f7 fdba 	bl	80062a0 <W25qxx_getSectorSize>
 800e72c:	6138      	str	r0, [r7, #16]
		int i = -1;
 800e72e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e732:	617b      	str	r3, [r7, #20]
		while (++i < count) {
 800e734:	e007      	b.n	800e746 <USER_read+0x2e>
	//		Report(__func__, true, "Dev:%u sector:%u(%u) count:%u\r\n", pdrv, sector, ss, count);
			W25qxx_ReadSector((BYTE *)buff, sector++, 0, ss);
 800e736:	6879      	ldr	r1, [r7, #4]
 800e738:	1c4b      	adds	r3, r1, #1
 800e73a:	607b      	str	r3, [r7, #4]
 800e73c:	693b      	ldr	r3, [r7, #16]
 800e73e:	2200      	movs	r2, #0
 800e740:	68b8      	ldr	r0, [r7, #8]
 800e742:	f7f8 f8cb 	bl	80068dc <W25qxx_ReadSector>
		while (++i < count) {
 800e746:	697b      	ldr	r3, [r7, #20]
 800e748:	3301      	adds	r3, #1
 800e74a:	617b      	str	r3, [r7, #20]
 800e74c:	697b      	ldr	r3, [r7, #20]
 800e74e:	683a      	ldr	r2, [r7, #0]
 800e750:	429a      	cmp	r2, r3
 800e752:	d8f0      	bhi.n	800e736 <USER_read+0x1e>
		}
	//

    return RES_OK;
 800e754:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800e756:	4618      	mov	r0, r3
 800e758:	3718      	adds	r7, #24
 800e75a:	46bd      	mov	sp, r7
 800e75c:	bd80      	pop	{r7, pc}

0800e75e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800e75e:	b580      	push	{r7, lr}
 800e760:	b086      	sub	sp, #24
 800e762:	af00      	add	r7, sp, #0
 800e764:	60b9      	str	r1, [r7, #8]
 800e766:	607a      	str	r2, [r7, #4]
 800e768:	603b      	str	r3, [r7, #0]
 800e76a:	4603      	mov	r3, r0
 800e76c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */

	//
	uint32_t ss = W25qxx_getSectorSize();
 800e76e:	f7f7 fd97 	bl	80062a0 <W25qxx_getSectorSize>
 800e772:	6138      	str	r0, [r7, #16]
	int i = -1;
 800e774:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e778:	617b      	str	r3, [r7, #20]
	while (++i < count) {
 800e77a:	e015      	b.n	800e7a8 <USER_write+0x4a>
//		Report(__func__, true, "Dev:%u sector:%u(%u) count:%u\r\n", pdrv, sector, ss, count);
		if (!W25qxx_IsEmptySector(sector, 0, ss)) W25qxx_EraseSector(sector);
 800e77c:	693a      	ldr	r2, [r7, #16]
 800e77e:	2100      	movs	r1, #0
 800e780:	6878      	ldr	r0, [r7, #4]
 800e782:	f7f7 fe0f 	bl	80063a4 <W25qxx_IsEmptySector>
 800e786:	4603      	mov	r3, r0
 800e788:	f083 0301 	eor.w	r3, r3, #1
 800e78c:	b2db      	uxtb	r3, r3
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d002      	beq.n	800e798 <USER_write+0x3a>
 800e792:	6878      	ldr	r0, [r7, #4]
 800e794:	f7f7 fdaa 	bl	80062ec <W25qxx_EraseSector>
		W25qxx_WriteSector((BYTE *)buff, sector++, 0, ss);
 800e798:	6879      	ldr	r1, [r7, #4]
 800e79a:	1c4b      	adds	r3, r1, #1
 800e79c:	607b      	str	r3, [r7, #4]
 800e79e:	693b      	ldr	r3, [r7, #16]
 800e7a0:	2200      	movs	r2, #0
 800e7a2:	68b8      	ldr	r0, [r7, #8]
 800e7a4:	f7f7 ff72 	bl	800668c <W25qxx_WriteSector>
	while (++i < count) {
 800e7a8:	697b      	ldr	r3, [r7, #20]
 800e7aa:	3301      	adds	r3, #1
 800e7ac:	617b      	str	r3, [r7, #20]
 800e7ae:	697b      	ldr	r3, [r7, #20]
 800e7b0:	683a      	ldr	r2, [r7, #0]
 800e7b2:	429a      	cmp	r2, r3
 800e7b4:	d8e2      	bhi.n	800e77c <USER_write+0x1e>
	}
	//

    return RES_OK;
 800e7b6:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800e7b8:	4618      	mov	r0, r3
 800e7ba:	3718      	adds	r7, #24
 800e7bc:	46bd      	mov	sp, r7
 800e7be:	bd80      	pop	{r7, pc}

0800e7c0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800e7c0:	b580      	push	{r7, lr}
 800e7c2:	b084      	sub	sp, #16
 800e7c4:	af00      	add	r7, sp, #0
 800e7c6:	4603      	mov	r3, r0
 800e7c8:	603a      	str	r2, [r7, #0]
 800e7ca:	71fb      	strb	r3, [r7, #7]
 800e7cc:	460b      	mov	r3, r1
 800e7ce:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */

    DRESULT res = RES_ERROR;
 800e7d0:	2301      	movs	r3, #1
 800e7d2:	73fb      	strb	r3, [r7, #15]
    //
    switch (cmd) {
 800e7d4:	79bb      	ldrb	r3, [r7, #6]
 800e7d6:	2b03      	cmp	r3, #3
 800e7d8:	d825      	bhi.n	800e826 <USER_ioctl+0x66>
 800e7da:	a201      	add	r2, pc, #4	; (adr r2, 800e7e0 <USER_ioctl+0x20>)
 800e7dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7e0:	0800e7f1 	.word	0x0800e7f1
 800e7e4:	0800e7f7 	.word	0x0800e7f7
 800e7e8:	0800e807 	.word	0x0800e807
 800e7ec:	0800e817 	.word	0x0800e817
    	case CTRL_SYNC:
    		res = RES_OK;
 800e7f0:	2300      	movs	r3, #0
 800e7f2:	73fb      	strb	r3, [r7, #15]
        break;
 800e7f4:	e019      	b.n	800e82a <USER_ioctl+0x6a>
    	case GET_SECTOR_COUNT:
    		*(DWORD *)buff = W25qxx_getSectorCount();
 800e7f6:	f7f7 fd47 	bl	8006288 <W25qxx_getSectorCount>
 800e7fa:	4602      	mov	r2, r0
 800e7fc:	683b      	ldr	r3, [r7, #0]
 800e7fe:	601a      	str	r2, [r3, #0]
    		res = RES_OK;
 800e800:	2300      	movs	r3, #0
 800e802:	73fb      	strb	r3, [r7, #15]
        break;
 800e804:	e011      	b.n	800e82a <USER_ioctl+0x6a>
    	case GET_SECTOR_SIZE:
    		*(DWORD *)buff = W25qxx_getSectorSize();
 800e806:	f7f7 fd4b 	bl	80062a0 <W25qxx_getSectorSize>
 800e80a:	4602      	mov	r2, r0
 800e80c:	683b      	ldr	r3, [r7, #0]
 800e80e:	601a      	str	r2, [r3, #0]
    		res = RES_OK;
 800e810:	2300      	movs	r3, #0
 800e812:	73fb      	strb	r3, [r7, #15]
        break;
 800e814:	e009      	b.n	800e82a <USER_ioctl+0x6a>
    	case GET_BLOCK_SIZE:
    		*(DWORD *)buff = W25qxx_getBlockSize();//W25qxx_getSectorSize();//W25qxx_getBlockSize();
 800e816:	f7f7 fd5d 	bl	80062d4 <W25qxx_getBlockSize>
 800e81a:	4602      	mov	r2, r0
 800e81c:	683b      	ldr	r3, [r7, #0]
 800e81e:	601a      	str	r2, [r3, #0]
    		res = RES_OK;
 800e820:	2300      	movs	r3, #0
 800e822:	73fb      	strb	r3, [r7, #15]
        break;
 800e824:	e001      	b.n	800e82a <USER_ioctl+0x6a>
    		default : res = RES_PARERR;
 800e826:	2304      	movs	r3, #4
 800e828:	73fb      	strb	r3, [r7, #15]
    }
    //

    return res;
 800e82a:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800e82c:	4618      	mov	r0, r3
 800e82e:	3710      	adds	r7, #16
 800e830:	46bd      	mov	sp, r7
 800e832:	bd80      	pop	{r7, pc}

0800e834 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800e834:	b580      	push	{r7, lr}
 800e836:	b084      	sub	sp, #16
 800e838:	af00      	add	r7, sp, #0
 800e83a:	4603      	mov	r3, r0
 800e83c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800e83e:	79fb      	ldrb	r3, [r7, #7]
 800e840:	4a08      	ldr	r2, [pc, #32]	; (800e864 <disk_status+0x30>)
 800e842:	009b      	lsls	r3, r3, #2
 800e844:	4413      	add	r3, r2
 800e846:	685b      	ldr	r3, [r3, #4]
 800e848:	685b      	ldr	r3, [r3, #4]
 800e84a:	79fa      	ldrb	r2, [r7, #7]
 800e84c:	4905      	ldr	r1, [pc, #20]	; (800e864 <disk_status+0x30>)
 800e84e:	440a      	add	r2, r1
 800e850:	7a12      	ldrb	r2, [r2, #8]
 800e852:	4610      	mov	r0, r2
 800e854:	4798      	blx	r3
 800e856:	4603      	mov	r3, r0
 800e858:	73fb      	strb	r3, [r7, #15]
  return stat;
 800e85a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e85c:	4618      	mov	r0, r3
 800e85e:	3710      	adds	r7, #16
 800e860:	46bd      	mov	sp, r7
 800e862:	bd80      	pop	{r7, pc}
 800e864:	2000418c 	.word	0x2000418c

0800e868 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800e868:	b580      	push	{r7, lr}
 800e86a:	b084      	sub	sp, #16
 800e86c:	af00      	add	r7, sp, #0
 800e86e:	4603      	mov	r3, r0
 800e870:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800e872:	2300      	movs	r3, #0
 800e874:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800e876:	79fb      	ldrb	r3, [r7, #7]
 800e878:	4a0d      	ldr	r2, [pc, #52]	; (800e8b0 <disk_initialize+0x48>)
 800e87a:	5cd3      	ldrb	r3, [r2, r3]
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d111      	bne.n	800e8a4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800e880:	79fb      	ldrb	r3, [r7, #7]
 800e882:	4a0b      	ldr	r2, [pc, #44]	; (800e8b0 <disk_initialize+0x48>)
 800e884:	2101      	movs	r1, #1
 800e886:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800e888:	79fb      	ldrb	r3, [r7, #7]
 800e88a:	4a09      	ldr	r2, [pc, #36]	; (800e8b0 <disk_initialize+0x48>)
 800e88c:	009b      	lsls	r3, r3, #2
 800e88e:	4413      	add	r3, r2
 800e890:	685b      	ldr	r3, [r3, #4]
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	79fa      	ldrb	r2, [r7, #7]
 800e896:	4906      	ldr	r1, [pc, #24]	; (800e8b0 <disk_initialize+0x48>)
 800e898:	440a      	add	r2, r1
 800e89a:	7a12      	ldrb	r2, [r2, #8]
 800e89c:	4610      	mov	r0, r2
 800e89e:	4798      	blx	r3
 800e8a0:	4603      	mov	r3, r0
 800e8a2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800e8a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e8a6:	4618      	mov	r0, r3
 800e8a8:	3710      	adds	r7, #16
 800e8aa:	46bd      	mov	sp, r7
 800e8ac:	bd80      	pop	{r7, pc}
 800e8ae:	bf00      	nop
 800e8b0:	2000418c 	.word	0x2000418c

0800e8b4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800e8b4:	b590      	push	{r4, r7, lr}
 800e8b6:	b087      	sub	sp, #28
 800e8b8:	af00      	add	r7, sp, #0
 800e8ba:	60b9      	str	r1, [r7, #8]
 800e8bc:	607a      	str	r2, [r7, #4]
 800e8be:	603b      	str	r3, [r7, #0]
 800e8c0:	4603      	mov	r3, r0
 800e8c2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800e8c4:	7bfb      	ldrb	r3, [r7, #15]
 800e8c6:	4a0a      	ldr	r2, [pc, #40]	; (800e8f0 <disk_read+0x3c>)
 800e8c8:	009b      	lsls	r3, r3, #2
 800e8ca:	4413      	add	r3, r2
 800e8cc:	685b      	ldr	r3, [r3, #4]
 800e8ce:	689c      	ldr	r4, [r3, #8]
 800e8d0:	7bfb      	ldrb	r3, [r7, #15]
 800e8d2:	4a07      	ldr	r2, [pc, #28]	; (800e8f0 <disk_read+0x3c>)
 800e8d4:	4413      	add	r3, r2
 800e8d6:	7a18      	ldrb	r0, [r3, #8]
 800e8d8:	683b      	ldr	r3, [r7, #0]
 800e8da:	687a      	ldr	r2, [r7, #4]
 800e8dc:	68b9      	ldr	r1, [r7, #8]
 800e8de:	47a0      	blx	r4
 800e8e0:	4603      	mov	r3, r0
 800e8e2:	75fb      	strb	r3, [r7, #23]
  return res;
 800e8e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e8e6:	4618      	mov	r0, r3
 800e8e8:	371c      	adds	r7, #28
 800e8ea:	46bd      	mov	sp, r7
 800e8ec:	bd90      	pop	{r4, r7, pc}
 800e8ee:	bf00      	nop
 800e8f0:	2000418c 	.word	0x2000418c

0800e8f4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800e8f4:	b590      	push	{r4, r7, lr}
 800e8f6:	b087      	sub	sp, #28
 800e8f8:	af00      	add	r7, sp, #0
 800e8fa:	60b9      	str	r1, [r7, #8]
 800e8fc:	607a      	str	r2, [r7, #4]
 800e8fe:	603b      	str	r3, [r7, #0]
 800e900:	4603      	mov	r3, r0
 800e902:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800e904:	7bfb      	ldrb	r3, [r7, #15]
 800e906:	4a0a      	ldr	r2, [pc, #40]	; (800e930 <disk_write+0x3c>)
 800e908:	009b      	lsls	r3, r3, #2
 800e90a:	4413      	add	r3, r2
 800e90c:	685b      	ldr	r3, [r3, #4]
 800e90e:	68dc      	ldr	r4, [r3, #12]
 800e910:	7bfb      	ldrb	r3, [r7, #15]
 800e912:	4a07      	ldr	r2, [pc, #28]	; (800e930 <disk_write+0x3c>)
 800e914:	4413      	add	r3, r2
 800e916:	7a18      	ldrb	r0, [r3, #8]
 800e918:	683b      	ldr	r3, [r7, #0]
 800e91a:	687a      	ldr	r2, [r7, #4]
 800e91c:	68b9      	ldr	r1, [r7, #8]
 800e91e:	47a0      	blx	r4
 800e920:	4603      	mov	r3, r0
 800e922:	75fb      	strb	r3, [r7, #23]
  return res;
 800e924:	7dfb      	ldrb	r3, [r7, #23]
}
 800e926:	4618      	mov	r0, r3
 800e928:	371c      	adds	r7, #28
 800e92a:	46bd      	mov	sp, r7
 800e92c:	bd90      	pop	{r4, r7, pc}
 800e92e:	bf00      	nop
 800e930:	2000418c 	.word	0x2000418c

0800e934 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800e934:	b580      	push	{r7, lr}
 800e936:	b084      	sub	sp, #16
 800e938:	af00      	add	r7, sp, #0
 800e93a:	4603      	mov	r3, r0
 800e93c:	603a      	str	r2, [r7, #0]
 800e93e:	71fb      	strb	r3, [r7, #7]
 800e940:	460b      	mov	r3, r1
 800e942:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800e944:	79fb      	ldrb	r3, [r7, #7]
 800e946:	4a09      	ldr	r2, [pc, #36]	; (800e96c <disk_ioctl+0x38>)
 800e948:	009b      	lsls	r3, r3, #2
 800e94a:	4413      	add	r3, r2
 800e94c:	685b      	ldr	r3, [r3, #4]
 800e94e:	691b      	ldr	r3, [r3, #16]
 800e950:	79fa      	ldrb	r2, [r7, #7]
 800e952:	4906      	ldr	r1, [pc, #24]	; (800e96c <disk_ioctl+0x38>)
 800e954:	440a      	add	r2, r1
 800e956:	7a10      	ldrb	r0, [r2, #8]
 800e958:	79b9      	ldrb	r1, [r7, #6]
 800e95a:	683a      	ldr	r2, [r7, #0]
 800e95c:	4798      	blx	r3
 800e95e:	4603      	mov	r3, r0
 800e960:	73fb      	strb	r3, [r7, #15]
  return res;
 800e962:	7bfb      	ldrb	r3, [r7, #15]
}
 800e964:	4618      	mov	r0, r3
 800e966:	3710      	adds	r7, #16
 800e968:	46bd      	mov	sp, r7
 800e96a:	bd80      	pop	{r7, pc}
 800e96c:	2000418c 	.word	0x2000418c

0800e970 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800e970:	b480      	push	{r7}
 800e972:	b085      	sub	sp, #20
 800e974:	af00      	add	r7, sp, #0
 800e976:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	3301      	adds	r3, #1
 800e97c:	781b      	ldrb	r3, [r3, #0]
 800e97e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800e980:	89fb      	ldrh	r3, [r7, #14]
 800e982:	021b      	lsls	r3, r3, #8
 800e984:	b21a      	sxth	r2, r3
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	781b      	ldrb	r3, [r3, #0]
 800e98a:	b21b      	sxth	r3, r3
 800e98c:	4313      	orrs	r3, r2
 800e98e:	b21b      	sxth	r3, r3
 800e990:	81fb      	strh	r3, [r7, #14]
	return rv;
 800e992:	89fb      	ldrh	r3, [r7, #14]
}
 800e994:	4618      	mov	r0, r3
 800e996:	3714      	adds	r7, #20
 800e998:	46bd      	mov	sp, r7
 800e99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e99e:	4770      	bx	lr

0800e9a0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800e9a0:	b480      	push	{r7}
 800e9a2:	b085      	sub	sp, #20
 800e9a4:	af00      	add	r7, sp, #0
 800e9a6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	3303      	adds	r3, #3
 800e9ac:	781b      	ldrb	r3, [r3, #0]
 800e9ae:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800e9b0:	68fb      	ldr	r3, [r7, #12]
 800e9b2:	021b      	lsls	r3, r3, #8
 800e9b4:	687a      	ldr	r2, [r7, #4]
 800e9b6:	3202      	adds	r2, #2
 800e9b8:	7812      	ldrb	r2, [r2, #0]
 800e9ba:	4313      	orrs	r3, r2
 800e9bc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	021b      	lsls	r3, r3, #8
 800e9c2:	687a      	ldr	r2, [r7, #4]
 800e9c4:	3201      	adds	r2, #1
 800e9c6:	7812      	ldrb	r2, [r2, #0]
 800e9c8:	4313      	orrs	r3, r2
 800e9ca:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800e9cc:	68fb      	ldr	r3, [r7, #12]
 800e9ce:	021b      	lsls	r3, r3, #8
 800e9d0:	687a      	ldr	r2, [r7, #4]
 800e9d2:	7812      	ldrb	r2, [r2, #0]
 800e9d4:	4313      	orrs	r3, r2
 800e9d6:	60fb      	str	r3, [r7, #12]
	return rv;
 800e9d8:	68fb      	ldr	r3, [r7, #12]
}
 800e9da:	4618      	mov	r0, r3
 800e9dc:	3714      	adds	r7, #20
 800e9de:	46bd      	mov	sp, r7
 800e9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9e4:	4770      	bx	lr

0800e9e6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800e9e6:	b480      	push	{r7}
 800e9e8:	b083      	sub	sp, #12
 800e9ea:	af00      	add	r7, sp, #0
 800e9ec:	6078      	str	r0, [r7, #4]
 800e9ee:	460b      	mov	r3, r1
 800e9f0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	1c5a      	adds	r2, r3, #1
 800e9f6:	607a      	str	r2, [r7, #4]
 800e9f8:	887a      	ldrh	r2, [r7, #2]
 800e9fa:	b2d2      	uxtb	r2, r2
 800e9fc:	701a      	strb	r2, [r3, #0]
 800e9fe:	887b      	ldrh	r3, [r7, #2]
 800ea00:	0a1b      	lsrs	r3, r3, #8
 800ea02:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	1c5a      	adds	r2, r3, #1
 800ea08:	607a      	str	r2, [r7, #4]
 800ea0a:	887a      	ldrh	r2, [r7, #2]
 800ea0c:	b2d2      	uxtb	r2, r2
 800ea0e:	701a      	strb	r2, [r3, #0]
}
 800ea10:	bf00      	nop
 800ea12:	370c      	adds	r7, #12
 800ea14:	46bd      	mov	sp, r7
 800ea16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea1a:	4770      	bx	lr

0800ea1c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800ea1c:	b480      	push	{r7}
 800ea1e:	b083      	sub	sp, #12
 800ea20:	af00      	add	r7, sp, #0
 800ea22:	6078      	str	r0, [r7, #4]
 800ea24:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	1c5a      	adds	r2, r3, #1
 800ea2a:	607a      	str	r2, [r7, #4]
 800ea2c:	683a      	ldr	r2, [r7, #0]
 800ea2e:	b2d2      	uxtb	r2, r2
 800ea30:	701a      	strb	r2, [r3, #0]
 800ea32:	683b      	ldr	r3, [r7, #0]
 800ea34:	0a1b      	lsrs	r3, r3, #8
 800ea36:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	1c5a      	adds	r2, r3, #1
 800ea3c:	607a      	str	r2, [r7, #4]
 800ea3e:	683a      	ldr	r2, [r7, #0]
 800ea40:	b2d2      	uxtb	r2, r2
 800ea42:	701a      	strb	r2, [r3, #0]
 800ea44:	683b      	ldr	r3, [r7, #0]
 800ea46:	0a1b      	lsrs	r3, r3, #8
 800ea48:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	1c5a      	adds	r2, r3, #1
 800ea4e:	607a      	str	r2, [r7, #4]
 800ea50:	683a      	ldr	r2, [r7, #0]
 800ea52:	b2d2      	uxtb	r2, r2
 800ea54:	701a      	strb	r2, [r3, #0]
 800ea56:	683b      	ldr	r3, [r7, #0]
 800ea58:	0a1b      	lsrs	r3, r3, #8
 800ea5a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	1c5a      	adds	r2, r3, #1
 800ea60:	607a      	str	r2, [r7, #4]
 800ea62:	683a      	ldr	r2, [r7, #0]
 800ea64:	b2d2      	uxtb	r2, r2
 800ea66:	701a      	strb	r2, [r3, #0]
}
 800ea68:	bf00      	nop
 800ea6a:	370c      	adds	r7, #12
 800ea6c:	46bd      	mov	sp, r7
 800ea6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea72:	4770      	bx	lr

0800ea74 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800ea74:	b480      	push	{r7}
 800ea76:	b087      	sub	sp, #28
 800ea78:	af00      	add	r7, sp, #0
 800ea7a:	60f8      	str	r0, [r7, #12]
 800ea7c:	60b9      	str	r1, [r7, #8]
 800ea7e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800ea84:	68bb      	ldr	r3, [r7, #8]
 800ea86:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d00d      	beq.n	800eaaa <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800ea8e:	693a      	ldr	r2, [r7, #16]
 800ea90:	1c53      	adds	r3, r2, #1
 800ea92:	613b      	str	r3, [r7, #16]
 800ea94:	697b      	ldr	r3, [r7, #20]
 800ea96:	1c59      	adds	r1, r3, #1
 800ea98:	6179      	str	r1, [r7, #20]
 800ea9a:	7812      	ldrb	r2, [r2, #0]
 800ea9c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	3b01      	subs	r3, #1
 800eaa2:	607b      	str	r3, [r7, #4]
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	d1f1      	bne.n	800ea8e <mem_cpy+0x1a>
	}
}
 800eaaa:	bf00      	nop
 800eaac:	371c      	adds	r7, #28
 800eaae:	46bd      	mov	sp, r7
 800eab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eab4:	4770      	bx	lr

0800eab6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800eab6:	b480      	push	{r7}
 800eab8:	b087      	sub	sp, #28
 800eaba:	af00      	add	r7, sp, #0
 800eabc:	60f8      	str	r0, [r7, #12]
 800eabe:	60b9      	str	r1, [r7, #8]
 800eac0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800eac6:	697b      	ldr	r3, [r7, #20]
 800eac8:	1c5a      	adds	r2, r3, #1
 800eaca:	617a      	str	r2, [r7, #20]
 800eacc:	68ba      	ldr	r2, [r7, #8]
 800eace:	b2d2      	uxtb	r2, r2
 800ead0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	3b01      	subs	r3, #1
 800ead6:	607b      	str	r3, [r7, #4]
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d1f3      	bne.n	800eac6 <mem_set+0x10>
}
 800eade:	bf00      	nop
 800eae0:	bf00      	nop
 800eae2:	371c      	adds	r7, #28
 800eae4:	46bd      	mov	sp, r7
 800eae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaea:	4770      	bx	lr

0800eaec <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800eaec:	b480      	push	{r7}
 800eaee:	b089      	sub	sp, #36	; 0x24
 800eaf0:	af00      	add	r7, sp, #0
 800eaf2:	60f8      	str	r0, [r7, #12]
 800eaf4:	60b9      	str	r1, [r7, #8]
 800eaf6:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800eaf8:	68fb      	ldr	r3, [r7, #12]
 800eafa:	61fb      	str	r3, [r7, #28]
 800eafc:	68bb      	ldr	r3, [r7, #8]
 800eafe:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800eb00:	2300      	movs	r3, #0
 800eb02:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800eb04:	69fb      	ldr	r3, [r7, #28]
 800eb06:	1c5a      	adds	r2, r3, #1
 800eb08:	61fa      	str	r2, [r7, #28]
 800eb0a:	781b      	ldrb	r3, [r3, #0]
 800eb0c:	4619      	mov	r1, r3
 800eb0e:	69bb      	ldr	r3, [r7, #24]
 800eb10:	1c5a      	adds	r2, r3, #1
 800eb12:	61ba      	str	r2, [r7, #24]
 800eb14:	781b      	ldrb	r3, [r3, #0]
 800eb16:	1acb      	subs	r3, r1, r3
 800eb18:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	3b01      	subs	r3, #1
 800eb1e:	607b      	str	r3, [r7, #4]
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	d002      	beq.n	800eb2c <mem_cmp+0x40>
 800eb26:	697b      	ldr	r3, [r7, #20]
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d0eb      	beq.n	800eb04 <mem_cmp+0x18>

	return r;
 800eb2c:	697b      	ldr	r3, [r7, #20]
}
 800eb2e:	4618      	mov	r0, r3
 800eb30:	3724      	adds	r7, #36	; 0x24
 800eb32:	46bd      	mov	sp, r7
 800eb34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb38:	4770      	bx	lr

0800eb3a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800eb3a:	b480      	push	{r7}
 800eb3c:	b083      	sub	sp, #12
 800eb3e:	af00      	add	r7, sp, #0
 800eb40:	6078      	str	r0, [r7, #4]
 800eb42:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800eb44:	e002      	b.n	800eb4c <chk_chr+0x12>
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	3301      	adds	r3, #1
 800eb4a:	607b      	str	r3, [r7, #4]
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	781b      	ldrb	r3, [r3, #0]
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d005      	beq.n	800eb60 <chk_chr+0x26>
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	781b      	ldrb	r3, [r3, #0]
 800eb58:	461a      	mov	r2, r3
 800eb5a:	683b      	ldr	r3, [r7, #0]
 800eb5c:	4293      	cmp	r3, r2
 800eb5e:	d1f2      	bne.n	800eb46 <chk_chr+0xc>
	return *str;
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	781b      	ldrb	r3, [r3, #0]
}
 800eb64:	4618      	mov	r0, r3
 800eb66:	370c      	adds	r7, #12
 800eb68:	46bd      	mov	sp, r7
 800eb6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb6e:	4770      	bx	lr

0800eb70 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800eb70:	b480      	push	{r7}
 800eb72:	b085      	sub	sp, #20
 800eb74:	af00      	add	r7, sp, #0
 800eb76:	6078      	str	r0, [r7, #4]
 800eb78:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800eb7a:	2300      	movs	r3, #0
 800eb7c:	60bb      	str	r3, [r7, #8]
 800eb7e:	68bb      	ldr	r3, [r7, #8]
 800eb80:	60fb      	str	r3, [r7, #12]
 800eb82:	e029      	b.n	800ebd8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800eb84:	4a27      	ldr	r2, [pc, #156]	; (800ec24 <chk_lock+0xb4>)
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	011b      	lsls	r3, r3, #4
 800eb8a:	4413      	add	r3, r2
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	d01d      	beq.n	800ebce <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800eb92:	4a24      	ldr	r2, [pc, #144]	; (800ec24 <chk_lock+0xb4>)
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	011b      	lsls	r3, r3, #4
 800eb98:	4413      	add	r3, r2
 800eb9a:	681a      	ldr	r2, [r3, #0]
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	681b      	ldr	r3, [r3, #0]
 800eba0:	429a      	cmp	r2, r3
 800eba2:	d116      	bne.n	800ebd2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800eba4:	4a1f      	ldr	r2, [pc, #124]	; (800ec24 <chk_lock+0xb4>)
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	011b      	lsls	r3, r3, #4
 800ebaa:	4413      	add	r3, r2
 800ebac:	3304      	adds	r3, #4
 800ebae:	681a      	ldr	r2, [r3, #0]
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ebb4:	429a      	cmp	r2, r3
 800ebb6:	d10c      	bne.n	800ebd2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ebb8:	4a1a      	ldr	r2, [pc, #104]	; (800ec24 <chk_lock+0xb4>)
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	011b      	lsls	r3, r3, #4
 800ebbe:	4413      	add	r3, r2
 800ebc0:	3308      	adds	r3, #8
 800ebc2:	681a      	ldr	r2, [r3, #0]
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800ebc8:	429a      	cmp	r2, r3
 800ebca:	d102      	bne.n	800ebd2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ebcc:	e007      	b.n	800ebde <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800ebce:	2301      	movs	r3, #1
 800ebd0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	3301      	adds	r3, #1
 800ebd6:	60fb      	str	r3, [r7, #12]
 800ebd8:	68fb      	ldr	r3, [r7, #12]
 800ebda:	2b01      	cmp	r3, #1
 800ebdc:	d9d2      	bls.n	800eb84 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	2b02      	cmp	r3, #2
 800ebe2:	d109      	bne.n	800ebf8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800ebe4:	68bb      	ldr	r3, [r7, #8]
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d102      	bne.n	800ebf0 <chk_lock+0x80>
 800ebea:	683b      	ldr	r3, [r7, #0]
 800ebec:	2b02      	cmp	r3, #2
 800ebee:	d101      	bne.n	800ebf4 <chk_lock+0x84>
 800ebf0:	2300      	movs	r3, #0
 800ebf2:	e010      	b.n	800ec16 <chk_lock+0xa6>
 800ebf4:	2312      	movs	r3, #18
 800ebf6:	e00e      	b.n	800ec16 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800ebf8:	683b      	ldr	r3, [r7, #0]
 800ebfa:	2b00      	cmp	r3, #0
 800ebfc:	d108      	bne.n	800ec10 <chk_lock+0xa0>
 800ebfe:	4a09      	ldr	r2, [pc, #36]	; (800ec24 <chk_lock+0xb4>)
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	011b      	lsls	r3, r3, #4
 800ec04:	4413      	add	r3, r2
 800ec06:	330c      	adds	r3, #12
 800ec08:	881b      	ldrh	r3, [r3, #0]
 800ec0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ec0e:	d101      	bne.n	800ec14 <chk_lock+0xa4>
 800ec10:	2310      	movs	r3, #16
 800ec12:	e000      	b.n	800ec16 <chk_lock+0xa6>
 800ec14:	2300      	movs	r3, #0
}
 800ec16:	4618      	mov	r0, r3
 800ec18:	3714      	adds	r7, #20
 800ec1a:	46bd      	mov	sp, r7
 800ec1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec20:	4770      	bx	lr
 800ec22:	bf00      	nop
 800ec24:	2000416c 	.word	0x2000416c

0800ec28 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800ec28:	b480      	push	{r7}
 800ec2a:	b083      	sub	sp, #12
 800ec2c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ec2e:	2300      	movs	r3, #0
 800ec30:	607b      	str	r3, [r7, #4]
 800ec32:	e002      	b.n	800ec3a <enq_lock+0x12>
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	3301      	adds	r3, #1
 800ec38:	607b      	str	r3, [r7, #4]
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	2b01      	cmp	r3, #1
 800ec3e:	d806      	bhi.n	800ec4e <enq_lock+0x26>
 800ec40:	4a09      	ldr	r2, [pc, #36]	; (800ec68 <enq_lock+0x40>)
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	011b      	lsls	r3, r3, #4
 800ec46:	4413      	add	r3, r2
 800ec48:	681b      	ldr	r3, [r3, #0]
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	d1f2      	bne.n	800ec34 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	2b02      	cmp	r3, #2
 800ec52:	bf14      	ite	ne
 800ec54:	2301      	movne	r3, #1
 800ec56:	2300      	moveq	r3, #0
 800ec58:	b2db      	uxtb	r3, r3
}
 800ec5a:	4618      	mov	r0, r3
 800ec5c:	370c      	adds	r7, #12
 800ec5e:	46bd      	mov	sp, r7
 800ec60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec64:	4770      	bx	lr
 800ec66:	bf00      	nop
 800ec68:	2000416c 	.word	0x2000416c

0800ec6c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ec6c:	b480      	push	{r7}
 800ec6e:	b085      	sub	sp, #20
 800ec70:	af00      	add	r7, sp, #0
 800ec72:	6078      	str	r0, [r7, #4]
 800ec74:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ec76:	2300      	movs	r3, #0
 800ec78:	60fb      	str	r3, [r7, #12]
 800ec7a:	e01f      	b.n	800ecbc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800ec7c:	4a41      	ldr	r2, [pc, #260]	; (800ed84 <inc_lock+0x118>)
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	011b      	lsls	r3, r3, #4
 800ec82:	4413      	add	r3, r2
 800ec84:	681a      	ldr	r2, [r3, #0]
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	429a      	cmp	r2, r3
 800ec8c:	d113      	bne.n	800ecb6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800ec8e:	4a3d      	ldr	r2, [pc, #244]	; (800ed84 <inc_lock+0x118>)
 800ec90:	68fb      	ldr	r3, [r7, #12]
 800ec92:	011b      	lsls	r3, r3, #4
 800ec94:	4413      	add	r3, r2
 800ec96:	3304      	adds	r3, #4
 800ec98:	681a      	ldr	r2, [r3, #0]
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800ec9e:	429a      	cmp	r2, r3
 800eca0:	d109      	bne.n	800ecb6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800eca2:	4a38      	ldr	r2, [pc, #224]	; (800ed84 <inc_lock+0x118>)
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	011b      	lsls	r3, r3, #4
 800eca8:	4413      	add	r3, r2
 800ecaa:	3308      	adds	r3, #8
 800ecac:	681a      	ldr	r2, [r3, #0]
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800ecb2:	429a      	cmp	r2, r3
 800ecb4:	d006      	beq.n	800ecc4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ecb6:	68fb      	ldr	r3, [r7, #12]
 800ecb8:	3301      	adds	r3, #1
 800ecba:	60fb      	str	r3, [r7, #12]
 800ecbc:	68fb      	ldr	r3, [r7, #12]
 800ecbe:	2b01      	cmp	r3, #1
 800ecc0:	d9dc      	bls.n	800ec7c <inc_lock+0x10>
 800ecc2:	e000      	b.n	800ecc6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800ecc4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800ecc6:	68fb      	ldr	r3, [r7, #12]
 800ecc8:	2b02      	cmp	r3, #2
 800ecca:	d132      	bne.n	800ed32 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800eccc:	2300      	movs	r3, #0
 800ecce:	60fb      	str	r3, [r7, #12]
 800ecd0:	e002      	b.n	800ecd8 <inc_lock+0x6c>
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	3301      	adds	r3, #1
 800ecd6:	60fb      	str	r3, [r7, #12]
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	2b01      	cmp	r3, #1
 800ecdc:	d806      	bhi.n	800ecec <inc_lock+0x80>
 800ecde:	4a29      	ldr	r2, [pc, #164]	; (800ed84 <inc_lock+0x118>)
 800ece0:	68fb      	ldr	r3, [r7, #12]
 800ece2:	011b      	lsls	r3, r3, #4
 800ece4:	4413      	add	r3, r2
 800ece6:	681b      	ldr	r3, [r3, #0]
 800ece8:	2b00      	cmp	r3, #0
 800ecea:	d1f2      	bne.n	800ecd2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800ecec:	68fb      	ldr	r3, [r7, #12]
 800ecee:	2b02      	cmp	r3, #2
 800ecf0:	d101      	bne.n	800ecf6 <inc_lock+0x8a>
 800ecf2:	2300      	movs	r3, #0
 800ecf4:	e040      	b.n	800ed78 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	681a      	ldr	r2, [r3, #0]
 800ecfa:	4922      	ldr	r1, [pc, #136]	; (800ed84 <inc_lock+0x118>)
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	011b      	lsls	r3, r3, #4
 800ed00:	440b      	add	r3, r1
 800ed02:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	689a      	ldr	r2, [r3, #8]
 800ed08:	491e      	ldr	r1, [pc, #120]	; (800ed84 <inc_lock+0x118>)
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	011b      	lsls	r3, r3, #4
 800ed0e:	440b      	add	r3, r1
 800ed10:	3304      	adds	r3, #4
 800ed12:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	695a      	ldr	r2, [r3, #20]
 800ed18:	491a      	ldr	r1, [pc, #104]	; (800ed84 <inc_lock+0x118>)
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	011b      	lsls	r3, r3, #4
 800ed1e:	440b      	add	r3, r1
 800ed20:	3308      	adds	r3, #8
 800ed22:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800ed24:	4a17      	ldr	r2, [pc, #92]	; (800ed84 <inc_lock+0x118>)
 800ed26:	68fb      	ldr	r3, [r7, #12]
 800ed28:	011b      	lsls	r3, r3, #4
 800ed2a:	4413      	add	r3, r2
 800ed2c:	330c      	adds	r3, #12
 800ed2e:	2200      	movs	r2, #0
 800ed30:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800ed32:	683b      	ldr	r3, [r7, #0]
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	d009      	beq.n	800ed4c <inc_lock+0xe0>
 800ed38:	4a12      	ldr	r2, [pc, #72]	; (800ed84 <inc_lock+0x118>)
 800ed3a:	68fb      	ldr	r3, [r7, #12]
 800ed3c:	011b      	lsls	r3, r3, #4
 800ed3e:	4413      	add	r3, r2
 800ed40:	330c      	adds	r3, #12
 800ed42:	881b      	ldrh	r3, [r3, #0]
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d001      	beq.n	800ed4c <inc_lock+0xe0>
 800ed48:	2300      	movs	r3, #0
 800ed4a:	e015      	b.n	800ed78 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800ed4c:	683b      	ldr	r3, [r7, #0]
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d108      	bne.n	800ed64 <inc_lock+0xf8>
 800ed52:	4a0c      	ldr	r2, [pc, #48]	; (800ed84 <inc_lock+0x118>)
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	011b      	lsls	r3, r3, #4
 800ed58:	4413      	add	r3, r2
 800ed5a:	330c      	adds	r3, #12
 800ed5c:	881b      	ldrh	r3, [r3, #0]
 800ed5e:	3301      	adds	r3, #1
 800ed60:	b29a      	uxth	r2, r3
 800ed62:	e001      	b.n	800ed68 <inc_lock+0xfc>
 800ed64:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ed68:	4906      	ldr	r1, [pc, #24]	; (800ed84 <inc_lock+0x118>)
 800ed6a:	68fb      	ldr	r3, [r7, #12]
 800ed6c:	011b      	lsls	r3, r3, #4
 800ed6e:	440b      	add	r3, r1
 800ed70:	330c      	adds	r3, #12
 800ed72:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	3301      	adds	r3, #1
}
 800ed78:	4618      	mov	r0, r3
 800ed7a:	3714      	adds	r7, #20
 800ed7c:	46bd      	mov	sp, r7
 800ed7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed82:	4770      	bx	lr
 800ed84:	2000416c 	.word	0x2000416c

0800ed88 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800ed88:	b480      	push	{r7}
 800ed8a:	b085      	sub	sp, #20
 800ed8c:	af00      	add	r7, sp, #0
 800ed8e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	3b01      	subs	r3, #1
 800ed94:	607b      	str	r3, [r7, #4]
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	2b01      	cmp	r3, #1
 800ed9a:	d825      	bhi.n	800ede8 <dec_lock+0x60>
		n = Files[i].ctr;
 800ed9c:	4a17      	ldr	r2, [pc, #92]	; (800edfc <dec_lock+0x74>)
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	011b      	lsls	r3, r3, #4
 800eda2:	4413      	add	r3, r2
 800eda4:	330c      	adds	r3, #12
 800eda6:	881b      	ldrh	r3, [r3, #0]
 800eda8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800edaa:	89fb      	ldrh	r3, [r7, #14]
 800edac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800edb0:	d101      	bne.n	800edb6 <dec_lock+0x2e>
 800edb2:	2300      	movs	r3, #0
 800edb4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800edb6:	89fb      	ldrh	r3, [r7, #14]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d002      	beq.n	800edc2 <dec_lock+0x3a>
 800edbc:	89fb      	ldrh	r3, [r7, #14]
 800edbe:	3b01      	subs	r3, #1
 800edc0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800edc2:	4a0e      	ldr	r2, [pc, #56]	; (800edfc <dec_lock+0x74>)
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	011b      	lsls	r3, r3, #4
 800edc8:	4413      	add	r3, r2
 800edca:	330c      	adds	r3, #12
 800edcc:	89fa      	ldrh	r2, [r7, #14]
 800edce:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800edd0:	89fb      	ldrh	r3, [r7, #14]
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d105      	bne.n	800ede2 <dec_lock+0x5a>
 800edd6:	4a09      	ldr	r2, [pc, #36]	; (800edfc <dec_lock+0x74>)
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	011b      	lsls	r3, r3, #4
 800eddc:	4413      	add	r3, r2
 800edde:	2200      	movs	r2, #0
 800ede0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800ede2:	2300      	movs	r3, #0
 800ede4:	737b      	strb	r3, [r7, #13]
 800ede6:	e001      	b.n	800edec <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800ede8:	2302      	movs	r3, #2
 800edea:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800edec:	7b7b      	ldrb	r3, [r7, #13]
}
 800edee:	4618      	mov	r0, r3
 800edf0:	3714      	adds	r7, #20
 800edf2:	46bd      	mov	sp, r7
 800edf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edf8:	4770      	bx	lr
 800edfa:	bf00      	nop
 800edfc:	2000416c 	.word	0x2000416c

0800ee00 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800ee00:	b480      	push	{r7}
 800ee02:	b085      	sub	sp, #20
 800ee04:	af00      	add	r7, sp, #0
 800ee06:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800ee08:	2300      	movs	r3, #0
 800ee0a:	60fb      	str	r3, [r7, #12]
 800ee0c:	e010      	b.n	800ee30 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800ee0e:	4a0d      	ldr	r2, [pc, #52]	; (800ee44 <clear_lock+0x44>)
 800ee10:	68fb      	ldr	r3, [r7, #12]
 800ee12:	011b      	lsls	r3, r3, #4
 800ee14:	4413      	add	r3, r2
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	687a      	ldr	r2, [r7, #4]
 800ee1a:	429a      	cmp	r2, r3
 800ee1c:	d105      	bne.n	800ee2a <clear_lock+0x2a>
 800ee1e:	4a09      	ldr	r2, [pc, #36]	; (800ee44 <clear_lock+0x44>)
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	011b      	lsls	r3, r3, #4
 800ee24:	4413      	add	r3, r2
 800ee26:	2200      	movs	r2, #0
 800ee28:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800ee2a:	68fb      	ldr	r3, [r7, #12]
 800ee2c:	3301      	adds	r3, #1
 800ee2e:	60fb      	str	r3, [r7, #12]
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	2b01      	cmp	r3, #1
 800ee34:	d9eb      	bls.n	800ee0e <clear_lock+0xe>
	}
}
 800ee36:	bf00      	nop
 800ee38:	bf00      	nop
 800ee3a:	3714      	adds	r7, #20
 800ee3c:	46bd      	mov	sp, r7
 800ee3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee42:	4770      	bx	lr
 800ee44:	2000416c 	.word	0x2000416c

0800ee48 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800ee48:	b580      	push	{r7, lr}
 800ee4a:	b086      	sub	sp, #24
 800ee4c:	af00      	add	r7, sp, #0
 800ee4e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800ee50:	2300      	movs	r3, #0
 800ee52:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	78db      	ldrb	r3, [r3, #3]
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	d034      	beq.n	800eec6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee60:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	7858      	ldrb	r0, [r3, #1]
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ee6c:	2301      	movs	r3, #1
 800ee6e:	697a      	ldr	r2, [r7, #20]
 800ee70:	f7ff fd40 	bl	800e8f4 <disk_write>
 800ee74:	4603      	mov	r3, r0
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	d002      	beq.n	800ee80 <sync_window+0x38>
			res = FR_DISK_ERR;
 800ee7a:	2301      	movs	r3, #1
 800ee7c:	73fb      	strb	r3, [r7, #15]
 800ee7e:	e022      	b.n	800eec6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	2200      	movs	r2, #0
 800ee84:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	6a1b      	ldr	r3, [r3, #32]
 800ee8a:	697a      	ldr	r2, [r7, #20]
 800ee8c:	1ad2      	subs	r2, r2, r3
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	699b      	ldr	r3, [r3, #24]
 800ee92:	429a      	cmp	r2, r3
 800ee94:	d217      	bcs.n	800eec6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	789b      	ldrb	r3, [r3, #2]
 800ee9a:	613b      	str	r3, [r7, #16]
 800ee9c:	e010      	b.n	800eec0 <sync_window+0x78>
					wsect += fs->fsize;
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	699b      	ldr	r3, [r3, #24]
 800eea2:	697a      	ldr	r2, [r7, #20]
 800eea4:	4413      	add	r3, r2
 800eea6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	7858      	ldrb	r0, [r3, #1]
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800eeb2:	2301      	movs	r3, #1
 800eeb4:	697a      	ldr	r2, [r7, #20]
 800eeb6:	f7ff fd1d 	bl	800e8f4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800eeba:	693b      	ldr	r3, [r7, #16]
 800eebc:	3b01      	subs	r3, #1
 800eebe:	613b      	str	r3, [r7, #16]
 800eec0:	693b      	ldr	r3, [r7, #16]
 800eec2:	2b01      	cmp	r3, #1
 800eec4:	d8eb      	bhi.n	800ee9e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800eec6:	7bfb      	ldrb	r3, [r7, #15]
}
 800eec8:	4618      	mov	r0, r3
 800eeca:	3718      	adds	r7, #24
 800eecc:	46bd      	mov	sp, r7
 800eece:	bd80      	pop	{r7, pc}

0800eed0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800eed0:	b580      	push	{r7, lr}
 800eed2:	b084      	sub	sp, #16
 800eed4:	af00      	add	r7, sp, #0
 800eed6:	6078      	str	r0, [r7, #4]
 800eed8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800eeda:	2300      	movs	r3, #0
 800eedc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eee2:	683a      	ldr	r2, [r7, #0]
 800eee4:	429a      	cmp	r2, r3
 800eee6:	d01b      	beq.n	800ef20 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800eee8:	6878      	ldr	r0, [r7, #4]
 800eeea:	f7ff ffad 	bl	800ee48 <sync_window>
 800eeee:	4603      	mov	r3, r0
 800eef0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800eef2:	7bfb      	ldrb	r3, [r7, #15]
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d113      	bne.n	800ef20 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	7858      	ldrb	r0, [r3, #1]
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ef02:	2301      	movs	r3, #1
 800ef04:	683a      	ldr	r2, [r7, #0]
 800ef06:	f7ff fcd5 	bl	800e8b4 <disk_read>
 800ef0a:	4603      	mov	r3, r0
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	d004      	beq.n	800ef1a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800ef10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ef14:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800ef16:	2301      	movs	r3, #1
 800ef18:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	683a      	ldr	r2, [r7, #0]
 800ef1e:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 800ef20:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef22:	4618      	mov	r0, r3
 800ef24:	3710      	adds	r7, #16
 800ef26:	46bd      	mov	sp, r7
 800ef28:	bd80      	pop	{r7, pc}
	...

0800ef2c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800ef2c:	b580      	push	{r7, lr}
 800ef2e:	b084      	sub	sp, #16
 800ef30:	af00      	add	r7, sp, #0
 800ef32:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800ef34:	6878      	ldr	r0, [r7, #4]
 800ef36:	f7ff ff87 	bl	800ee48 <sync_window>
 800ef3a:	4603      	mov	r3, r0
 800ef3c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800ef3e:	7bfb      	ldrb	r3, [r7, #15]
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	d158      	bne.n	800eff6 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	781b      	ldrb	r3, [r3, #0]
 800ef48:	2b03      	cmp	r3, #3
 800ef4a:	d148      	bne.n	800efde <sync_fs+0xb2>
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	791b      	ldrb	r3, [r3, #4]
 800ef50:	2b01      	cmp	r3, #1
 800ef52:	d144      	bne.n	800efde <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	3330      	adds	r3, #48	; 0x30
 800ef58:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800ef5c:	2100      	movs	r1, #0
 800ef5e:	4618      	mov	r0, r3
 800ef60:	f7ff fda9 	bl	800eab6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	3330      	adds	r3, #48	; 0x30
 800ef68:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ef6c:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800ef70:	4618      	mov	r0, r3
 800ef72:	f7ff fd38 	bl	800e9e6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	3330      	adds	r3, #48	; 0x30
 800ef7a:	4921      	ldr	r1, [pc, #132]	; (800f000 <sync_fs+0xd4>)
 800ef7c:	4618      	mov	r0, r3
 800ef7e:	f7ff fd4d 	bl	800ea1c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	3330      	adds	r3, #48	; 0x30
 800ef86:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800ef8a:	491e      	ldr	r1, [pc, #120]	; (800f004 <sync_fs+0xd8>)
 800ef8c:	4618      	mov	r0, r3
 800ef8e:	f7ff fd45 	bl	800ea1c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	3330      	adds	r3, #48	; 0x30
 800ef96:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	691b      	ldr	r3, [r3, #16]
 800ef9e:	4619      	mov	r1, r3
 800efa0:	4610      	mov	r0, r2
 800efa2:	f7ff fd3b 	bl	800ea1c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	3330      	adds	r3, #48	; 0x30
 800efaa:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	68db      	ldr	r3, [r3, #12]
 800efb2:	4619      	mov	r1, r3
 800efb4:	4610      	mov	r0, r2
 800efb6:	f7ff fd31 	bl	800ea1c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	69db      	ldr	r3, [r3, #28]
 800efbe:	1c5a      	adds	r2, r3, #1
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	7858      	ldrb	r0, [r3, #1]
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800efd2:	2301      	movs	r3, #1
 800efd4:	f7ff fc8e 	bl	800e8f4 <disk_write>
			fs->fsi_flag = 0;
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	2200      	movs	r2, #0
 800efdc:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	785b      	ldrb	r3, [r3, #1]
 800efe2:	2200      	movs	r2, #0
 800efe4:	2100      	movs	r1, #0
 800efe6:	4618      	mov	r0, r3
 800efe8:	f7ff fca4 	bl	800e934 <disk_ioctl>
 800efec:	4603      	mov	r3, r0
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d001      	beq.n	800eff6 <sync_fs+0xca>
 800eff2:	2301      	movs	r3, #1
 800eff4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800eff6:	7bfb      	ldrb	r3, [r7, #15]
}
 800eff8:	4618      	mov	r0, r3
 800effa:	3710      	adds	r7, #16
 800effc:	46bd      	mov	sp, r7
 800effe:	bd80      	pop	{r7, pc}
 800f000:	41615252 	.word	0x41615252
 800f004:	61417272 	.word	0x61417272

0800f008 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800f008:	b480      	push	{r7}
 800f00a:	b083      	sub	sp, #12
 800f00c:	af00      	add	r7, sp, #0
 800f00e:	6078      	str	r0, [r7, #4]
 800f010:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800f012:	683b      	ldr	r3, [r7, #0]
 800f014:	3b02      	subs	r3, #2
 800f016:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	695b      	ldr	r3, [r3, #20]
 800f01c:	3b02      	subs	r3, #2
 800f01e:	683a      	ldr	r2, [r7, #0]
 800f020:	429a      	cmp	r2, r3
 800f022:	d301      	bcc.n	800f028 <clust2sect+0x20>
 800f024:	2300      	movs	r3, #0
 800f026:	e008      	b.n	800f03a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	895b      	ldrh	r3, [r3, #10]
 800f02c:	461a      	mov	r2, r3
 800f02e:	683b      	ldr	r3, [r7, #0]
 800f030:	fb03 f202 	mul.w	r2, r3, r2
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f038:	4413      	add	r3, r2
}
 800f03a:	4618      	mov	r0, r3
 800f03c:	370c      	adds	r7, #12
 800f03e:	46bd      	mov	sp, r7
 800f040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f044:	4770      	bx	lr

0800f046 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800f046:	b580      	push	{r7, lr}
 800f048:	b086      	sub	sp, #24
 800f04a:	af00      	add	r7, sp, #0
 800f04c:	6078      	str	r0, [r7, #4]
 800f04e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	681b      	ldr	r3, [r3, #0]
 800f054:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800f056:	683b      	ldr	r3, [r7, #0]
 800f058:	2b01      	cmp	r3, #1
 800f05a:	d904      	bls.n	800f066 <get_fat+0x20>
 800f05c:	693b      	ldr	r3, [r7, #16]
 800f05e:	695b      	ldr	r3, [r3, #20]
 800f060:	683a      	ldr	r2, [r7, #0]
 800f062:	429a      	cmp	r2, r3
 800f064:	d302      	bcc.n	800f06c <get_fat+0x26>
		val = 1;	/* Internal error */
 800f066:	2301      	movs	r3, #1
 800f068:	617b      	str	r3, [r7, #20]
 800f06a:	e091      	b.n	800f190 <get_fat+0x14a>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800f06c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f070:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800f072:	693b      	ldr	r3, [r7, #16]
 800f074:	781b      	ldrb	r3, [r3, #0]
 800f076:	2b03      	cmp	r3, #3
 800f078:	d063      	beq.n	800f142 <get_fat+0xfc>
 800f07a:	2b03      	cmp	r3, #3
 800f07c:	dc7e      	bgt.n	800f17c <get_fat+0x136>
 800f07e:	2b01      	cmp	r3, #1
 800f080:	d002      	beq.n	800f088 <get_fat+0x42>
 800f082:	2b02      	cmp	r3, #2
 800f084:	d042      	beq.n	800f10c <get_fat+0xc6>
 800f086:	e079      	b.n	800f17c <get_fat+0x136>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800f088:	683b      	ldr	r3, [r7, #0]
 800f08a:	60fb      	str	r3, [r7, #12]
 800f08c:	68fb      	ldr	r3, [r7, #12]
 800f08e:	085b      	lsrs	r3, r3, #1
 800f090:	68fa      	ldr	r2, [r7, #12]
 800f092:	4413      	add	r3, r2
 800f094:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f096:	693b      	ldr	r3, [r7, #16]
 800f098:	6a1a      	ldr	r2, [r3, #32]
 800f09a:	68fb      	ldr	r3, [r7, #12]
 800f09c:	0b1b      	lsrs	r3, r3, #12
 800f09e:	4413      	add	r3, r2
 800f0a0:	4619      	mov	r1, r3
 800f0a2:	6938      	ldr	r0, [r7, #16]
 800f0a4:	f7ff ff14 	bl	800eed0 <move_window>
 800f0a8:	4603      	mov	r3, r0
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	d169      	bne.n	800f182 <get_fat+0x13c>
			wc = fs->win[bc++ % SS(fs)];
 800f0ae:	68fb      	ldr	r3, [r7, #12]
 800f0b0:	1c5a      	adds	r2, r3, #1
 800f0b2:	60fa      	str	r2, [r7, #12]
 800f0b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f0b8:	693a      	ldr	r2, [r7, #16]
 800f0ba:	4413      	add	r3, r2
 800f0bc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800f0c0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f0c2:	693b      	ldr	r3, [r7, #16]
 800f0c4:	6a1a      	ldr	r2, [r3, #32]
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	0b1b      	lsrs	r3, r3, #12
 800f0ca:	4413      	add	r3, r2
 800f0cc:	4619      	mov	r1, r3
 800f0ce:	6938      	ldr	r0, [r7, #16]
 800f0d0:	f7ff fefe 	bl	800eed0 <move_window>
 800f0d4:	4603      	mov	r3, r0
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d155      	bne.n	800f186 <get_fat+0x140>
			wc |= fs->win[bc % SS(fs)] << 8;
 800f0da:	68fb      	ldr	r3, [r7, #12]
 800f0dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f0e0:	693a      	ldr	r2, [r7, #16]
 800f0e2:	4413      	add	r3, r2
 800f0e4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800f0e8:	021b      	lsls	r3, r3, #8
 800f0ea:	461a      	mov	r2, r3
 800f0ec:	68bb      	ldr	r3, [r7, #8]
 800f0ee:	4313      	orrs	r3, r2
 800f0f0:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800f0f2:	683b      	ldr	r3, [r7, #0]
 800f0f4:	f003 0301 	and.w	r3, r3, #1
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d002      	beq.n	800f102 <get_fat+0xbc>
 800f0fc:	68bb      	ldr	r3, [r7, #8]
 800f0fe:	091b      	lsrs	r3, r3, #4
 800f100:	e002      	b.n	800f108 <get_fat+0xc2>
 800f102:	68bb      	ldr	r3, [r7, #8]
 800f104:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f108:	617b      	str	r3, [r7, #20]
			break;
 800f10a:	e041      	b.n	800f190 <get_fat+0x14a>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f10c:	693b      	ldr	r3, [r7, #16]
 800f10e:	6a1a      	ldr	r2, [r3, #32]
 800f110:	683b      	ldr	r3, [r7, #0]
 800f112:	0adb      	lsrs	r3, r3, #11
 800f114:	4413      	add	r3, r2
 800f116:	4619      	mov	r1, r3
 800f118:	6938      	ldr	r0, [r7, #16]
 800f11a:	f7ff fed9 	bl	800eed0 <move_window>
 800f11e:	4603      	mov	r3, r0
 800f120:	2b00      	cmp	r3, #0
 800f122:	d132      	bne.n	800f18a <get_fat+0x144>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800f124:	693b      	ldr	r3, [r7, #16]
 800f126:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f12a:	683b      	ldr	r3, [r7, #0]
 800f12c:	0059      	lsls	r1, r3, #1
 800f12e:	f640 73fe 	movw	r3, #4094	; 0xffe
 800f132:	400b      	ands	r3, r1
 800f134:	4413      	add	r3, r2
 800f136:	4618      	mov	r0, r3
 800f138:	f7ff fc1a 	bl	800e970 <ld_word>
 800f13c:	4603      	mov	r3, r0
 800f13e:	617b      	str	r3, [r7, #20]
			break;
 800f140:	e026      	b.n	800f190 <get_fat+0x14a>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f142:	693b      	ldr	r3, [r7, #16]
 800f144:	6a1a      	ldr	r2, [r3, #32]
 800f146:	683b      	ldr	r3, [r7, #0]
 800f148:	0a9b      	lsrs	r3, r3, #10
 800f14a:	4413      	add	r3, r2
 800f14c:	4619      	mov	r1, r3
 800f14e:	6938      	ldr	r0, [r7, #16]
 800f150:	f7ff febe 	bl	800eed0 <move_window>
 800f154:	4603      	mov	r3, r0
 800f156:	2b00      	cmp	r3, #0
 800f158:	d119      	bne.n	800f18e <get_fat+0x148>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800f15a:	693b      	ldr	r3, [r7, #16]
 800f15c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f160:	683b      	ldr	r3, [r7, #0]
 800f162:	0099      	lsls	r1, r3, #2
 800f164:	f640 73fc 	movw	r3, #4092	; 0xffc
 800f168:	400b      	ands	r3, r1
 800f16a:	4413      	add	r3, r2
 800f16c:	4618      	mov	r0, r3
 800f16e:	f7ff fc17 	bl	800e9a0 <ld_dword>
 800f172:	4603      	mov	r3, r0
 800f174:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800f178:	617b      	str	r3, [r7, #20]
			break;
 800f17a:	e009      	b.n	800f190 <get_fat+0x14a>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800f17c:	2301      	movs	r3, #1
 800f17e:	617b      	str	r3, [r7, #20]
 800f180:	e006      	b.n	800f190 <get_fat+0x14a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f182:	bf00      	nop
 800f184:	e004      	b.n	800f190 <get_fat+0x14a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f186:	bf00      	nop
 800f188:	e002      	b.n	800f190 <get_fat+0x14a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f18a:	bf00      	nop
 800f18c:	e000      	b.n	800f190 <get_fat+0x14a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f18e:	bf00      	nop
		}
	}

	return val;
 800f190:	697b      	ldr	r3, [r7, #20]
}
 800f192:	4618      	mov	r0, r3
 800f194:	3718      	adds	r7, #24
 800f196:	46bd      	mov	sp, r7
 800f198:	bd80      	pop	{r7, pc}

0800f19a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800f19a:	b590      	push	{r4, r7, lr}
 800f19c:	b089      	sub	sp, #36	; 0x24
 800f19e:	af00      	add	r7, sp, #0
 800f1a0:	60f8      	str	r0, [r7, #12]
 800f1a2:	60b9      	str	r1, [r7, #8]
 800f1a4:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800f1a6:	2302      	movs	r3, #2
 800f1a8:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800f1aa:	68bb      	ldr	r3, [r7, #8]
 800f1ac:	2b01      	cmp	r3, #1
 800f1ae:	f240 80d5 	bls.w	800f35c <put_fat+0x1c2>
 800f1b2:	68fb      	ldr	r3, [r7, #12]
 800f1b4:	695b      	ldr	r3, [r3, #20]
 800f1b6:	68ba      	ldr	r2, [r7, #8]
 800f1b8:	429a      	cmp	r2, r3
 800f1ba:	f080 80cf 	bcs.w	800f35c <put_fat+0x1c2>
		switch (fs->fs_type) {
 800f1be:	68fb      	ldr	r3, [r7, #12]
 800f1c0:	781b      	ldrb	r3, [r3, #0]
 800f1c2:	2b03      	cmp	r3, #3
 800f1c4:	f000 8097 	beq.w	800f2f6 <put_fat+0x15c>
 800f1c8:	2b03      	cmp	r3, #3
 800f1ca:	f300 80d0 	bgt.w	800f36e <put_fat+0x1d4>
 800f1ce:	2b01      	cmp	r3, #1
 800f1d0:	d002      	beq.n	800f1d8 <put_fat+0x3e>
 800f1d2:	2b02      	cmp	r3, #2
 800f1d4:	d06e      	beq.n	800f2b4 <put_fat+0x11a>
 800f1d6:	e0ca      	b.n	800f36e <put_fat+0x1d4>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800f1d8:	68bb      	ldr	r3, [r7, #8]
 800f1da:	61bb      	str	r3, [r7, #24]
 800f1dc:	69bb      	ldr	r3, [r7, #24]
 800f1de:	085b      	lsrs	r3, r3, #1
 800f1e0:	69ba      	ldr	r2, [r7, #24]
 800f1e2:	4413      	add	r3, r2
 800f1e4:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f1e6:	68fb      	ldr	r3, [r7, #12]
 800f1e8:	6a1a      	ldr	r2, [r3, #32]
 800f1ea:	69bb      	ldr	r3, [r7, #24]
 800f1ec:	0b1b      	lsrs	r3, r3, #12
 800f1ee:	4413      	add	r3, r2
 800f1f0:	4619      	mov	r1, r3
 800f1f2:	68f8      	ldr	r0, [r7, #12]
 800f1f4:	f7ff fe6c 	bl	800eed0 <move_window>
 800f1f8:	4603      	mov	r3, r0
 800f1fa:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f1fc:	7ffb      	ldrb	r3, [r7, #31]
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	f040 80ae 	bne.w	800f360 <put_fat+0x1c6>
			p = fs->win + bc++ % SS(fs);
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f20a:	69bb      	ldr	r3, [r7, #24]
 800f20c:	1c59      	adds	r1, r3, #1
 800f20e:	61b9      	str	r1, [r7, #24]
 800f210:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f214:	4413      	add	r3, r2
 800f216:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800f218:	68bb      	ldr	r3, [r7, #8]
 800f21a:	f003 0301 	and.w	r3, r3, #1
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d00d      	beq.n	800f23e <put_fat+0xa4>
 800f222:	697b      	ldr	r3, [r7, #20]
 800f224:	781b      	ldrb	r3, [r3, #0]
 800f226:	b25b      	sxtb	r3, r3
 800f228:	f003 030f 	and.w	r3, r3, #15
 800f22c:	b25a      	sxtb	r2, r3
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	b2db      	uxtb	r3, r3
 800f232:	011b      	lsls	r3, r3, #4
 800f234:	b25b      	sxtb	r3, r3
 800f236:	4313      	orrs	r3, r2
 800f238:	b25b      	sxtb	r3, r3
 800f23a:	b2db      	uxtb	r3, r3
 800f23c:	e001      	b.n	800f242 <put_fat+0xa8>
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	b2db      	uxtb	r3, r3
 800f242:	697a      	ldr	r2, [r7, #20]
 800f244:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	2201      	movs	r2, #1
 800f24a:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f24c:	68fb      	ldr	r3, [r7, #12]
 800f24e:	6a1a      	ldr	r2, [r3, #32]
 800f250:	69bb      	ldr	r3, [r7, #24]
 800f252:	0b1b      	lsrs	r3, r3, #12
 800f254:	4413      	add	r3, r2
 800f256:	4619      	mov	r1, r3
 800f258:	68f8      	ldr	r0, [r7, #12]
 800f25a:	f7ff fe39 	bl	800eed0 <move_window>
 800f25e:	4603      	mov	r3, r0
 800f260:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f262:	7ffb      	ldrb	r3, [r7, #31]
 800f264:	2b00      	cmp	r3, #0
 800f266:	d17d      	bne.n	800f364 <put_fat+0x1ca>
			p = fs->win + bc % SS(fs);
 800f268:	68fb      	ldr	r3, [r7, #12]
 800f26a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f26e:	69bb      	ldr	r3, [r7, #24]
 800f270:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f274:	4413      	add	r3, r2
 800f276:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800f278:	68bb      	ldr	r3, [r7, #8]
 800f27a:	f003 0301 	and.w	r3, r3, #1
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d003      	beq.n	800f28a <put_fat+0xf0>
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	091b      	lsrs	r3, r3, #4
 800f286:	b2db      	uxtb	r3, r3
 800f288:	e00e      	b.n	800f2a8 <put_fat+0x10e>
 800f28a:	697b      	ldr	r3, [r7, #20]
 800f28c:	781b      	ldrb	r3, [r3, #0]
 800f28e:	b25b      	sxtb	r3, r3
 800f290:	f023 030f 	bic.w	r3, r3, #15
 800f294:	b25a      	sxtb	r2, r3
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	0a1b      	lsrs	r3, r3, #8
 800f29a:	b25b      	sxtb	r3, r3
 800f29c:	f003 030f 	and.w	r3, r3, #15
 800f2a0:	b25b      	sxtb	r3, r3
 800f2a2:	4313      	orrs	r3, r2
 800f2a4:	b25b      	sxtb	r3, r3
 800f2a6:	b2db      	uxtb	r3, r3
 800f2a8:	697a      	ldr	r2, [r7, #20]
 800f2aa:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f2ac:	68fb      	ldr	r3, [r7, #12]
 800f2ae:	2201      	movs	r2, #1
 800f2b0:	70da      	strb	r2, [r3, #3]
			break;
 800f2b2:	e05c      	b.n	800f36e <put_fat+0x1d4>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800f2b4:	68fb      	ldr	r3, [r7, #12]
 800f2b6:	6a1a      	ldr	r2, [r3, #32]
 800f2b8:	68bb      	ldr	r3, [r7, #8]
 800f2ba:	0adb      	lsrs	r3, r3, #11
 800f2bc:	4413      	add	r3, r2
 800f2be:	4619      	mov	r1, r3
 800f2c0:	68f8      	ldr	r0, [r7, #12]
 800f2c2:	f7ff fe05 	bl	800eed0 <move_window>
 800f2c6:	4603      	mov	r3, r0
 800f2c8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f2ca:	7ffb      	ldrb	r3, [r7, #31]
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d14b      	bne.n	800f368 <put_fat+0x1ce>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800f2d0:	68fb      	ldr	r3, [r7, #12]
 800f2d2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f2d6:	68bb      	ldr	r3, [r7, #8]
 800f2d8:	0059      	lsls	r1, r3, #1
 800f2da:	f640 73fe 	movw	r3, #4094	; 0xffe
 800f2de:	400b      	ands	r3, r1
 800f2e0:	4413      	add	r3, r2
 800f2e2:	687a      	ldr	r2, [r7, #4]
 800f2e4:	b292      	uxth	r2, r2
 800f2e6:	4611      	mov	r1, r2
 800f2e8:	4618      	mov	r0, r3
 800f2ea:	f7ff fb7c 	bl	800e9e6 <st_word>
			fs->wflag = 1;
 800f2ee:	68fb      	ldr	r3, [r7, #12]
 800f2f0:	2201      	movs	r2, #1
 800f2f2:	70da      	strb	r2, [r3, #3]
			break;
 800f2f4:	e03b      	b.n	800f36e <put_fat+0x1d4>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800f2f6:	68fb      	ldr	r3, [r7, #12]
 800f2f8:	6a1a      	ldr	r2, [r3, #32]
 800f2fa:	68bb      	ldr	r3, [r7, #8]
 800f2fc:	0a9b      	lsrs	r3, r3, #10
 800f2fe:	4413      	add	r3, r2
 800f300:	4619      	mov	r1, r3
 800f302:	68f8      	ldr	r0, [r7, #12]
 800f304:	f7ff fde4 	bl	800eed0 <move_window>
 800f308:	4603      	mov	r3, r0
 800f30a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f30c:	7ffb      	ldrb	r3, [r7, #31]
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d12c      	bne.n	800f36c <put_fat+0x1d2>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800f318:	68fb      	ldr	r3, [r7, #12]
 800f31a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f31e:	68bb      	ldr	r3, [r7, #8]
 800f320:	0099      	lsls	r1, r3, #2
 800f322:	f640 73fc 	movw	r3, #4092	; 0xffc
 800f326:	400b      	ands	r3, r1
 800f328:	4413      	add	r3, r2
 800f32a:	4618      	mov	r0, r3
 800f32c:	f7ff fb38 	bl	800e9a0 <ld_dword>
 800f330:	4603      	mov	r3, r0
 800f332:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800f336:	4323      	orrs	r3, r4
 800f338:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800f33a:	68fb      	ldr	r3, [r7, #12]
 800f33c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f340:	68bb      	ldr	r3, [r7, #8]
 800f342:	0099      	lsls	r1, r3, #2
 800f344:	f640 73fc 	movw	r3, #4092	; 0xffc
 800f348:	400b      	ands	r3, r1
 800f34a:	4413      	add	r3, r2
 800f34c:	6879      	ldr	r1, [r7, #4]
 800f34e:	4618      	mov	r0, r3
 800f350:	f7ff fb64 	bl	800ea1c <st_dword>
			fs->wflag = 1;
 800f354:	68fb      	ldr	r3, [r7, #12]
 800f356:	2201      	movs	r2, #1
 800f358:	70da      	strb	r2, [r3, #3]
			break;
 800f35a:	e008      	b.n	800f36e <put_fat+0x1d4>
		}
	}
 800f35c:	bf00      	nop
 800f35e:	e006      	b.n	800f36e <put_fat+0x1d4>
			if (res != FR_OK) break;
 800f360:	bf00      	nop
 800f362:	e004      	b.n	800f36e <put_fat+0x1d4>
			if (res != FR_OK) break;
 800f364:	bf00      	nop
 800f366:	e002      	b.n	800f36e <put_fat+0x1d4>
			if (res != FR_OK) break;
 800f368:	bf00      	nop
 800f36a:	e000      	b.n	800f36e <put_fat+0x1d4>
			if (res != FR_OK) break;
 800f36c:	bf00      	nop
	return res;
 800f36e:	7ffb      	ldrb	r3, [r7, #31]
}
 800f370:	4618      	mov	r0, r3
 800f372:	3724      	adds	r7, #36	; 0x24
 800f374:	46bd      	mov	sp, r7
 800f376:	bd90      	pop	{r4, r7, pc}

0800f378 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800f378:	b580      	push	{r7, lr}
 800f37a:	b088      	sub	sp, #32
 800f37c:	af00      	add	r7, sp, #0
 800f37e:	60f8      	str	r0, [r7, #12]
 800f380:	60b9      	str	r1, [r7, #8]
 800f382:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800f384:	2300      	movs	r3, #0
 800f386:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800f388:	68fb      	ldr	r3, [r7, #12]
 800f38a:	681b      	ldr	r3, [r3, #0]
 800f38c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800f38e:	68bb      	ldr	r3, [r7, #8]
 800f390:	2b01      	cmp	r3, #1
 800f392:	d904      	bls.n	800f39e <remove_chain+0x26>
 800f394:	69bb      	ldr	r3, [r7, #24]
 800f396:	695b      	ldr	r3, [r3, #20]
 800f398:	68ba      	ldr	r2, [r7, #8]
 800f39a:	429a      	cmp	r2, r3
 800f39c:	d301      	bcc.n	800f3a2 <remove_chain+0x2a>
 800f39e:	2302      	movs	r3, #2
 800f3a0:	e04b      	b.n	800f43a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d00c      	beq.n	800f3c2 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800f3a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f3ac:	6879      	ldr	r1, [r7, #4]
 800f3ae:	69b8      	ldr	r0, [r7, #24]
 800f3b0:	f7ff fef3 	bl	800f19a <put_fat>
 800f3b4:	4603      	mov	r3, r0
 800f3b6:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800f3b8:	7ffb      	ldrb	r3, [r7, #31]
 800f3ba:	2b00      	cmp	r3, #0
 800f3bc:	d001      	beq.n	800f3c2 <remove_chain+0x4a>
 800f3be:	7ffb      	ldrb	r3, [r7, #31]
 800f3c0:	e03b      	b.n	800f43a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800f3c2:	68b9      	ldr	r1, [r7, #8]
 800f3c4:	68f8      	ldr	r0, [r7, #12]
 800f3c6:	f7ff fe3e 	bl	800f046 <get_fat>
 800f3ca:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800f3cc:	697b      	ldr	r3, [r7, #20]
 800f3ce:	2b00      	cmp	r3, #0
 800f3d0:	d031      	beq.n	800f436 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800f3d2:	697b      	ldr	r3, [r7, #20]
 800f3d4:	2b01      	cmp	r3, #1
 800f3d6:	d101      	bne.n	800f3dc <remove_chain+0x64>
 800f3d8:	2302      	movs	r3, #2
 800f3da:	e02e      	b.n	800f43a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800f3dc:	697b      	ldr	r3, [r7, #20]
 800f3de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f3e2:	d101      	bne.n	800f3e8 <remove_chain+0x70>
 800f3e4:	2301      	movs	r3, #1
 800f3e6:	e028      	b.n	800f43a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800f3e8:	2200      	movs	r2, #0
 800f3ea:	68b9      	ldr	r1, [r7, #8]
 800f3ec:	69b8      	ldr	r0, [r7, #24]
 800f3ee:	f7ff fed4 	bl	800f19a <put_fat>
 800f3f2:	4603      	mov	r3, r0
 800f3f4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800f3f6:	7ffb      	ldrb	r3, [r7, #31]
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d001      	beq.n	800f400 <remove_chain+0x88>
 800f3fc:	7ffb      	ldrb	r3, [r7, #31]
 800f3fe:	e01c      	b.n	800f43a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800f400:	69bb      	ldr	r3, [r7, #24]
 800f402:	691a      	ldr	r2, [r3, #16]
 800f404:	69bb      	ldr	r3, [r7, #24]
 800f406:	695b      	ldr	r3, [r3, #20]
 800f408:	3b02      	subs	r3, #2
 800f40a:	429a      	cmp	r2, r3
 800f40c:	d20b      	bcs.n	800f426 <remove_chain+0xae>
			fs->free_clst++;
 800f40e:	69bb      	ldr	r3, [r7, #24]
 800f410:	691b      	ldr	r3, [r3, #16]
 800f412:	1c5a      	adds	r2, r3, #1
 800f414:	69bb      	ldr	r3, [r7, #24]
 800f416:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800f418:	69bb      	ldr	r3, [r7, #24]
 800f41a:	791b      	ldrb	r3, [r3, #4]
 800f41c:	f043 0301 	orr.w	r3, r3, #1
 800f420:	b2da      	uxtb	r2, r3
 800f422:	69bb      	ldr	r3, [r7, #24]
 800f424:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800f426:	697b      	ldr	r3, [r7, #20]
 800f428:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800f42a:	69bb      	ldr	r3, [r7, #24]
 800f42c:	695b      	ldr	r3, [r3, #20]
 800f42e:	68ba      	ldr	r2, [r7, #8]
 800f430:	429a      	cmp	r2, r3
 800f432:	d3c6      	bcc.n	800f3c2 <remove_chain+0x4a>
 800f434:	e000      	b.n	800f438 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800f436:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800f438:	2300      	movs	r3, #0
}
 800f43a:	4618      	mov	r0, r3
 800f43c:	3720      	adds	r7, #32
 800f43e:	46bd      	mov	sp, r7
 800f440:	bd80      	pop	{r7, pc}

0800f442 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800f442:	b580      	push	{r7, lr}
 800f444:	b088      	sub	sp, #32
 800f446:	af00      	add	r7, sp, #0
 800f448:	6078      	str	r0, [r7, #4]
 800f44a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	681b      	ldr	r3, [r3, #0]
 800f450:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800f452:	683b      	ldr	r3, [r7, #0]
 800f454:	2b00      	cmp	r3, #0
 800f456:	d10d      	bne.n	800f474 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800f458:	693b      	ldr	r3, [r7, #16]
 800f45a:	68db      	ldr	r3, [r3, #12]
 800f45c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800f45e:	69bb      	ldr	r3, [r7, #24]
 800f460:	2b00      	cmp	r3, #0
 800f462:	d004      	beq.n	800f46e <create_chain+0x2c>
 800f464:	693b      	ldr	r3, [r7, #16]
 800f466:	695b      	ldr	r3, [r3, #20]
 800f468:	69ba      	ldr	r2, [r7, #24]
 800f46a:	429a      	cmp	r2, r3
 800f46c:	d31b      	bcc.n	800f4a6 <create_chain+0x64>
 800f46e:	2301      	movs	r3, #1
 800f470:	61bb      	str	r3, [r7, #24]
 800f472:	e018      	b.n	800f4a6 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800f474:	6839      	ldr	r1, [r7, #0]
 800f476:	6878      	ldr	r0, [r7, #4]
 800f478:	f7ff fde5 	bl	800f046 <get_fat>
 800f47c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800f47e:	68fb      	ldr	r3, [r7, #12]
 800f480:	2b01      	cmp	r3, #1
 800f482:	d801      	bhi.n	800f488 <create_chain+0x46>
 800f484:	2301      	movs	r3, #1
 800f486:	e070      	b.n	800f56a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800f488:	68fb      	ldr	r3, [r7, #12]
 800f48a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f48e:	d101      	bne.n	800f494 <create_chain+0x52>
 800f490:	68fb      	ldr	r3, [r7, #12]
 800f492:	e06a      	b.n	800f56a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800f494:	693b      	ldr	r3, [r7, #16]
 800f496:	695b      	ldr	r3, [r3, #20]
 800f498:	68fa      	ldr	r2, [r7, #12]
 800f49a:	429a      	cmp	r2, r3
 800f49c:	d201      	bcs.n	800f4a2 <create_chain+0x60>
 800f49e:	68fb      	ldr	r3, [r7, #12]
 800f4a0:	e063      	b.n	800f56a <create_chain+0x128>
		scl = clst;
 800f4a2:	683b      	ldr	r3, [r7, #0]
 800f4a4:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800f4a6:	69bb      	ldr	r3, [r7, #24]
 800f4a8:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800f4aa:	69fb      	ldr	r3, [r7, #28]
 800f4ac:	3301      	adds	r3, #1
 800f4ae:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800f4b0:	693b      	ldr	r3, [r7, #16]
 800f4b2:	695b      	ldr	r3, [r3, #20]
 800f4b4:	69fa      	ldr	r2, [r7, #28]
 800f4b6:	429a      	cmp	r2, r3
 800f4b8:	d307      	bcc.n	800f4ca <create_chain+0x88>
				ncl = 2;
 800f4ba:	2302      	movs	r3, #2
 800f4bc:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800f4be:	69fa      	ldr	r2, [r7, #28]
 800f4c0:	69bb      	ldr	r3, [r7, #24]
 800f4c2:	429a      	cmp	r2, r3
 800f4c4:	d901      	bls.n	800f4ca <create_chain+0x88>
 800f4c6:	2300      	movs	r3, #0
 800f4c8:	e04f      	b.n	800f56a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800f4ca:	69f9      	ldr	r1, [r7, #28]
 800f4cc:	6878      	ldr	r0, [r7, #4]
 800f4ce:	f7ff fdba 	bl	800f046 <get_fat>
 800f4d2:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800f4d4:	68fb      	ldr	r3, [r7, #12]
 800f4d6:	2b00      	cmp	r3, #0
 800f4d8:	d00e      	beq.n	800f4f8 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800f4da:	68fb      	ldr	r3, [r7, #12]
 800f4dc:	2b01      	cmp	r3, #1
 800f4de:	d003      	beq.n	800f4e8 <create_chain+0xa6>
 800f4e0:	68fb      	ldr	r3, [r7, #12]
 800f4e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f4e6:	d101      	bne.n	800f4ec <create_chain+0xaa>
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	e03e      	b.n	800f56a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800f4ec:	69fa      	ldr	r2, [r7, #28]
 800f4ee:	69bb      	ldr	r3, [r7, #24]
 800f4f0:	429a      	cmp	r2, r3
 800f4f2:	d1da      	bne.n	800f4aa <create_chain+0x68>
 800f4f4:	2300      	movs	r3, #0
 800f4f6:	e038      	b.n	800f56a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800f4f8:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800f4fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f4fe:	69f9      	ldr	r1, [r7, #28]
 800f500:	6938      	ldr	r0, [r7, #16]
 800f502:	f7ff fe4a 	bl	800f19a <put_fat>
 800f506:	4603      	mov	r3, r0
 800f508:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800f50a:	7dfb      	ldrb	r3, [r7, #23]
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	d109      	bne.n	800f524 <create_chain+0xe2>
 800f510:	683b      	ldr	r3, [r7, #0]
 800f512:	2b00      	cmp	r3, #0
 800f514:	d006      	beq.n	800f524 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800f516:	69fa      	ldr	r2, [r7, #28]
 800f518:	6839      	ldr	r1, [r7, #0]
 800f51a:	6938      	ldr	r0, [r7, #16]
 800f51c:	f7ff fe3d 	bl	800f19a <put_fat>
 800f520:	4603      	mov	r3, r0
 800f522:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800f524:	7dfb      	ldrb	r3, [r7, #23]
 800f526:	2b00      	cmp	r3, #0
 800f528:	d116      	bne.n	800f558 <create_chain+0x116>
		fs->last_clst = ncl;
 800f52a:	693b      	ldr	r3, [r7, #16]
 800f52c:	69fa      	ldr	r2, [r7, #28]
 800f52e:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800f530:	693b      	ldr	r3, [r7, #16]
 800f532:	691a      	ldr	r2, [r3, #16]
 800f534:	693b      	ldr	r3, [r7, #16]
 800f536:	695b      	ldr	r3, [r3, #20]
 800f538:	3b02      	subs	r3, #2
 800f53a:	429a      	cmp	r2, r3
 800f53c:	d804      	bhi.n	800f548 <create_chain+0x106>
 800f53e:	693b      	ldr	r3, [r7, #16]
 800f540:	691b      	ldr	r3, [r3, #16]
 800f542:	1e5a      	subs	r2, r3, #1
 800f544:	693b      	ldr	r3, [r7, #16]
 800f546:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800f548:	693b      	ldr	r3, [r7, #16]
 800f54a:	791b      	ldrb	r3, [r3, #4]
 800f54c:	f043 0301 	orr.w	r3, r3, #1
 800f550:	b2da      	uxtb	r2, r3
 800f552:	693b      	ldr	r3, [r7, #16]
 800f554:	711a      	strb	r2, [r3, #4]
 800f556:	e007      	b.n	800f568 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800f558:	7dfb      	ldrb	r3, [r7, #23]
 800f55a:	2b01      	cmp	r3, #1
 800f55c:	d102      	bne.n	800f564 <create_chain+0x122>
 800f55e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f562:	e000      	b.n	800f566 <create_chain+0x124>
 800f564:	2301      	movs	r3, #1
 800f566:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800f568:	69fb      	ldr	r3, [r7, #28]
}
 800f56a:	4618      	mov	r0, r3
 800f56c:	3720      	adds	r7, #32
 800f56e:	46bd      	mov	sp, r7
 800f570:	bd80      	pop	{r7, pc}

0800f572 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800f572:	b480      	push	{r7}
 800f574:	b087      	sub	sp, #28
 800f576:	af00      	add	r7, sp, #0
 800f578:	6078      	str	r0, [r7, #4]
 800f57a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	681b      	ldr	r3, [r3, #0]
 800f580:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f586:	3304      	adds	r3, #4
 800f588:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800f58a:	683b      	ldr	r3, [r7, #0]
 800f58c:	0b1b      	lsrs	r3, r3, #12
 800f58e:	68fa      	ldr	r2, [r7, #12]
 800f590:	8952      	ldrh	r2, [r2, #10]
 800f592:	fbb3 f3f2 	udiv	r3, r3, r2
 800f596:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f598:	693b      	ldr	r3, [r7, #16]
 800f59a:	1d1a      	adds	r2, r3, #4
 800f59c:	613a      	str	r2, [r7, #16]
 800f59e:	681b      	ldr	r3, [r3, #0]
 800f5a0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800f5a2:	68bb      	ldr	r3, [r7, #8]
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	d101      	bne.n	800f5ac <clmt_clust+0x3a>
 800f5a8:	2300      	movs	r3, #0
 800f5aa:	e010      	b.n	800f5ce <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800f5ac:	697a      	ldr	r2, [r7, #20]
 800f5ae:	68bb      	ldr	r3, [r7, #8]
 800f5b0:	429a      	cmp	r2, r3
 800f5b2:	d307      	bcc.n	800f5c4 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800f5b4:	697a      	ldr	r2, [r7, #20]
 800f5b6:	68bb      	ldr	r3, [r7, #8]
 800f5b8:	1ad3      	subs	r3, r2, r3
 800f5ba:	617b      	str	r3, [r7, #20]
 800f5bc:	693b      	ldr	r3, [r7, #16]
 800f5be:	3304      	adds	r3, #4
 800f5c0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f5c2:	e7e9      	b.n	800f598 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800f5c4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800f5c6:	693b      	ldr	r3, [r7, #16]
 800f5c8:	681a      	ldr	r2, [r3, #0]
 800f5ca:	697b      	ldr	r3, [r7, #20]
 800f5cc:	4413      	add	r3, r2
}
 800f5ce:	4618      	mov	r0, r3
 800f5d0:	371c      	adds	r7, #28
 800f5d2:	46bd      	mov	sp, r7
 800f5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5d8:	4770      	bx	lr

0800f5da <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800f5da:	b580      	push	{r7, lr}
 800f5dc:	b086      	sub	sp, #24
 800f5de:	af00      	add	r7, sp, #0
 800f5e0:	6078      	str	r0, [r7, #4]
 800f5e2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	681b      	ldr	r3, [r3, #0]
 800f5e8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800f5ea:	683b      	ldr	r3, [r7, #0]
 800f5ec:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800f5f0:	d204      	bcs.n	800f5fc <dir_sdi+0x22>
 800f5f2:	683b      	ldr	r3, [r7, #0]
 800f5f4:	f003 031f 	and.w	r3, r3, #31
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d001      	beq.n	800f600 <dir_sdi+0x26>
		return FR_INT_ERR;
 800f5fc:	2302      	movs	r3, #2
 800f5fe:	e063      	b.n	800f6c8 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	683a      	ldr	r2, [r7, #0]
 800f604:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	689b      	ldr	r3, [r3, #8]
 800f60a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800f60c:	697b      	ldr	r3, [r7, #20]
 800f60e:	2b00      	cmp	r3, #0
 800f610:	d106      	bne.n	800f620 <dir_sdi+0x46>
 800f612:	693b      	ldr	r3, [r7, #16]
 800f614:	781b      	ldrb	r3, [r3, #0]
 800f616:	2b02      	cmp	r3, #2
 800f618:	d902      	bls.n	800f620 <dir_sdi+0x46>
		clst = fs->dirbase;
 800f61a:	693b      	ldr	r3, [r7, #16]
 800f61c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f61e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800f620:	697b      	ldr	r3, [r7, #20]
 800f622:	2b00      	cmp	r3, #0
 800f624:	d10c      	bne.n	800f640 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800f626:	683b      	ldr	r3, [r7, #0]
 800f628:	095b      	lsrs	r3, r3, #5
 800f62a:	693a      	ldr	r2, [r7, #16]
 800f62c:	8912      	ldrh	r2, [r2, #8]
 800f62e:	4293      	cmp	r3, r2
 800f630:	d301      	bcc.n	800f636 <dir_sdi+0x5c>
 800f632:	2302      	movs	r3, #2
 800f634:	e048      	b.n	800f6c8 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800f636:	693b      	ldr	r3, [r7, #16]
 800f638:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	61da      	str	r2, [r3, #28]
 800f63e:	e029      	b.n	800f694 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800f640:	693b      	ldr	r3, [r7, #16]
 800f642:	895b      	ldrh	r3, [r3, #10]
 800f644:	031b      	lsls	r3, r3, #12
 800f646:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800f648:	e019      	b.n	800f67e <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	6979      	ldr	r1, [r7, #20]
 800f64e:	4618      	mov	r0, r3
 800f650:	f7ff fcf9 	bl	800f046 <get_fat>
 800f654:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800f656:	697b      	ldr	r3, [r7, #20]
 800f658:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f65c:	d101      	bne.n	800f662 <dir_sdi+0x88>
 800f65e:	2301      	movs	r3, #1
 800f660:	e032      	b.n	800f6c8 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800f662:	697b      	ldr	r3, [r7, #20]
 800f664:	2b01      	cmp	r3, #1
 800f666:	d904      	bls.n	800f672 <dir_sdi+0x98>
 800f668:	693b      	ldr	r3, [r7, #16]
 800f66a:	695b      	ldr	r3, [r3, #20]
 800f66c:	697a      	ldr	r2, [r7, #20]
 800f66e:	429a      	cmp	r2, r3
 800f670:	d301      	bcc.n	800f676 <dir_sdi+0x9c>
 800f672:	2302      	movs	r3, #2
 800f674:	e028      	b.n	800f6c8 <dir_sdi+0xee>
			ofs -= csz;
 800f676:	683a      	ldr	r2, [r7, #0]
 800f678:	68fb      	ldr	r3, [r7, #12]
 800f67a:	1ad3      	subs	r3, r2, r3
 800f67c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800f67e:	683a      	ldr	r2, [r7, #0]
 800f680:	68fb      	ldr	r3, [r7, #12]
 800f682:	429a      	cmp	r2, r3
 800f684:	d2e1      	bcs.n	800f64a <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800f686:	6979      	ldr	r1, [r7, #20]
 800f688:	6938      	ldr	r0, [r7, #16]
 800f68a:	f7ff fcbd 	bl	800f008 <clust2sect>
 800f68e:	4602      	mov	r2, r0
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	697a      	ldr	r2, [r7, #20]
 800f698:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	69db      	ldr	r3, [r3, #28]
 800f69e:	2b00      	cmp	r3, #0
 800f6a0:	d101      	bne.n	800f6a6 <dir_sdi+0xcc>
 800f6a2:	2302      	movs	r3, #2
 800f6a4:	e010      	b.n	800f6c8 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	69da      	ldr	r2, [r3, #28]
 800f6aa:	683b      	ldr	r3, [r7, #0]
 800f6ac:	0b1b      	lsrs	r3, r3, #12
 800f6ae:	441a      	add	r2, r3
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800f6b4:	693b      	ldr	r3, [r7, #16]
 800f6b6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f6ba:	683b      	ldr	r3, [r7, #0]
 800f6bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f6c0:	441a      	add	r2, r3
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800f6c6:	2300      	movs	r3, #0
}
 800f6c8:	4618      	mov	r0, r3
 800f6ca:	3718      	adds	r7, #24
 800f6cc:	46bd      	mov	sp, r7
 800f6ce:	bd80      	pop	{r7, pc}

0800f6d0 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800f6d0:	b580      	push	{r7, lr}
 800f6d2:	b086      	sub	sp, #24
 800f6d4:	af00      	add	r7, sp, #0
 800f6d6:	6078      	str	r0, [r7, #4]
 800f6d8:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	681b      	ldr	r3, [r3, #0]
 800f6de:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	695b      	ldr	r3, [r3, #20]
 800f6e4:	3320      	adds	r3, #32
 800f6e6:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	69db      	ldr	r3, [r3, #28]
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	d003      	beq.n	800f6f8 <dir_next+0x28>
 800f6f0:	68bb      	ldr	r3, [r7, #8]
 800f6f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800f6f6:	d301      	bcc.n	800f6fc <dir_next+0x2c>
 800f6f8:	2304      	movs	r3, #4
 800f6fa:	e0aa      	b.n	800f852 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800f6fc:	68bb      	ldr	r3, [r7, #8]
 800f6fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f702:	2b00      	cmp	r3, #0
 800f704:	f040 8098 	bne.w	800f838 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	69db      	ldr	r3, [r3, #28]
 800f70c:	1c5a      	adds	r2, r3, #1
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	699b      	ldr	r3, [r3, #24]
 800f716:	2b00      	cmp	r3, #0
 800f718:	d10b      	bne.n	800f732 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800f71a:	68bb      	ldr	r3, [r7, #8]
 800f71c:	095b      	lsrs	r3, r3, #5
 800f71e:	68fa      	ldr	r2, [r7, #12]
 800f720:	8912      	ldrh	r2, [r2, #8]
 800f722:	4293      	cmp	r3, r2
 800f724:	f0c0 8088 	bcc.w	800f838 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	2200      	movs	r2, #0
 800f72c:	61da      	str	r2, [r3, #28]
 800f72e:	2304      	movs	r3, #4
 800f730:	e08f      	b.n	800f852 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800f732:	68bb      	ldr	r3, [r7, #8]
 800f734:	0b1b      	lsrs	r3, r3, #12
 800f736:	68fa      	ldr	r2, [r7, #12]
 800f738:	8952      	ldrh	r2, [r2, #10]
 800f73a:	3a01      	subs	r2, #1
 800f73c:	4013      	ands	r3, r2
 800f73e:	2b00      	cmp	r3, #0
 800f740:	d17a      	bne.n	800f838 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800f742:	687a      	ldr	r2, [r7, #4]
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	699b      	ldr	r3, [r3, #24]
 800f748:	4619      	mov	r1, r3
 800f74a:	4610      	mov	r0, r2
 800f74c:	f7ff fc7b 	bl	800f046 <get_fat>
 800f750:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800f752:	697b      	ldr	r3, [r7, #20]
 800f754:	2b01      	cmp	r3, #1
 800f756:	d801      	bhi.n	800f75c <dir_next+0x8c>
 800f758:	2302      	movs	r3, #2
 800f75a:	e07a      	b.n	800f852 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800f75c:	697b      	ldr	r3, [r7, #20]
 800f75e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f762:	d101      	bne.n	800f768 <dir_next+0x98>
 800f764:	2301      	movs	r3, #1
 800f766:	e074      	b.n	800f852 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800f768:	68fb      	ldr	r3, [r7, #12]
 800f76a:	695b      	ldr	r3, [r3, #20]
 800f76c:	697a      	ldr	r2, [r7, #20]
 800f76e:	429a      	cmp	r2, r3
 800f770:	d358      	bcc.n	800f824 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800f772:	683b      	ldr	r3, [r7, #0]
 800f774:	2b00      	cmp	r3, #0
 800f776:	d104      	bne.n	800f782 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	2200      	movs	r2, #0
 800f77c:	61da      	str	r2, [r3, #28]
 800f77e:	2304      	movs	r3, #4
 800f780:	e067      	b.n	800f852 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800f782:	687a      	ldr	r2, [r7, #4]
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	699b      	ldr	r3, [r3, #24]
 800f788:	4619      	mov	r1, r3
 800f78a:	4610      	mov	r0, r2
 800f78c:	f7ff fe59 	bl	800f442 <create_chain>
 800f790:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800f792:	697b      	ldr	r3, [r7, #20]
 800f794:	2b00      	cmp	r3, #0
 800f796:	d101      	bne.n	800f79c <dir_next+0xcc>
 800f798:	2307      	movs	r3, #7
 800f79a:	e05a      	b.n	800f852 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800f79c:	697b      	ldr	r3, [r7, #20]
 800f79e:	2b01      	cmp	r3, #1
 800f7a0:	d101      	bne.n	800f7a6 <dir_next+0xd6>
 800f7a2:	2302      	movs	r3, #2
 800f7a4:	e055      	b.n	800f852 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800f7a6:	697b      	ldr	r3, [r7, #20]
 800f7a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f7ac:	d101      	bne.n	800f7b2 <dir_next+0xe2>
 800f7ae:	2301      	movs	r3, #1
 800f7b0:	e04f      	b.n	800f852 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800f7b2:	68f8      	ldr	r0, [r7, #12]
 800f7b4:	f7ff fb48 	bl	800ee48 <sync_window>
 800f7b8:	4603      	mov	r3, r0
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	d001      	beq.n	800f7c2 <dir_next+0xf2>
 800f7be:	2301      	movs	r3, #1
 800f7c0:	e047      	b.n	800f852 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800f7c2:	68fb      	ldr	r3, [r7, #12]
 800f7c4:	3330      	adds	r3, #48	; 0x30
 800f7c6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800f7ca:	2100      	movs	r1, #0
 800f7cc:	4618      	mov	r0, r3
 800f7ce:	f7ff f972 	bl	800eab6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800f7d2:	2300      	movs	r3, #0
 800f7d4:	613b      	str	r3, [r7, #16]
 800f7d6:	6979      	ldr	r1, [r7, #20]
 800f7d8:	68f8      	ldr	r0, [r7, #12]
 800f7da:	f7ff fc15 	bl	800f008 <clust2sect>
 800f7de:	4602      	mov	r2, r0
 800f7e0:	68fb      	ldr	r3, [r7, #12]
 800f7e2:	62da      	str	r2, [r3, #44]	; 0x2c
 800f7e4:	e012      	b.n	800f80c <dir_next+0x13c>
						fs->wflag = 1;
 800f7e6:	68fb      	ldr	r3, [r7, #12]
 800f7e8:	2201      	movs	r2, #1
 800f7ea:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800f7ec:	68f8      	ldr	r0, [r7, #12]
 800f7ee:	f7ff fb2b 	bl	800ee48 <sync_window>
 800f7f2:	4603      	mov	r3, r0
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d001      	beq.n	800f7fc <dir_next+0x12c>
 800f7f8:	2301      	movs	r3, #1
 800f7fa:	e02a      	b.n	800f852 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800f7fc:	693b      	ldr	r3, [r7, #16]
 800f7fe:	3301      	adds	r3, #1
 800f800:	613b      	str	r3, [r7, #16]
 800f802:	68fb      	ldr	r3, [r7, #12]
 800f804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f806:	1c5a      	adds	r2, r3, #1
 800f808:	68fb      	ldr	r3, [r7, #12]
 800f80a:	62da      	str	r2, [r3, #44]	; 0x2c
 800f80c:	68fb      	ldr	r3, [r7, #12]
 800f80e:	895b      	ldrh	r3, [r3, #10]
 800f810:	461a      	mov	r2, r3
 800f812:	693b      	ldr	r3, [r7, #16]
 800f814:	4293      	cmp	r3, r2
 800f816:	d3e6      	bcc.n	800f7e6 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800f818:	68fb      	ldr	r3, [r7, #12]
 800f81a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f81c:	693b      	ldr	r3, [r7, #16]
 800f81e:	1ad2      	subs	r2, r2, r3
 800f820:	68fb      	ldr	r3, [r7, #12]
 800f822:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	697a      	ldr	r2, [r7, #20]
 800f828:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800f82a:	6979      	ldr	r1, [r7, #20]
 800f82c:	68f8      	ldr	r0, [r7, #12]
 800f82e:	f7ff fbeb 	bl	800f008 <clust2sect>
 800f832:	4602      	mov	r2, r0
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	68ba      	ldr	r2, [r7, #8]
 800f83c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800f83e:	68fb      	ldr	r3, [r7, #12]
 800f840:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f844:	68bb      	ldr	r3, [r7, #8]
 800f846:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f84a:	441a      	add	r2, r3
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800f850:	2300      	movs	r3, #0
}
 800f852:	4618      	mov	r0, r3
 800f854:	3718      	adds	r7, #24
 800f856:	46bd      	mov	sp, r7
 800f858:	bd80      	pop	{r7, pc}

0800f85a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800f85a:	b580      	push	{r7, lr}
 800f85c:	b086      	sub	sp, #24
 800f85e:	af00      	add	r7, sp, #0
 800f860:	6078      	str	r0, [r7, #4]
 800f862:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800f86a:	2100      	movs	r1, #0
 800f86c:	6878      	ldr	r0, [r7, #4]
 800f86e:	f7ff feb4 	bl	800f5da <dir_sdi>
 800f872:	4603      	mov	r3, r0
 800f874:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800f876:	7dfb      	ldrb	r3, [r7, #23]
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d12b      	bne.n	800f8d4 <dir_alloc+0x7a>
		n = 0;
 800f87c:	2300      	movs	r3, #0
 800f87e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	69db      	ldr	r3, [r3, #28]
 800f884:	4619      	mov	r1, r3
 800f886:	68f8      	ldr	r0, [r7, #12]
 800f888:	f7ff fb22 	bl	800eed0 <move_window>
 800f88c:	4603      	mov	r3, r0
 800f88e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f890:	7dfb      	ldrb	r3, [r7, #23]
 800f892:	2b00      	cmp	r3, #0
 800f894:	d11d      	bne.n	800f8d2 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	6a1b      	ldr	r3, [r3, #32]
 800f89a:	781b      	ldrb	r3, [r3, #0]
 800f89c:	2be5      	cmp	r3, #229	; 0xe5
 800f89e:	d004      	beq.n	800f8aa <dir_alloc+0x50>
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	6a1b      	ldr	r3, [r3, #32]
 800f8a4:	781b      	ldrb	r3, [r3, #0]
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d107      	bne.n	800f8ba <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800f8aa:	693b      	ldr	r3, [r7, #16]
 800f8ac:	3301      	adds	r3, #1
 800f8ae:	613b      	str	r3, [r7, #16]
 800f8b0:	693a      	ldr	r2, [r7, #16]
 800f8b2:	683b      	ldr	r3, [r7, #0]
 800f8b4:	429a      	cmp	r2, r3
 800f8b6:	d102      	bne.n	800f8be <dir_alloc+0x64>
 800f8b8:	e00c      	b.n	800f8d4 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800f8ba:	2300      	movs	r3, #0
 800f8bc:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800f8be:	2101      	movs	r1, #1
 800f8c0:	6878      	ldr	r0, [r7, #4]
 800f8c2:	f7ff ff05 	bl	800f6d0 <dir_next>
 800f8c6:	4603      	mov	r3, r0
 800f8c8:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800f8ca:	7dfb      	ldrb	r3, [r7, #23]
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d0d7      	beq.n	800f880 <dir_alloc+0x26>
 800f8d0:	e000      	b.n	800f8d4 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800f8d2:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800f8d4:	7dfb      	ldrb	r3, [r7, #23]
 800f8d6:	2b04      	cmp	r3, #4
 800f8d8:	d101      	bne.n	800f8de <dir_alloc+0x84>
 800f8da:	2307      	movs	r3, #7
 800f8dc:	75fb      	strb	r3, [r7, #23]
	return res;
 800f8de:	7dfb      	ldrb	r3, [r7, #23]
}
 800f8e0:	4618      	mov	r0, r3
 800f8e2:	3718      	adds	r7, #24
 800f8e4:	46bd      	mov	sp, r7
 800f8e6:	bd80      	pop	{r7, pc}

0800f8e8 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800f8e8:	b580      	push	{r7, lr}
 800f8ea:	b084      	sub	sp, #16
 800f8ec:	af00      	add	r7, sp, #0
 800f8ee:	6078      	str	r0, [r7, #4]
 800f8f0:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800f8f2:	683b      	ldr	r3, [r7, #0]
 800f8f4:	331a      	adds	r3, #26
 800f8f6:	4618      	mov	r0, r3
 800f8f8:	f7ff f83a 	bl	800e970 <ld_word>
 800f8fc:	4603      	mov	r3, r0
 800f8fe:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	781b      	ldrb	r3, [r3, #0]
 800f904:	2b03      	cmp	r3, #3
 800f906:	d109      	bne.n	800f91c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800f908:	683b      	ldr	r3, [r7, #0]
 800f90a:	3314      	adds	r3, #20
 800f90c:	4618      	mov	r0, r3
 800f90e:	f7ff f82f 	bl	800e970 <ld_word>
 800f912:	4603      	mov	r3, r0
 800f914:	041b      	lsls	r3, r3, #16
 800f916:	68fa      	ldr	r2, [r7, #12]
 800f918:	4313      	orrs	r3, r2
 800f91a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800f91c:	68fb      	ldr	r3, [r7, #12]
}
 800f91e:	4618      	mov	r0, r3
 800f920:	3710      	adds	r7, #16
 800f922:	46bd      	mov	sp, r7
 800f924:	bd80      	pop	{r7, pc}

0800f926 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800f926:	b580      	push	{r7, lr}
 800f928:	b084      	sub	sp, #16
 800f92a:	af00      	add	r7, sp, #0
 800f92c:	60f8      	str	r0, [r7, #12]
 800f92e:	60b9      	str	r1, [r7, #8]
 800f930:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800f932:	68bb      	ldr	r3, [r7, #8]
 800f934:	331a      	adds	r3, #26
 800f936:	687a      	ldr	r2, [r7, #4]
 800f938:	b292      	uxth	r2, r2
 800f93a:	4611      	mov	r1, r2
 800f93c:	4618      	mov	r0, r3
 800f93e:	f7ff f852 	bl	800e9e6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	781b      	ldrb	r3, [r3, #0]
 800f946:	2b03      	cmp	r3, #3
 800f948:	d109      	bne.n	800f95e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800f94a:	68bb      	ldr	r3, [r7, #8]
 800f94c:	f103 0214 	add.w	r2, r3, #20
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	0c1b      	lsrs	r3, r3, #16
 800f954:	b29b      	uxth	r3, r3
 800f956:	4619      	mov	r1, r3
 800f958:	4610      	mov	r0, r2
 800f95a:	f7ff f844 	bl	800e9e6 <st_word>
	}
}
 800f95e:	bf00      	nop
 800f960:	3710      	adds	r7, #16
 800f962:	46bd      	mov	sp, r7
 800f964:	bd80      	pop	{r7, pc}

0800f966 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800f966:	b580      	push	{r7, lr}
 800f968:	b086      	sub	sp, #24
 800f96a:	af00      	add	r7, sp, #0
 800f96c:	6078      	str	r0, [r7, #4]
 800f96e:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800f970:	2304      	movs	r3, #4
 800f972:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	681b      	ldr	r3, [r3, #0]
 800f978:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 800f97a:	e03c      	b.n	800f9f6 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	69db      	ldr	r3, [r3, #28]
 800f980:	4619      	mov	r1, r3
 800f982:	6938      	ldr	r0, [r7, #16]
 800f984:	f7ff faa4 	bl	800eed0 <move_window>
 800f988:	4603      	mov	r3, r0
 800f98a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f98c:	7dfb      	ldrb	r3, [r7, #23]
 800f98e:	2b00      	cmp	r3, #0
 800f990:	d136      	bne.n	800fa00 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	6a1b      	ldr	r3, [r3, #32]
 800f996:	781b      	ldrb	r3, [r3, #0]
 800f998:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 800f99a:	7bfb      	ldrb	r3, [r7, #15]
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	d102      	bne.n	800f9a6 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800f9a0:	2304      	movs	r3, #4
 800f9a2:	75fb      	strb	r3, [r7, #23]
 800f9a4:	e031      	b.n	800fa0a <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	6a1b      	ldr	r3, [r3, #32]
 800f9aa:	330b      	adds	r3, #11
 800f9ac:	781b      	ldrb	r3, [r3, #0]
 800f9ae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f9b2:	73bb      	strb	r3, [r7, #14]
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	7bba      	ldrb	r2, [r7, #14]
 800f9b8:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 800f9ba:	7bfb      	ldrb	r3, [r7, #15]
 800f9bc:	2be5      	cmp	r3, #229	; 0xe5
 800f9be:	d011      	beq.n	800f9e4 <dir_read+0x7e>
 800f9c0:	7bfb      	ldrb	r3, [r7, #15]
 800f9c2:	2b2e      	cmp	r3, #46	; 0x2e
 800f9c4:	d00e      	beq.n	800f9e4 <dir_read+0x7e>
 800f9c6:	7bbb      	ldrb	r3, [r7, #14]
 800f9c8:	2b0f      	cmp	r3, #15
 800f9ca:	d00b      	beq.n	800f9e4 <dir_read+0x7e>
 800f9cc:	7bbb      	ldrb	r3, [r7, #14]
 800f9ce:	f023 0320 	bic.w	r3, r3, #32
 800f9d2:	2b08      	cmp	r3, #8
 800f9d4:	bf0c      	ite	eq
 800f9d6:	2301      	moveq	r3, #1
 800f9d8:	2300      	movne	r3, #0
 800f9da:	b2db      	uxtb	r3, r3
 800f9dc:	461a      	mov	r2, r3
 800f9de:	683b      	ldr	r3, [r7, #0]
 800f9e0:	4293      	cmp	r3, r2
 800f9e2:	d00f      	beq.n	800fa04 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800f9e4:	2100      	movs	r1, #0
 800f9e6:	6878      	ldr	r0, [r7, #4]
 800f9e8:	f7ff fe72 	bl	800f6d0 <dir_next>
 800f9ec:	4603      	mov	r3, r0
 800f9ee:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f9f0:	7dfb      	ldrb	r3, [r7, #23]
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d108      	bne.n	800fa08 <dir_read+0xa2>
	while (dp->sect) {
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	69db      	ldr	r3, [r3, #28]
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d1be      	bne.n	800f97c <dir_read+0x16>
 800f9fe:	e004      	b.n	800fa0a <dir_read+0xa4>
		if (res != FR_OK) break;
 800fa00:	bf00      	nop
 800fa02:	e002      	b.n	800fa0a <dir_read+0xa4>
				break;
 800fa04:	bf00      	nop
 800fa06:	e000      	b.n	800fa0a <dir_read+0xa4>
		if (res != FR_OK) break;
 800fa08:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800fa0a:	7dfb      	ldrb	r3, [r7, #23]
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d002      	beq.n	800fa16 <dir_read+0xb0>
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	2200      	movs	r2, #0
 800fa14:	61da      	str	r2, [r3, #28]
	return res;
 800fa16:	7dfb      	ldrb	r3, [r7, #23]
}
 800fa18:	4618      	mov	r0, r3
 800fa1a:	3718      	adds	r7, #24
 800fa1c:	46bd      	mov	sp, r7
 800fa1e:	bd80      	pop	{r7, pc}

0800fa20 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800fa20:	b580      	push	{r7, lr}
 800fa22:	b086      	sub	sp, #24
 800fa24:	af00      	add	r7, sp, #0
 800fa26:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	681b      	ldr	r3, [r3, #0]
 800fa2c:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800fa2e:	2100      	movs	r1, #0
 800fa30:	6878      	ldr	r0, [r7, #4]
 800fa32:	f7ff fdd2 	bl	800f5da <dir_sdi>
 800fa36:	4603      	mov	r3, r0
 800fa38:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800fa3a:	7dfb      	ldrb	r3, [r7, #23]
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d001      	beq.n	800fa44 <dir_find+0x24>
 800fa40:	7dfb      	ldrb	r3, [r7, #23]
 800fa42:	e03e      	b.n	800fac2 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	69db      	ldr	r3, [r3, #28]
 800fa48:	4619      	mov	r1, r3
 800fa4a:	6938      	ldr	r0, [r7, #16]
 800fa4c:	f7ff fa40 	bl	800eed0 <move_window>
 800fa50:	4603      	mov	r3, r0
 800fa52:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800fa54:	7dfb      	ldrb	r3, [r7, #23]
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d12f      	bne.n	800faba <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	6a1b      	ldr	r3, [r3, #32]
 800fa5e:	781b      	ldrb	r3, [r3, #0]
 800fa60:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800fa62:	7bfb      	ldrb	r3, [r7, #15]
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	d102      	bne.n	800fa6e <dir_find+0x4e>
 800fa68:	2304      	movs	r3, #4
 800fa6a:	75fb      	strb	r3, [r7, #23]
 800fa6c:	e028      	b.n	800fac0 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	6a1b      	ldr	r3, [r3, #32]
 800fa72:	330b      	adds	r3, #11
 800fa74:	781b      	ldrb	r3, [r3, #0]
 800fa76:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fa7a:	b2da      	uxtb	r2, r3
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	6a1b      	ldr	r3, [r3, #32]
 800fa84:	330b      	adds	r3, #11
 800fa86:	781b      	ldrb	r3, [r3, #0]
 800fa88:	f003 0308 	and.w	r3, r3, #8
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d10a      	bne.n	800faa6 <dir_find+0x86>
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	6a18      	ldr	r0, [r3, #32]
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	3324      	adds	r3, #36	; 0x24
 800fa98:	220b      	movs	r2, #11
 800fa9a:	4619      	mov	r1, r3
 800fa9c:	f7ff f826 	bl	800eaec <mem_cmp>
 800faa0:	4603      	mov	r3, r0
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	d00b      	beq.n	800fabe <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800faa6:	2100      	movs	r1, #0
 800faa8:	6878      	ldr	r0, [r7, #4]
 800faaa:	f7ff fe11 	bl	800f6d0 <dir_next>
 800faae:	4603      	mov	r3, r0
 800fab0:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800fab2:	7dfb      	ldrb	r3, [r7, #23]
 800fab4:	2b00      	cmp	r3, #0
 800fab6:	d0c5      	beq.n	800fa44 <dir_find+0x24>
 800fab8:	e002      	b.n	800fac0 <dir_find+0xa0>
		if (res != FR_OK) break;
 800faba:	bf00      	nop
 800fabc:	e000      	b.n	800fac0 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800fabe:	bf00      	nop

	return res;
 800fac0:	7dfb      	ldrb	r3, [r7, #23]
}
 800fac2:	4618      	mov	r0, r3
 800fac4:	3718      	adds	r7, #24
 800fac6:	46bd      	mov	sp, r7
 800fac8:	bd80      	pop	{r7, pc}

0800faca <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800faca:	b580      	push	{r7, lr}
 800facc:	b084      	sub	sp, #16
 800face:	af00      	add	r7, sp, #0
 800fad0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800fad8:	2101      	movs	r1, #1
 800fada:	6878      	ldr	r0, [r7, #4]
 800fadc:	f7ff febd 	bl	800f85a <dir_alloc>
 800fae0:	4603      	mov	r3, r0
 800fae2:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800fae4:	7bfb      	ldrb	r3, [r7, #15]
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	d11c      	bne.n	800fb24 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	69db      	ldr	r3, [r3, #28]
 800faee:	4619      	mov	r1, r3
 800faf0:	68b8      	ldr	r0, [r7, #8]
 800faf2:	f7ff f9ed 	bl	800eed0 <move_window>
 800faf6:	4603      	mov	r3, r0
 800faf8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800fafa:	7bfb      	ldrb	r3, [r7, #15]
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	d111      	bne.n	800fb24 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	6a1b      	ldr	r3, [r3, #32]
 800fb04:	2220      	movs	r2, #32
 800fb06:	2100      	movs	r1, #0
 800fb08:	4618      	mov	r0, r3
 800fb0a:	f7fe ffd4 	bl	800eab6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	6a18      	ldr	r0, [r3, #32]
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	3324      	adds	r3, #36	; 0x24
 800fb16:	220b      	movs	r2, #11
 800fb18:	4619      	mov	r1, r3
 800fb1a:	f7fe ffab 	bl	800ea74 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800fb1e:	68bb      	ldr	r3, [r7, #8]
 800fb20:	2201      	movs	r2, #1
 800fb22:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800fb24:	7bfb      	ldrb	r3, [r7, #15]
}
 800fb26:	4618      	mov	r0, r3
 800fb28:	3710      	adds	r7, #16
 800fb2a:	46bd      	mov	sp, r7
 800fb2c:	bd80      	pop	{r7, pc}

0800fb2e <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800fb2e:	b580      	push	{r7, lr}
 800fb30:	b086      	sub	sp, #24
 800fb32:	af00      	add	r7, sp, #0
 800fb34:	6078      	str	r0, [r7, #4]
 800fb36:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800fb38:	683b      	ldr	r3, [r7, #0]
 800fb3a:	2200      	movs	r2, #0
 800fb3c:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	69db      	ldr	r3, [r3, #28]
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d04e      	beq.n	800fbe4 <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 800fb46:	2300      	movs	r3, #0
 800fb48:	613b      	str	r3, [r7, #16]
 800fb4a:	693b      	ldr	r3, [r7, #16]
 800fb4c:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 800fb4e:	e021      	b.n	800fb94 <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	6a1a      	ldr	r2, [r3, #32]
 800fb54:	697b      	ldr	r3, [r7, #20]
 800fb56:	1c59      	adds	r1, r3, #1
 800fb58:	6179      	str	r1, [r7, #20]
 800fb5a:	4413      	add	r3, r2
 800fb5c:	781b      	ldrb	r3, [r3, #0]
 800fb5e:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 800fb60:	7bfb      	ldrb	r3, [r7, #15]
 800fb62:	2b20      	cmp	r3, #32
 800fb64:	d100      	bne.n	800fb68 <get_fileinfo+0x3a>
 800fb66:	e015      	b.n	800fb94 <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800fb68:	7bfb      	ldrb	r3, [r7, #15]
 800fb6a:	2b05      	cmp	r3, #5
 800fb6c:	d101      	bne.n	800fb72 <get_fileinfo+0x44>
 800fb6e:	23e5      	movs	r3, #229	; 0xe5
 800fb70:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 800fb72:	697b      	ldr	r3, [r7, #20]
 800fb74:	2b09      	cmp	r3, #9
 800fb76:	d106      	bne.n	800fb86 <get_fileinfo+0x58>
 800fb78:	693b      	ldr	r3, [r7, #16]
 800fb7a:	1c5a      	adds	r2, r3, #1
 800fb7c:	613a      	str	r2, [r7, #16]
 800fb7e:	683a      	ldr	r2, [r7, #0]
 800fb80:	4413      	add	r3, r2
 800fb82:	222e      	movs	r2, #46	; 0x2e
 800fb84:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 800fb86:	693b      	ldr	r3, [r7, #16]
 800fb88:	1c5a      	adds	r2, r3, #1
 800fb8a:	613a      	str	r2, [r7, #16]
 800fb8c:	683a      	ldr	r2, [r7, #0]
 800fb8e:	4413      	add	r3, r2
 800fb90:	7bfa      	ldrb	r2, [r7, #15]
 800fb92:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 800fb94:	697b      	ldr	r3, [r7, #20]
 800fb96:	2b0a      	cmp	r3, #10
 800fb98:	d9da      	bls.n	800fb50 <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 800fb9a:	683a      	ldr	r2, [r7, #0]
 800fb9c:	693b      	ldr	r3, [r7, #16]
 800fb9e:	4413      	add	r3, r2
 800fba0:	3309      	adds	r3, #9
 800fba2:	2200      	movs	r2, #0
 800fba4:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	6a1b      	ldr	r3, [r3, #32]
 800fbaa:	7ada      	ldrb	r2, [r3, #11]
 800fbac:	683b      	ldr	r3, [r7, #0]
 800fbae:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	6a1b      	ldr	r3, [r3, #32]
 800fbb4:	331c      	adds	r3, #28
 800fbb6:	4618      	mov	r0, r3
 800fbb8:	f7fe fef2 	bl	800e9a0 <ld_dword>
 800fbbc:	4602      	mov	r2, r0
 800fbbe:	683b      	ldr	r3, [r7, #0]
 800fbc0:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	6a1b      	ldr	r3, [r3, #32]
 800fbc6:	3316      	adds	r3, #22
 800fbc8:	4618      	mov	r0, r3
 800fbca:	f7fe fee9 	bl	800e9a0 <ld_dword>
 800fbce:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800fbd0:	68bb      	ldr	r3, [r7, #8]
 800fbd2:	b29a      	uxth	r2, r3
 800fbd4:	683b      	ldr	r3, [r7, #0]
 800fbd6:	80da      	strh	r2, [r3, #6]
 800fbd8:	68bb      	ldr	r3, [r7, #8]
 800fbda:	0c1b      	lsrs	r3, r3, #16
 800fbdc:	b29a      	uxth	r2, r3
 800fbde:	683b      	ldr	r3, [r7, #0]
 800fbe0:	809a      	strh	r2, [r3, #4]
 800fbe2:	e000      	b.n	800fbe6 <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800fbe4:	bf00      	nop
}
 800fbe6:	3718      	adds	r7, #24
 800fbe8:	46bd      	mov	sp, r7
 800fbea:	bd80      	pop	{r7, pc}

0800fbec <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800fbec:	b580      	push	{r7, lr}
 800fbee:	b088      	sub	sp, #32
 800fbf0:	af00      	add	r7, sp, #0
 800fbf2:	6078      	str	r0, [r7, #4]
 800fbf4:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800fbf6:	683b      	ldr	r3, [r7, #0]
 800fbf8:	681b      	ldr	r3, [r3, #0]
 800fbfa:	60fb      	str	r3, [r7, #12]
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	3324      	adds	r3, #36	; 0x24
 800fc00:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800fc02:	220b      	movs	r2, #11
 800fc04:	2120      	movs	r1, #32
 800fc06:	68b8      	ldr	r0, [r7, #8]
 800fc08:	f7fe ff55 	bl	800eab6 <mem_set>
	si = i = 0; ni = 8;
 800fc0c:	2300      	movs	r3, #0
 800fc0e:	613b      	str	r3, [r7, #16]
 800fc10:	693b      	ldr	r3, [r7, #16]
 800fc12:	61fb      	str	r3, [r7, #28]
 800fc14:	2308      	movs	r3, #8
 800fc16:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800fc18:	69fb      	ldr	r3, [r7, #28]
 800fc1a:	1c5a      	adds	r2, r3, #1
 800fc1c:	61fa      	str	r2, [r7, #28]
 800fc1e:	68fa      	ldr	r2, [r7, #12]
 800fc20:	4413      	add	r3, r2
 800fc22:	781b      	ldrb	r3, [r3, #0]
 800fc24:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800fc26:	7efb      	ldrb	r3, [r7, #27]
 800fc28:	2b20      	cmp	r3, #32
 800fc2a:	d94e      	bls.n	800fcca <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800fc2c:	7efb      	ldrb	r3, [r7, #27]
 800fc2e:	2b2f      	cmp	r3, #47	; 0x2f
 800fc30:	d006      	beq.n	800fc40 <create_name+0x54>
 800fc32:	7efb      	ldrb	r3, [r7, #27]
 800fc34:	2b5c      	cmp	r3, #92	; 0x5c
 800fc36:	d110      	bne.n	800fc5a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800fc38:	e002      	b.n	800fc40 <create_name+0x54>
 800fc3a:	69fb      	ldr	r3, [r7, #28]
 800fc3c:	3301      	adds	r3, #1
 800fc3e:	61fb      	str	r3, [r7, #28]
 800fc40:	68fa      	ldr	r2, [r7, #12]
 800fc42:	69fb      	ldr	r3, [r7, #28]
 800fc44:	4413      	add	r3, r2
 800fc46:	781b      	ldrb	r3, [r3, #0]
 800fc48:	2b2f      	cmp	r3, #47	; 0x2f
 800fc4a:	d0f6      	beq.n	800fc3a <create_name+0x4e>
 800fc4c:	68fa      	ldr	r2, [r7, #12]
 800fc4e:	69fb      	ldr	r3, [r7, #28]
 800fc50:	4413      	add	r3, r2
 800fc52:	781b      	ldrb	r3, [r3, #0]
 800fc54:	2b5c      	cmp	r3, #92	; 0x5c
 800fc56:	d0f0      	beq.n	800fc3a <create_name+0x4e>
			break;
 800fc58:	e038      	b.n	800fccc <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800fc5a:	7efb      	ldrb	r3, [r7, #27]
 800fc5c:	2b2e      	cmp	r3, #46	; 0x2e
 800fc5e:	d003      	beq.n	800fc68 <create_name+0x7c>
 800fc60:	693a      	ldr	r2, [r7, #16]
 800fc62:	697b      	ldr	r3, [r7, #20]
 800fc64:	429a      	cmp	r2, r3
 800fc66:	d30c      	bcc.n	800fc82 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800fc68:	697b      	ldr	r3, [r7, #20]
 800fc6a:	2b0b      	cmp	r3, #11
 800fc6c:	d002      	beq.n	800fc74 <create_name+0x88>
 800fc6e:	7efb      	ldrb	r3, [r7, #27]
 800fc70:	2b2e      	cmp	r3, #46	; 0x2e
 800fc72:	d001      	beq.n	800fc78 <create_name+0x8c>
 800fc74:	2306      	movs	r3, #6
 800fc76:	e044      	b.n	800fd02 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800fc78:	2308      	movs	r3, #8
 800fc7a:	613b      	str	r3, [r7, #16]
 800fc7c:	230b      	movs	r3, #11
 800fc7e:	617b      	str	r3, [r7, #20]
			continue;
 800fc80:	e022      	b.n	800fcc8 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800fc82:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800fc86:	2b00      	cmp	r3, #0
 800fc88:	da04      	bge.n	800fc94 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800fc8a:	7efb      	ldrb	r3, [r7, #27]
 800fc8c:	3b80      	subs	r3, #128	; 0x80
 800fc8e:	4a1f      	ldr	r2, [pc, #124]	; (800fd0c <create_name+0x120>)
 800fc90:	5cd3      	ldrb	r3, [r2, r3]
 800fc92:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800fc94:	7efb      	ldrb	r3, [r7, #27]
 800fc96:	4619      	mov	r1, r3
 800fc98:	481d      	ldr	r0, [pc, #116]	; (800fd10 <create_name+0x124>)
 800fc9a:	f7fe ff4e 	bl	800eb3a <chk_chr>
 800fc9e:	4603      	mov	r3, r0
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	d001      	beq.n	800fca8 <create_name+0xbc>
 800fca4:	2306      	movs	r3, #6
 800fca6:	e02c      	b.n	800fd02 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800fca8:	7efb      	ldrb	r3, [r7, #27]
 800fcaa:	2b60      	cmp	r3, #96	; 0x60
 800fcac:	d905      	bls.n	800fcba <create_name+0xce>
 800fcae:	7efb      	ldrb	r3, [r7, #27]
 800fcb0:	2b7a      	cmp	r3, #122	; 0x7a
 800fcb2:	d802      	bhi.n	800fcba <create_name+0xce>
 800fcb4:	7efb      	ldrb	r3, [r7, #27]
 800fcb6:	3b20      	subs	r3, #32
 800fcb8:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800fcba:	693b      	ldr	r3, [r7, #16]
 800fcbc:	1c5a      	adds	r2, r3, #1
 800fcbe:	613a      	str	r2, [r7, #16]
 800fcc0:	68ba      	ldr	r2, [r7, #8]
 800fcc2:	4413      	add	r3, r2
 800fcc4:	7efa      	ldrb	r2, [r7, #27]
 800fcc6:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800fcc8:	e7a6      	b.n	800fc18 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800fcca:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800fccc:	68fa      	ldr	r2, [r7, #12]
 800fcce:	69fb      	ldr	r3, [r7, #28]
 800fcd0:	441a      	add	r2, r3
 800fcd2:	683b      	ldr	r3, [r7, #0]
 800fcd4:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800fcd6:	693b      	ldr	r3, [r7, #16]
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d101      	bne.n	800fce0 <create_name+0xf4>
 800fcdc:	2306      	movs	r3, #6
 800fcde:	e010      	b.n	800fd02 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800fce0:	68bb      	ldr	r3, [r7, #8]
 800fce2:	781b      	ldrb	r3, [r3, #0]
 800fce4:	2be5      	cmp	r3, #229	; 0xe5
 800fce6:	d102      	bne.n	800fcee <create_name+0x102>
 800fce8:	68bb      	ldr	r3, [r7, #8]
 800fcea:	2205      	movs	r2, #5
 800fcec:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800fcee:	7efb      	ldrb	r3, [r7, #27]
 800fcf0:	2b20      	cmp	r3, #32
 800fcf2:	d801      	bhi.n	800fcf8 <create_name+0x10c>
 800fcf4:	2204      	movs	r2, #4
 800fcf6:	e000      	b.n	800fcfa <create_name+0x10e>
 800fcf8:	2200      	movs	r2, #0
 800fcfa:	68bb      	ldr	r3, [r7, #8]
 800fcfc:	330b      	adds	r3, #11
 800fcfe:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800fd00:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800fd02:	4618      	mov	r0, r3
 800fd04:	3720      	adds	r7, #32
 800fd06:	46bd      	mov	sp, r7
 800fd08:	bd80      	pop	{r7, pc}
 800fd0a:	bf00      	nop
 800fd0c:	08017b2c 	.word	0x08017b2c
 800fd10:	08016cf4 	.word	0x08016cf4

0800fd14 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800fd14:	b580      	push	{r7, lr}
 800fd16:	b086      	sub	sp, #24
 800fd18:	af00      	add	r7, sp, #0
 800fd1a:	6078      	str	r0, [r7, #4]
 800fd1c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800fd22:	693b      	ldr	r3, [r7, #16]
 800fd24:	681b      	ldr	r3, [r3, #0]
 800fd26:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800fd28:	e002      	b.n	800fd30 <follow_path+0x1c>
 800fd2a:	683b      	ldr	r3, [r7, #0]
 800fd2c:	3301      	adds	r3, #1
 800fd2e:	603b      	str	r3, [r7, #0]
 800fd30:	683b      	ldr	r3, [r7, #0]
 800fd32:	781b      	ldrb	r3, [r3, #0]
 800fd34:	2b2f      	cmp	r3, #47	; 0x2f
 800fd36:	d0f8      	beq.n	800fd2a <follow_path+0x16>
 800fd38:	683b      	ldr	r3, [r7, #0]
 800fd3a:	781b      	ldrb	r3, [r3, #0]
 800fd3c:	2b5c      	cmp	r3, #92	; 0x5c
 800fd3e:	d0f4      	beq.n	800fd2a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800fd40:	693b      	ldr	r3, [r7, #16]
 800fd42:	2200      	movs	r2, #0
 800fd44:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800fd46:	683b      	ldr	r3, [r7, #0]
 800fd48:	781b      	ldrb	r3, [r3, #0]
 800fd4a:	2b1f      	cmp	r3, #31
 800fd4c:	d80a      	bhi.n	800fd64 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	2280      	movs	r2, #128	; 0x80
 800fd52:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800fd56:	2100      	movs	r1, #0
 800fd58:	6878      	ldr	r0, [r7, #4]
 800fd5a:	f7ff fc3e 	bl	800f5da <dir_sdi>
 800fd5e:	4603      	mov	r3, r0
 800fd60:	75fb      	strb	r3, [r7, #23]
 800fd62:	e043      	b.n	800fdec <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800fd64:	463b      	mov	r3, r7
 800fd66:	4619      	mov	r1, r3
 800fd68:	6878      	ldr	r0, [r7, #4]
 800fd6a:	f7ff ff3f 	bl	800fbec <create_name>
 800fd6e:	4603      	mov	r3, r0
 800fd70:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800fd72:	7dfb      	ldrb	r3, [r7, #23]
 800fd74:	2b00      	cmp	r3, #0
 800fd76:	d134      	bne.n	800fde2 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800fd78:	6878      	ldr	r0, [r7, #4]
 800fd7a:	f7ff fe51 	bl	800fa20 <dir_find>
 800fd7e:	4603      	mov	r3, r0
 800fd80:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800fd88:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800fd8a:	7dfb      	ldrb	r3, [r7, #23]
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	d00a      	beq.n	800fda6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800fd90:	7dfb      	ldrb	r3, [r7, #23]
 800fd92:	2b04      	cmp	r3, #4
 800fd94:	d127      	bne.n	800fde6 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800fd96:	7afb      	ldrb	r3, [r7, #11]
 800fd98:	f003 0304 	and.w	r3, r3, #4
 800fd9c:	2b00      	cmp	r3, #0
 800fd9e:	d122      	bne.n	800fde6 <follow_path+0xd2>
 800fda0:	2305      	movs	r3, #5
 800fda2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800fda4:	e01f      	b.n	800fde6 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800fda6:	7afb      	ldrb	r3, [r7, #11]
 800fda8:	f003 0304 	and.w	r3, r3, #4
 800fdac:	2b00      	cmp	r3, #0
 800fdae:	d11c      	bne.n	800fdea <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800fdb0:	693b      	ldr	r3, [r7, #16]
 800fdb2:	799b      	ldrb	r3, [r3, #6]
 800fdb4:	f003 0310 	and.w	r3, r3, #16
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	d102      	bne.n	800fdc2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800fdbc:	2305      	movs	r3, #5
 800fdbe:	75fb      	strb	r3, [r7, #23]
 800fdc0:	e014      	b.n	800fdec <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	695b      	ldr	r3, [r3, #20]
 800fdcc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fdd0:	4413      	add	r3, r2
 800fdd2:	4619      	mov	r1, r3
 800fdd4:	68f8      	ldr	r0, [r7, #12]
 800fdd6:	f7ff fd87 	bl	800f8e8 <ld_clust>
 800fdda:	4602      	mov	r2, r0
 800fddc:	693b      	ldr	r3, [r7, #16]
 800fdde:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800fde0:	e7c0      	b.n	800fd64 <follow_path+0x50>
			if (res != FR_OK) break;
 800fde2:	bf00      	nop
 800fde4:	e002      	b.n	800fdec <follow_path+0xd8>
				break;
 800fde6:	bf00      	nop
 800fde8:	e000      	b.n	800fdec <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800fdea:	bf00      	nop
			}
		}
	}

	return res;
 800fdec:	7dfb      	ldrb	r3, [r7, #23]
}
 800fdee:	4618      	mov	r0, r3
 800fdf0:	3718      	adds	r7, #24
 800fdf2:	46bd      	mov	sp, r7
 800fdf4:	bd80      	pop	{r7, pc}

0800fdf6 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800fdf6:	b480      	push	{r7}
 800fdf8:	b087      	sub	sp, #28
 800fdfa:	af00      	add	r7, sp, #0
 800fdfc:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800fdfe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fe02:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	681b      	ldr	r3, [r3, #0]
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d031      	beq.n	800fe70 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	681b      	ldr	r3, [r3, #0]
 800fe10:	617b      	str	r3, [r7, #20]
 800fe12:	e002      	b.n	800fe1a <get_ldnumber+0x24>
 800fe14:	697b      	ldr	r3, [r7, #20]
 800fe16:	3301      	adds	r3, #1
 800fe18:	617b      	str	r3, [r7, #20]
 800fe1a:	697b      	ldr	r3, [r7, #20]
 800fe1c:	781b      	ldrb	r3, [r3, #0]
 800fe1e:	2b20      	cmp	r3, #32
 800fe20:	d903      	bls.n	800fe2a <get_ldnumber+0x34>
 800fe22:	697b      	ldr	r3, [r7, #20]
 800fe24:	781b      	ldrb	r3, [r3, #0]
 800fe26:	2b3a      	cmp	r3, #58	; 0x3a
 800fe28:	d1f4      	bne.n	800fe14 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800fe2a:	697b      	ldr	r3, [r7, #20]
 800fe2c:	781b      	ldrb	r3, [r3, #0]
 800fe2e:	2b3a      	cmp	r3, #58	; 0x3a
 800fe30:	d11c      	bne.n	800fe6c <get_ldnumber+0x76>
			tp = *path;
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800fe38:	68fb      	ldr	r3, [r7, #12]
 800fe3a:	1c5a      	adds	r2, r3, #1
 800fe3c:	60fa      	str	r2, [r7, #12]
 800fe3e:	781b      	ldrb	r3, [r3, #0]
 800fe40:	3b30      	subs	r3, #48	; 0x30
 800fe42:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800fe44:	68bb      	ldr	r3, [r7, #8]
 800fe46:	2b09      	cmp	r3, #9
 800fe48:	d80e      	bhi.n	800fe68 <get_ldnumber+0x72>
 800fe4a:	68fa      	ldr	r2, [r7, #12]
 800fe4c:	697b      	ldr	r3, [r7, #20]
 800fe4e:	429a      	cmp	r2, r3
 800fe50:	d10a      	bne.n	800fe68 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800fe52:	68bb      	ldr	r3, [r7, #8]
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	d107      	bne.n	800fe68 <get_ldnumber+0x72>
					vol = (int)i;
 800fe58:	68bb      	ldr	r3, [r7, #8]
 800fe5a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800fe5c:	697b      	ldr	r3, [r7, #20]
 800fe5e:	3301      	adds	r3, #1
 800fe60:	617b      	str	r3, [r7, #20]
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	697a      	ldr	r2, [r7, #20]
 800fe66:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800fe68:	693b      	ldr	r3, [r7, #16]
 800fe6a:	e002      	b.n	800fe72 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800fe6c:	2300      	movs	r3, #0
 800fe6e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800fe70:	693b      	ldr	r3, [r7, #16]
}
 800fe72:	4618      	mov	r0, r3
 800fe74:	371c      	adds	r7, #28
 800fe76:	46bd      	mov	sp, r7
 800fe78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe7c:	4770      	bx	lr
	...

0800fe80 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800fe80:	b580      	push	{r7, lr}
 800fe82:	b082      	sub	sp, #8
 800fe84:	af00      	add	r7, sp, #0
 800fe86:	6078      	str	r0, [r7, #4]
 800fe88:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	2200      	movs	r2, #0
 800fe8e:	70da      	strb	r2, [r3, #3]
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800fe96:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800fe98:	6839      	ldr	r1, [r7, #0]
 800fe9a:	6878      	ldr	r0, [r7, #4]
 800fe9c:	f7ff f818 	bl	800eed0 <move_window>
 800fea0:	4603      	mov	r3, r0
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d001      	beq.n	800feaa <check_fs+0x2a>
 800fea6:	2304      	movs	r3, #4
 800fea8:	e038      	b.n	800ff1c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	3330      	adds	r3, #48	; 0x30
 800feae:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800feb2:	4618      	mov	r0, r3
 800feb4:	f7fe fd5c 	bl	800e970 <ld_word>
 800feb8:	4603      	mov	r3, r0
 800feba:	461a      	mov	r2, r3
 800febc:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800fec0:	429a      	cmp	r2, r3
 800fec2:	d001      	beq.n	800fec8 <check_fs+0x48>
 800fec4:	2303      	movs	r3, #3
 800fec6:	e029      	b.n	800ff1c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fece:	2be9      	cmp	r3, #233	; 0xe9
 800fed0:	d009      	beq.n	800fee6 <check_fs+0x66>
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fed8:	2beb      	cmp	r3, #235	; 0xeb
 800feda:	d11e      	bne.n	800ff1a <check_fs+0x9a>
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800fee2:	2b90      	cmp	r3, #144	; 0x90
 800fee4:	d119      	bne.n	800ff1a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	3330      	adds	r3, #48	; 0x30
 800feea:	3336      	adds	r3, #54	; 0x36
 800feec:	4618      	mov	r0, r3
 800feee:	f7fe fd57 	bl	800e9a0 <ld_dword>
 800fef2:	4603      	mov	r3, r0
 800fef4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800fef8:	4a0a      	ldr	r2, [pc, #40]	; (800ff24 <check_fs+0xa4>)
 800fefa:	4293      	cmp	r3, r2
 800fefc:	d101      	bne.n	800ff02 <check_fs+0x82>
 800fefe:	2300      	movs	r3, #0
 800ff00:	e00c      	b.n	800ff1c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	3330      	adds	r3, #48	; 0x30
 800ff06:	3352      	adds	r3, #82	; 0x52
 800ff08:	4618      	mov	r0, r3
 800ff0a:	f7fe fd49 	bl	800e9a0 <ld_dword>
 800ff0e:	4603      	mov	r3, r0
 800ff10:	4a05      	ldr	r2, [pc, #20]	; (800ff28 <check_fs+0xa8>)
 800ff12:	4293      	cmp	r3, r2
 800ff14:	d101      	bne.n	800ff1a <check_fs+0x9a>
 800ff16:	2300      	movs	r3, #0
 800ff18:	e000      	b.n	800ff1c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800ff1a:	2302      	movs	r3, #2
}
 800ff1c:	4618      	mov	r0, r3
 800ff1e:	3708      	adds	r7, #8
 800ff20:	46bd      	mov	sp, r7
 800ff22:	bd80      	pop	{r7, pc}
 800ff24:	00544146 	.word	0x00544146
 800ff28:	33544146 	.word	0x33544146

0800ff2c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800ff2c:	b580      	push	{r7, lr}
 800ff2e:	b096      	sub	sp, #88	; 0x58
 800ff30:	af00      	add	r7, sp, #0
 800ff32:	60f8      	str	r0, [r7, #12]
 800ff34:	60b9      	str	r1, [r7, #8]
 800ff36:	4613      	mov	r3, r2
 800ff38:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800ff3a:	68bb      	ldr	r3, [r7, #8]
 800ff3c:	2200      	movs	r2, #0
 800ff3e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800ff40:	68f8      	ldr	r0, [r7, #12]
 800ff42:	f7ff ff58 	bl	800fdf6 <get_ldnumber>
 800ff46:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800ff48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	da01      	bge.n	800ff52 <find_volume+0x26>
 800ff4e:	230b      	movs	r3, #11
 800ff50:	e22d      	b.n	80103ae <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800ff52:	4aa1      	ldr	r2, [pc, #644]	; (80101d8 <find_volume+0x2ac>)
 800ff54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ff56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ff5a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800ff5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d101      	bne.n	800ff66 <find_volume+0x3a>
 800ff62:	230c      	movs	r3, #12
 800ff64:	e223      	b.n	80103ae <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800ff66:	68bb      	ldr	r3, [r7, #8]
 800ff68:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ff6a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800ff6c:	79fb      	ldrb	r3, [r7, #7]
 800ff6e:	f023 0301 	bic.w	r3, r3, #1
 800ff72:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800ff74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff76:	781b      	ldrb	r3, [r3, #0]
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d01a      	beq.n	800ffb2 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800ff7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff7e:	785b      	ldrb	r3, [r3, #1]
 800ff80:	4618      	mov	r0, r3
 800ff82:	f7fe fc57 	bl	800e834 <disk_status>
 800ff86:	4603      	mov	r3, r0
 800ff88:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800ff8c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ff90:	f003 0301 	and.w	r3, r3, #1
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	d10c      	bne.n	800ffb2 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800ff98:	79fb      	ldrb	r3, [r7, #7]
 800ff9a:	2b00      	cmp	r3, #0
 800ff9c:	d007      	beq.n	800ffae <find_volume+0x82>
 800ff9e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ffa2:	f003 0304 	and.w	r3, r3, #4
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	d001      	beq.n	800ffae <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800ffaa:	230a      	movs	r3, #10
 800ffac:	e1ff      	b.n	80103ae <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800ffae:	2300      	movs	r3, #0
 800ffb0:	e1fd      	b.n	80103ae <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800ffb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffb4:	2200      	movs	r2, #0
 800ffb6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800ffb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ffba:	b2da      	uxtb	r2, r3
 800ffbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffbe:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800ffc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffc2:	785b      	ldrb	r3, [r3, #1]
 800ffc4:	4618      	mov	r0, r3
 800ffc6:	f7fe fc4f 	bl	800e868 <disk_initialize>
 800ffca:	4603      	mov	r3, r0
 800ffcc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800ffd0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ffd4:	f003 0301 	and.w	r3, r3, #1
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	d001      	beq.n	800ffe0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800ffdc:	2303      	movs	r3, #3
 800ffde:	e1e6      	b.n	80103ae <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800ffe0:	79fb      	ldrb	r3, [r7, #7]
 800ffe2:	2b00      	cmp	r3, #0
 800ffe4:	d007      	beq.n	800fff6 <find_volume+0xca>
 800ffe6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ffea:	f003 0304 	and.w	r3, r3, #4
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	d001      	beq.n	800fff6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800fff2:	230a      	movs	r3, #10
 800fff4:	e1db      	b.n	80103ae <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800fff6:	2300      	movs	r3, #0
 800fff8:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800fffa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800fffc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800fffe:	f7ff ff3f 	bl	800fe80 <check_fs>
 8010002:	4603      	mov	r3, r0
 8010004:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8010008:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801000c:	2b02      	cmp	r3, #2
 801000e:	d149      	bne.n	80100a4 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8010010:	2300      	movs	r3, #0
 8010012:	643b      	str	r3, [r7, #64]	; 0x40
 8010014:	e01e      	b.n	8010054 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8010016:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010018:	f103 0230 	add.w	r2, r3, #48	; 0x30
 801001c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801001e:	011b      	lsls	r3, r3, #4
 8010020:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8010024:	4413      	add	r3, r2
 8010026:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8010028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801002a:	3304      	adds	r3, #4
 801002c:	781b      	ldrb	r3, [r3, #0]
 801002e:	2b00      	cmp	r3, #0
 8010030:	d006      	beq.n	8010040 <find_volume+0x114>
 8010032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010034:	3308      	adds	r3, #8
 8010036:	4618      	mov	r0, r3
 8010038:	f7fe fcb2 	bl	800e9a0 <ld_dword>
 801003c:	4602      	mov	r2, r0
 801003e:	e000      	b.n	8010042 <find_volume+0x116>
 8010040:	2200      	movs	r2, #0
 8010042:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010044:	009b      	lsls	r3, r3, #2
 8010046:	3358      	adds	r3, #88	; 0x58
 8010048:	443b      	add	r3, r7
 801004a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801004e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010050:	3301      	adds	r3, #1
 8010052:	643b      	str	r3, [r7, #64]	; 0x40
 8010054:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010056:	2b03      	cmp	r3, #3
 8010058:	d9dd      	bls.n	8010016 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 801005a:	2300      	movs	r3, #0
 801005c:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 801005e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010060:	2b00      	cmp	r3, #0
 8010062:	d002      	beq.n	801006a <find_volume+0x13e>
 8010064:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010066:	3b01      	subs	r3, #1
 8010068:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 801006a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801006c:	009b      	lsls	r3, r3, #2
 801006e:	3358      	adds	r3, #88	; 0x58
 8010070:	443b      	add	r3, r7
 8010072:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8010076:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8010078:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801007a:	2b00      	cmp	r3, #0
 801007c:	d005      	beq.n	801008a <find_volume+0x15e>
 801007e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010080:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010082:	f7ff fefd 	bl	800fe80 <check_fs>
 8010086:	4603      	mov	r3, r0
 8010088:	e000      	b.n	801008c <find_volume+0x160>
 801008a:	2303      	movs	r3, #3
 801008c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8010090:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010094:	2b01      	cmp	r3, #1
 8010096:	d905      	bls.n	80100a4 <find_volume+0x178>
 8010098:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801009a:	3301      	adds	r3, #1
 801009c:	643b      	str	r3, [r7, #64]	; 0x40
 801009e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80100a0:	2b03      	cmp	r3, #3
 80100a2:	d9e2      	bls.n	801006a <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80100a4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80100a8:	2b04      	cmp	r3, #4
 80100aa:	d101      	bne.n	80100b0 <find_volume+0x184>
 80100ac:	2301      	movs	r3, #1
 80100ae:	e17e      	b.n	80103ae <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80100b0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80100b4:	2b01      	cmp	r3, #1
 80100b6:	d901      	bls.n	80100bc <find_volume+0x190>
 80100b8:	230d      	movs	r3, #13
 80100ba:	e178      	b.n	80103ae <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80100bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100be:	3330      	adds	r3, #48	; 0x30
 80100c0:	330b      	adds	r3, #11
 80100c2:	4618      	mov	r0, r3
 80100c4:	f7fe fc54 	bl	800e970 <ld_word>
 80100c8:	4603      	mov	r3, r0
 80100ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80100ce:	d001      	beq.n	80100d4 <find_volume+0x1a8>
 80100d0:	230d      	movs	r3, #13
 80100d2:	e16c      	b.n	80103ae <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80100d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100d6:	3330      	adds	r3, #48	; 0x30
 80100d8:	3316      	adds	r3, #22
 80100da:	4618      	mov	r0, r3
 80100dc:	f7fe fc48 	bl	800e970 <ld_word>
 80100e0:	4603      	mov	r3, r0
 80100e2:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80100e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80100e6:	2b00      	cmp	r3, #0
 80100e8:	d106      	bne.n	80100f8 <find_volume+0x1cc>
 80100ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100ec:	3330      	adds	r3, #48	; 0x30
 80100ee:	3324      	adds	r3, #36	; 0x24
 80100f0:	4618      	mov	r0, r3
 80100f2:	f7fe fc55 	bl	800e9a0 <ld_dword>
 80100f6:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80100f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100fa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80100fc:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80100fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010100:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8010104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010106:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8010108:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801010a:	789b      	ldrb	r3, [r3, #2]
 801010c:	2b01      	cmp	r3, #1
 801010e:	d005      	beq.n	801011c <find_volume+0x1f0>
 8010110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010112:	789b      	ldrb	r3, [r3, #2]
 8010114:	2b02      	cmp	r3, #2
 8010116:	d001      	beq.n	801011c <find_volume+0x1f0>
 8010118:	230d      	movs	r3, #13
 801011a:	e148      	b.n	80103ae <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 801011c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801011e:	789b      	ldrb	r3, [r3, #2]
 8010120:	461a      	mov	r2, r3
 8010122:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010124:	fb02 f303 	mul.w	r3, r2, r3
 8010128:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 801012a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801012c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8010130:	b29a      	uxth	r2, r3
 8010132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010134:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8010136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010138:	895b      	ldrh	r3, [r3, #10]
 801013a:	2b00      	cmp	r3, #0
 801013c:	d008      	beq.n	8010150 <find_volume+0x224>
 801013e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010140:	895b      	ldrh	r3, [r3, #10]
 8010142:	461a      	mov	r2, r3
 8010144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010146:	895b      	ldrh	r3, [r3, #10]
 8010148:	3b01      	subs	r3, #1
 801014a:	4013      	ands	r3, r2
 801014c:	2b00      	cmp	r3, #0
 801014e:	d001      	beq.n	8010154 <find_volume+0x228>
 8010150:	230d      	movs	r3, #13
 8010152:	e12c      	b.n	80103ae <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8010154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010156:	3330      	adds	r3, #48	; 0x30
 8010158:	3311      	adds	r3, #17
 801015a:	4618      	mov	r0, r3
 801015c:	f7fe fc08 	bl	800e970 <ld_word>
 8010160:	4603      	mov	r3, r0
 8010162:	461a      	mov	r2, r3
 8010164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010166:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8010168:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801016a:	891b      	ldrh	r3, [r3, #8]
 801016c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010170:	b29b      	uxth	r3, r3
 8010172:	2b00      	cmp	r3, #0
 8010174:	d001      	beq.n	801017a <find_volume+0x24e>
 8010176:	230d      	movs	r3, #13
 8010178:	e119      	b.n	80103ae <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 801017a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801017c:	3330      	adds	r3, #48	; 0x30
 801017e:	3313      	adds	r3, #19
 8010180:	4618      	mov	r0, r3
 8010182:	f7fe fbf5 	bl	800e970 <ld_word>
 8010186:	4603      	mov	r3, r0
 8010188:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 801018a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801018c:	2b00      	cmp	r3, #0
 801018e:	d106      	bne.n	801019e <find_volume+0x272>
 8010190:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010192:	3330      	adds	r3, #48	; 0x30
 8010194:	3320      	adds	r3, #32
 8010196:	4618      	mov	r0, r3
 8010198:	f7fe fc02 	bl	800e9a0 <ld_dword>
 801019c:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 801019e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101a0:	3330      	adds	r3, #48	; 0x30
 80101a2:	330e      	adds	r3, #14
 80101a4:	4618      	mov	r0, r3
 80101a6:	f7fe fbe3 	bl	800e970 <ld_word>
 80101aa:	4603      	mov	r3, r0
 80101ac:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80101ae:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80101b0:	2b00      	cmp	r3, #0
 80101b2:	d101      	bne.n	80101b8 <find_volume+0x28c>
 80101b4:	230d      	movs	r3, #13
 80101b6:	e0fa      	b.n	80103ae <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80101b8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80101ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80101bc:	4413      	add	r3, r2
 80101be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80101c0:	8912      	ldrh	r2, [r2, #8]
 80101c2:	09d2      	lsrs	r2, r2, #7
 80101c4:	b292      	uxth	r2, r2
 80101c6:	4413      	add	r3, r2
 80101c8:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80101ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80101cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101ce:	429a      	cmp	r2, r3
 80101d0:	d204      	bcs.n	80101dc <find_volume+0x2b0>
 80101d2:	230d      	movs	r3, #13
 80101d4:	e0eb      	b.n	80103ae <find_volume+0x482>
 80101d6:	bf00      	nop
 80101d8:	20004164 	.word	0x20004164
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80101dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80101de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101e0:	1ad3      	subs	r3, r2, r3
 80101e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80101e4:	8952      	ldrh	r2, [r2, #10]
 80101e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80101ea:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80101ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101ee:	2b00      	cmp	r3, #0
 80101f0:	d101      	bne.n	80101f6 <find_volume+0x2ca>
 80101f2:	230d      	movs	r3, #13
 80101f4:	e0db      	b.n	80103ae <find_volume+0x482>
		fmt = FS_FAT32;
 80101f6:	2303      	movs	r3, #3
 80101f8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80101fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101fe:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8010202:	4293      	cmp	r3, r2
 8010204:	d802      	bhi.n	801020c <find_volume+0x2e0>
 8010206:	2302      	movs	r3, #2
 8010208:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 801020c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801020e:	f640 72f5 	movw	r2, #4085	; 0xff5
 8010212:	4293      	cmp	r3, r2
 8010214:	d802      	bhi.n	801021c <find_volume+0x2f0>
 8010216:	2301      	movs	r3, #1
 8010218:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 801021c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801021e:	1c9a      	adds	r2, r3, #2
 8010220:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010222:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8010224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010226:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010228:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 801022a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801022c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801022e:	441a      	add	r2, r3
 8010230:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010232:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8010234:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010238:	441a      	add	r2, r3
 801023a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801023c:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 801023e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010242:	2b03      	cmp	r3, #3
 8010244:	d11e      	bne.n	8010284 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8010246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010248:	3330      	adds	r3, #48	; 0x30
 801024a:	332a      	adds	r3, #42	; 0x2a
 801024c:	4618      	mov	r0, r3
 801024e:	f7fe fb8f 	bl	800e970 <ld_word>
 8010252:	4603      	mov	r3, r0
 8010254:	2b00      	cmp	r3, #0
 8010256:	d001      	beq.n	801025c <find_volume+0x330>
 8010258:	230d      	movs	r3, #13
 801025a:	e0a8      	b.n	80103ae <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 801025c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801025e:	891b      	ldrh	r3, [r3, #8]
 8010260:	2b00      	cmp	r3, #0
 8010262:	d001      	beq.n	8010268 <find_volume+0x33c>
 8010264:	230d      	movs	r3, #13
 8010266:	e0a2      	b.n	80103ae <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8010268:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801026a:	3330      	adds	r3, #48	; 0x30
 801026c:	332c      	adds	r3, #44	; 0x2c
 801026e:	4618      	mov	r0, r3
 8010270:	f7fe fb96 	bl	800e9a0 <ld_dword>
 8010274:	4602      	mov	r2, r0
 8010276:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010278:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 801027a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801027c:	695b      	ldr	r3, [r3, #20]
 801027e:	009b      	lsls	r3, r3, #2
 8010280:	647b      	str	r3, [r7, #68]	; 0x44
 8010282:	e01f      	b.n	80102c4 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8010284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010286:	891b      	ldrh	r3, [r3, #8]
 8010288:	2b00      	cmp	r3, #0
 801028a:	d101      	bne.n	8010290 <find_volume+0x364>
 801028c:	230d      	movs	r3, #13
 801028e:	e08e      	b.n	80103ae <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8010290:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010292:	6a1a      	ldr	r2, [r3, #32]
 8010294:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010296:	441a      	add	r2, r3
 8010298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801029a:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 801029c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80102a0:	2b02      	cmp	r3, #2
 80102a2:	d103      	bne.n	80102ac <find_volume+0x380>
 80102a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102a6:	695b      	ldr	r3, [r3, #20]
 80102a8:	005b      	lsls	r3, r3, #1
 80102aa:	e00a      	b.n	80102c2 <find_volume+0x396>
 80102ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102ae:	695a      	ldr	r2, [r3, #20]
 80102b0:	4613      	mov	r3, r2
 80102b2:	005b      	lsls	r3, r3, #1
 80102b4:	4413      	add	r3, r2
 80102b6:	085a      	lsrs	r2, r3, #1
 80102b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102ba:	695b      	ldr	r3, [r3, #20]
 80102bc:	f003 0301 	and.w	r3, r3, #1
 80102c0:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80102c2:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80102c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102c6:	699a      	ldr	r2, [r3, #24]
 80102c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80102ca:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80102ce:	0b1b      	lsrs	r3, r3, #12
 80102d0:	429a      	cmp	r2, r3
 80102d2:	d201      	bcs.n	80102d8 <find_volume+0x3ac>
 80102d4:	230d      	movs	r3, #13
 80102d6:	e06a      	b.n	80103ae <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80102d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80102de:	611a      	str	r2, [r3, #16]
 80102e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102e2:	691a      	ldr	r2, [r3, #16]
 80102e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102e6:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 80102e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102ea:	2280      	movs	r2, #128	; 0x80
 80102ec:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80102ee:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80102f2:	2b03      	cmp	r3, #3
 80102f4:	d149      	bne.n	801038a <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80102f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102f8:	3330      	adds	r3, #48	; 0x30
 80102fa:	3330      	adds	r3, #48	; 0x30
 80102fc:	4618      	mov	r0, r3
 80102fe:	f7fe fb37 	bl	800e970 <ld_word>
 8010302:	4603      	mov	r3, r0
 8010304:	2b01      	cmp	r3, #1
 8010306:	d140      	bne.n	801038a <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8010308:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801030a:	3301      	adds	r3, #1
 801030c:	4619      	mov	r1, r3
 801030e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010310:	f7fe fdde 	bl	800eed0 <move_window>
 8010314:	4603      	mov	r3, r0
 8010316:	2b00      	cmp	r3, #0
 8010318:	d137      	bne.n	801038a <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 801031a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801031c:	2200      	movs	r2, #0
 801031e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8010320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010322:	3330      	adds	r3, #48	; 0x30
 8010324:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010328:	4618      	mov	r0, r3
 801032a:	f7fe fb21 	bl	800e970 <ld_word>
 801032e:	4603      	mov	r3, r0
 8010330:	461a      	mov	r2, r3
 8010332:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8010336:	429a      	cmp	r2, r3
 8010338:	d127      	bne.n	801038a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 801033a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801033c:	3330      	adds	r3, #48	; 0x30
 801033e:	4618      	mov	r0, r3
 8010340:	f7fe fb2e 	bl	800e9a0 <ld_dword>
 8010344:	4603      	mov	r3, r0
 8010346:	4a1c      	ldr	r2, [pc, #112]	; (80103b8 <find_volume+0x48c>)
 8010348:	4293      	cmp	r3, r2
 801034a:	d11e      	bne.n	801038a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 801034c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801034e:	3330      	adds	r3, #48	; 0x30
 8010350:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8010354:	4618      	mov	r0, r3
 8010356:	f7fe fb23 	bl	800e9a0 <ld_dword>
 801035a:	4603      	mov	r3, r0
 801035c:	4a17      	ldr	r2, [pc, #92]	; (80103bc <find_volume+0x490>)
 801035e:	4293      	cmp	r3, r2
 8010360:	d113      	bne.n	801038a <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8010362:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010364:	3330      	adds	r3, #48	; 0x30
 8010366:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 801036a:	4618      	mov	r0, r3
 801036c:	f7fe fb18 	bl	800e9a0 <ld_dword>
 8010370:	4602      	mov	r2, r0
 8010372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010374:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8010376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010378:	3330      	adds	r3, #48	; 0x30
 801037a:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 801037e:	4618      	mov	r0, r3
 8010380:	f7fe fb0e 	bl	800e9a0 <ld_dword>
 8010384:	4602      	mov	r2, r0
 8010386:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010388:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 801038a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801038c:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8010390:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8010392:	4b0b      	ldr	r3, [pc, #44]	; (80103c0 <find_volume+0x494>)
 8010394:	881b      	ldrh	r3, [r3, #0]
 8010396:	3301      	adds	r3, #1
 8010398:	b29a      	uxth	r2, r3
 801039a:	4b09      	ldr	r3, [pc, #36]	; (80103c0 <find_volume+0x494>)
 801039c:	801a      	strh	r2, [r3, #0]
 801039e:	4b08      	ldr	r3, [pc, #32]	; (80103c0 <find_volume+0x494>)
 80103a0:	881a      	ldrh	r2, [r3, #0]
 80103a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103a4:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80103a6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80103a8:	f7fe fd2a 	bl	800ee00 <clear_lock>
#endif
	return FR_OK;
 80103ac:	2300      	movs	r3, #0
}
 80103ae:	4618      	mov	r0, r3
 80103b0:	3758      	adds	r7, #88	; 0x58
 80103b2:	46bd      	mov	sp, r7
 80103b4:	bd80      	pop	{r7, pc}
 80103b6:	bf00      	nop
 80103b8:	41615252 	.word	0x41615252
 80103bc:	61417272 	.word	0x61417272
 80103c0:	20004168 	.word	0x20004168

080103c4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80103c4:	b580      	push	{r7, lr}
 80103c6:	b084      	sub	sp, #16
 80103c8:	af00      	add	r7, sp, #0
 80103ca:	6078      	str	r0, [r7, #4]
 80103cc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80103ce:	2309      	movs	r3, #9
 80103d0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	d01c      	beq.n	8010412 <validate+0x4e>
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	681b      	ldr	r3, [r3, #0]
 80103dc:	2b00      	cmp	r3, #0
 80103de:	d018      	beq.n	8010412 <validate+0x4e>
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	681b      	ldr	r3, [r3, #0]
 80103e4:	781b      	ldrb	r3, [r3, #0]
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d013      	beq.n	8010412 <validate+0x4e>
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	889a      	ldrh	r2, [r3, #4]
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	681b      	ldr	r3, [r3, #0]
 80103f2:	88db      	ldrh	r3, [r3, #6]
 80103f4:	429a      	cmp	r2, r3
 80103f6:	d10c      	bne.n	8010412 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	681b      	ldr	r3, [r3, #0]
 80103fc:	785b      	ldrb	r3, [r3, #1]
 80103fe:	4618      	mov	r0, r3
 8010400:	f7fe fa18 	bl	800e834 <disk_status>
 8010404:	4603      	mov	r3, r0
 8010406:	f003 0301 	and.w	r3, r3, #1
 801040a:	2b00      	cmp	r3, #0
 801040c:	d101      	bne.n	8010412 <validate+0x4e>
			res = FR_OK;
 801040e:	2300      	movs	r3, #0
 8010410:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8010412:	7bfb      	ldrb	r3, [r7, #15]
 8010414:	2b00      	cmp	r3, #0
 8010416:	d102      	bne.n	801041e <validate+0x5a>
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	681b      	ldr	r3, [r3, #0]
 801041c:	e000      	b.n	8010420 <validate+0x5c>
 801041e:	2300      	movs	r3, #0
 8010420:	683a      	ldr	r2, [r7, #0]
 8010422:	6013      	str	r3, [r2, #0]
	return res;
 8010424:	7bfb      	ldrb	r3, [r7, #15]
}
 8010426:	4618      	mov	r0, r3
 8010428:	3710      	adds	r7, #16
 801042a:	46bd      	mov	sp, r7
 801042c:	bd80      	pop	{r7, pc}
	...

08010430 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8010430:	b580      	push	{r7, lr}
 8010432:	b088      	sub	sp, #32
 8010434:	af00      	add	r7, sp, #0
 8010436:	60f8      	str	r0, [r7, #12]
 8010438:	60b9      	str	r1, [r7, #8]
 801043a:	4613      	mov	r3, r2
 801043c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 801043e:	68bb      	ldr	r3, [r7, #8]
 8010440:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8010442:	f107 0310 	add.w	r3, r7, #16
 8010446:	4618      	mov	r0, r3
 8010448:	f7ff fcd5 	bl	800fdf6 <get_ldnumber>
 801044c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 801044e:	69fb      	ldr	r3, [r7, #28]
 8010450:	2b00      	cmp	r3, #0
 8010452:	da01      	bge.n	8010458 <f_mount+0x28>
 8010454:	230b      	movs	r3, #11
 8010456:	e02b      	b.n	80104b0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8010458:	4a17      	ldr	r2, [pc, #92]	; (80104b8 <f_mount+0x88>)
 801045a:	69fb      	ldr	r3, [r7, #28]
 801045c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010460:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8010462:	69bb      	ldr	r3, [r7, #24]
 8010464:	2b00      	cmp	r3, #0
 8010466:	d005      	beq.n	8010474 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8010468:	69b8      	ldr	r0, [r7, #24]
 801046a:	f7fe fcc9 	bl	800ee00 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801046e:	69bb      	ldr	r3, [r7, #24]
 8010470:	2200      	movs	r2, #0
 8010472:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8010474:	68fb      	ldr	r3, [r7, #12]
 8010476:	2b00      	cmp	r3, #0
 8010478:	d002      	beq.n	8010480 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 801047a:	68fb      	ldr	r3, [r7, #12]
 801047c:	2200      	movs	r2, #0
 801047e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8010480:	68fa      	ldr	r2, [r7, #12]
 8010482:	490d      	ldr	r1, [pc, #52]	; (80104b8 <f_mount+0x88>)
 8010484:	69fb      	ldr	r3, [r7, #28]
 8010486:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 801048a:	68fb      	ldr	r3, [r7, #12]
 801048c:	2b00      	cmp	r3, #0
 801048e:	d002      	beq.n	8010496 <f_mount+0x66>
 8010490:	79fb      	ldrb	r3, [r7, #7]
 8010492:	2b01      	cmp	r3, #1
 8010494:	d001      	beq.n	801049a <f_mount+0x6a>
 8010496:	2300      	movs	r3, #0
 8010498:	e00a      	b.n	80104b0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 801049a:	f107 010c 	add.w	r1, r7, #12
 801049e:	f107 0308 	add.w	r3, r7, #8
 80104a2:	2200      	movs	r2, #0
 80104a4:	4618      	mov	r0, r3
 80104a6:	f7ff fd41 	bl	800ff2c <find_volume>
 80104aa:	4603      	mov	r3, r0
 80104ac:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80104ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80104b0:	4618      	mov	r0, r3
 80104b2:	3720      	adds	r7, #32
 80104b4:	46bd      	mov	sp, r7
 80104b6:	bd80      	pop	{r7, pc}
 80104b8:	20004164 	.word	0x20004164

080104bc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80104bc:	b580      	push	{r7, lr}
 80104be:	b098      	sub	sp, #96	; 0x60
 80104c0:	af00      	add	r7, sp, #0
 80104c2:	60f8      	str	r0, [r7, #12]
 80104c4:	60b9      	str	r1, [r7, #8]
 80104c6:	4613      	mov	r3, r2
 80104c8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80104ca:	68fb      	ldr	r3, [r7, #12]
 80104cc:	2b00      	cmp	r3, #0
 80104ce:	d101      	bne.n	80104d4 <f_open+0x18>
 80104d0:	2309      	movs	r3, #9
 80104d2:	e1ad      	b.n	8010830 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80104d4:	79fb      	ldrb	r3, [r7, #7]
 80104d6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80104da:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80104dc:	79fa      	ldrb	r2, [r7, #7]
 80104de:	f107 0110 	add.w	r1, r7, #16
 80104e2:	f107 0308 	add.w	r3, r7, #8
 80104e6:	4618      	mov	r0, r3
 80104e8:	f7ff fd20 	bl	800ff2c <find_volume>
 80104ec:	4603      	mov	r3, r0
 80104ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 80104f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80104f6:	2b00      	cmp	r3, #0
 80104f8:	f040 8191 	bne.w	801081e <f_open+0x362>
		dj.obj.fs = fs;
 80104fc:	693b      	ldr	r3, [r7, #16]
 80104fe:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8010500:	68ba      	ldr	r2, [r7, #8]
 8010502:	f107 0314 	add.w	r3, r7, #20
 8010506:	4611      	mov	r1, r2
 8010508:	4618      	mov	r0, r3
 801050a:	f7ff fc03 	bl	800fd14 <follow_path>
 801050e:	4603      	mov	r3, r0
 8010510:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8010514:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010518:	2b00      	cmp	r3, #0
 801051a:	d11a      	bne.n	8010552 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 801051c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8010520:	b25b      	sxtb	r3, r3
 8010522:	2b00      	cmp	r3, #0
 8010524:	da03      	bge.n	801052e <f_open+0x72>
				res = FR_INVALID_NAME;
 8010526:	2306      	movs	r3, #6
 8010528:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 801052c:	e011      	b.n	8010552 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801052e:	79fb      	ldrb	r3, [r7, #7]
 8010530:	f023 0301 	bic.w	r3, r3, #1
 8010534:	2b00      	cmp	r3, #0
 8010536:	bf14      	ite	ne
 8010538:	2301      	movne	r3, #1
 801053a:	2300      	moveq	r3, #0
 801053c:	b2db      	uxtb	r3, r3
 801053e:	461a      	mov	r2, r3
 8010540:	f107 0314 	add.w	r3, r7, #20
 8010544:	4611      	mov	r1, r2
 8010546:	4618      	mov	r0, r3
 8010548:	f7fe fb12 	bl	800eb70 <chk_lock>
 801054c:	4603      	mov	r3, r0
 801054e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8010552:	79fb      	ldrb	r3, [r7, #7]
 8010554:	f003 031c 	and.w	r3, r3, #28
 8010558:	2b00      	cmp	r3, #0
 801055a:	d07f      	beq.n	801065c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 801055c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010560:	2b00      	cmp	r3, #0
 8010562:	d017      	beq.n	8010594 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8010564:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010568:	2b04      	cmp	r3, #4
 801056a:	d10e      	bne.n	801058a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 801056c:	f7fe fb5c 	bl	800ec28 <enq_lock>
 8010570:	4603      	mov	r3, r0
 8010572:	2b00      	cmp	r3, #0
 8010574:	d006      	beq.n	8010584 <f_open+0xc8>
 8010576:	f107 0314 	add.w	r3, r7, #20
 801057a:	4618      	mov	r0, r3
 801057c:	f7ff faa5 	bl	800faca <dir_register>
 8010580:	4603      	mov	r3, r0
 8010582:	e000      	b.n	8010586 <f_open+0xca>
 8010584:	2312      	movs	r3, #18
 8010586:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 801058a:	79fb      	ldrb	r3, [r7, #7]
 801058c:	f043 0308 	orr.w	r3, r3, #8
 8010590:	71fb      	strb	r3, [r7, #7]
 8010592:	e010      	b.n	80105b6 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8010594:	7ebb      	ldrb	r3, [r7, #26]
 8010596:	f003 0311 	and.w	r3, r3, #17
 801059a:	2b00      	cmp	r3, #0
 801059c:	d003      	beq.n	80105a6 <f_open+0xea>
					res = FR_DENIED;
 801059e:	2307      	movs	r3, #7
 80105a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80105a4:	e007      	b.n	80105b6 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80105a6:	79fb      	ldrb	r3, [r7, #7]
 80105a8:	f003 0304 	and.w	r3, r3, #4
 80105ac:	2b00      	cmp	r3, #0
 80105ae:	d002      	beq.n	80105b6 <f_open+0xfa>
 80105b0:	2308      	movs	r3, #8
 80105b2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80105b6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d168      	bne.n	8010690 <f_open+0x1d4>
 80105be:	79fb      	ldrb	r3, [r7, #7]
 80105c0:	f003 0308 	and.w	r3, r3, #8
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	d063      	beq.n	8010690 <f_open+0x1d4>
				dw = GET_FATTIME();
 80105c8:	f7fe f866 	bl	800e698 <get_fattime>
 80105cc:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80105ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80105d0:	330e      	adds	r3, #14
 80105d2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80105d4:	4618      	mov	r0, r3
 80105d6:	f7fe fa21 	bl	800ea1c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80105da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80105dc:	3316      	adds	r3, #22
 80105de:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80105e0:	4618      	mov	r0, r3
 80105e2:	f7fe fa1b 	bl	800ea1c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80105e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80105e8:	330b      	adds	r3, #11
 80105ea:	2220      	movs	r2, #32
 80105ec:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80105ee:	693b      	ldr	r3, [r7, #16]
 80105f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80105f2:	4611      	mov	r1, r2
 80105f4:	4618      	mov	r0, r3
 80105f6:	f7ff f977 	bl	800f8e8 <ld_clust>
 80105fa:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80105fc:	693b      	ldr	r3, [r7, #16]
 80105fe:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8010600:	2200      	movs	r2, #0
 8010602:	4618      	mov	r0, r3
 8010604:	f7ff f98f 	bl	800f926 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8010608:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801060a:	331c      	adds	r3, #28
 801060c:	2100      	movs	r1, #0
 801060e:	4618      	mov	r0, r3
 8010610:	f7fe fa04 	bl	800ea1c <st_dword>
					fs->wflag = 1;
 8010614:	693b      	ldr	r3, [r7, #16]
 8010616:	2201      	movs	r2, #1
 8010618:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 801061a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801061c:	2b00      	cmp	r3, #0
 801061e:	d037      	beq.n	8010690 <f_open+0x1d4>
						dw = fs->winsect;
 8010620:	693b      	ldr	r3, [r7, #16]
 8010622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010624:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8010626:	f107 0314 	add.w	r3, r7, #20
 801062a:	2200      	movs	r2, #0
 801062c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 801062e:	4618      	mov	r0, r3
 8010630:	f7fe fea2 	bl	800f378 <remove_chain>
 8010634:	4603      	mov	r3, r0
 8010636:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 801063a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801063e:	2b00      	cmp	r3, #0
 8010640:	d126      	bne.n	8010690 <f_open+0x1d4>
							res = move_window(fs, dw);
 8010642:	693b      	ldr	r3, [r7, #16]
 8010644:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010646:	4618      	mov	r0, r3
 8010648:	f7fe fc42 	bl	800eed0 <move_window>
 801064c:	4603      	mov	r3, r0
 801064e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8010652:	693b      	ldr	r3, [r7, #16]
 8010654:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010656:	3a01      	subs	r2, #1
 8010658:	60da      	str	r2, [r3, #12]
 801065a:	e019      	b.n	8010690 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 801065c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010660:	2b00      	cmp	r3, #0
 8010662:	d115      	bne.n	8010690 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8010664:	7ebb      	ldrb	r3, [r7, #26]
 8010666:	f003 0310 	and.w	r3, r3, #16
 801066a:	2b00      	cmp	r3, #0
 801066c:	d003      	beq.n	8010676 <f_open+0x1ba>
					res = FR_NO_FILE;
 801066e:	2304      	movs	r3, #4
 8010670:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8010674:	e00c      	b.n	8010690 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8010676:	79fb      	ldrb	r3, [r7, #7]
 8010678:	f003 0302 	and.w	r3, r3, #2
 801067c:	2b00      	cmp	r3, #0
 801067e:	d007      	beq.n	8010690 <f_open+0x1d4>
 8010680:	7ebb      	ldrb	r3, [r7, #26]
 8010682:	f003 0301 	and.w	r3, r3, #1
 8010686:	2b00      	cmp	r3, #0
 8010688:	d002      	beq.n	8010690 <f_open+0x1d4>
						res = FR_DENIED;
 801068a:	2307      	movs	r3, #7
 801068c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8010690:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010694:	2b00      	cmp	r3, #0
 8010696:	d128      	bne.n	80106ea <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8010698:	79fb      	ldrb	r3, [r7, #7]
 801069a:	f003 0308 	and.w	r3, r3, #8
 801069e:	2b00      	cmp	r3, #0
 80106a0:	d003      	beq.n	80106aa <f_open+0x1ee>
				mode |= FA_MODIFIED;
 80106a2:	79fb      	ldrb	r3, [r7, #7]
 80106a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80106a8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80106aa:	693b      	ldr	r3, [r7, #16]
 80106ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80106ae:	68fb      	ldr	r3, [r7, #12]
 80106b0:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80106b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80106b4:	68fb      	ldr	r3, [r7, #12]
 80106b6:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80106b8:	79fb      	ldrb	r3, [r7, #7]
 80106ba:	f023 0301 	bic.w	r3, r3, #1
 80106be:	2b00      	cmp	r3, #0
 80106c0:	bf14      	ite	ne
 80106c2:	2301      	movne	r3, #1
 80106c4:	2300      	moveq	r3, #0
 80106c6:	b2db      	uxtb	r3, r3
 80106c8:	461a      	mov	r2, r3
 80106ca:	f107 0314 	add.w	r3, r7, #20
 80106ce:	4611      	mov	r1, r2
 80106d0:	4618      	mov	r0, r3
 80106d2:	f7fe facb 	bl	800ec6c <inc_lock>
 80106d6:	4602      	mov	r2, r0
 80106d8:	68fb      	ldr	r3, [r7, #12]
 80106da:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80106dc:	68fb      	ldr	r3, [r7, #12]
 80106de:	691b      	ldr	r3, [r3, #16]
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d102      	bne.n	80106ea <f_open+0x22e>
 80106e4:	2302      	movs	r3, #2
 80106e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80106ea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80106ee:	2b00      	cmp	r3, #0
 80106f0:	f040 8095 	bne.w	801081e <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80106f4:	693b      	ldr	r3, [r7, #16]
 80106f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80106f8:	4611      	mov	r1, r2
 80106fa:	4618      	mov	r0, r3
 80106fc:	f7ff f8f4 	bl	800f8e8 <ld_clust>
 8010700:	4602      	mov	r2, r0
 8010702:	68fb      	ldr	r3, [r7, #12]
 8010704:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8010706:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010708:	331c      	adds	r3, #28
 801070a:	4618      	mov	r0, r3
 801070c:	f7fe f948 	bl	800e9a0 <ld_dword>
 8010710:	4602      	mov	r2, r0
 8010712:	68fb      	ldr	r3, [r7, #12]
 8010714:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8010716:	68fb      	ldr	r3, [r7, #12]
 8010718:	2200      	movs	r2, #0
 801071a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 801071c:	693a      	ldr	r2, [r7, #16]
 801071e:	68fb      	ldr	r3, [r7, #12]
 8010720:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8010722:	693b      	ldr	r3, [r7, #16]
 8010724:	88da      	ldrh	r2, [r3, #6]
 8010726:	68fb      	ldr	r3, [r7, #12]
 8010728:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 801072a:	68fb      	ldr	r3, [r7, #12]
 801072c:	79fa      	ldrb	r2, [r7, #7]
 801072e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8010730:	68fb      	ldr	r3, [r7, #12]
 8010732:	2200      	movs	r2, #0
 8010734:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8010736:	68fb      	ldr	r3, [r7, #12]
 8010738:	2200      	movs	r2, #0
 801073a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 801073c:	68fb      	ldr	r3, [r7, #12]
 801073e:	2200      	movs	r2, #0
 8010740:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8010742:	68fb      	ldr	r3, [r7, #12]
 8010744:	3330      	adds	r3, #48	; 0x30
 8010746:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801074a:	2100      	movs	r1, #0
 801074c:	4618      	mov	r0, r3
 801074e:	f7fe f9b2 	bl	800eab6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8010752:	79fb      	ldrb	r3, [r7, #7]
 8010754:	f003 0320 	and.w	r3, r3, #32
 8010758:	2b00      	cmp	r3, #0
 801075a:	d060      	beq.n	801081e <f_open+0x362>
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	68db      	ldr	r3, [r3, #12]
 8010760:	2b00      	cmp	r3, #0
 8010762:	d05c      	beq.n	801081e <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8010764:	68fb      	ldr	r3, [r7, #12]
 8010766:	68da      	ldr	r2, [r3, #12]
 8010768:	68fb      	ldr	r3, [r7, #12]
 801076a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 801076c:	693b      	ldr	r3, [r7, #16]
 801076e:	895b      	ldrh	r3, [r3, #10]
 8010770:	031b      	lsls	r3, r3, #12
 8010772:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8010774:	68fb      	ldr	r3, [r7, #12]
 8010776:	689b      	ldr	r3, [r3, #8]
 8010778:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801077a:	68fb      	ldr	r3, [r7, #12]
 801077c:	68db      	ldr	r3, [r3, #12]
 801077e:	657b      	str	r3, [r7, #84]	; 0x54
 8010780:	e016      	b.n	80107b0 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8010782:	68fb      	ldr	r3, [r7, #12]
 8010784:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8010786:	4618      	mov	r0, r3
 8010788:	f7fe fc5d 	bl	800f046 <get_fat>
 801078c:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 801078e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010790:	2b01      	cmp	r3, #1
 8010792:	d802      	bhi.n	801079a <f_open+0x2de>
 8010794:	2302      	movs	r3, #2
 8010796:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 801079a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801079c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80107a0:	d102      	bne.n	80107a8 <f_open+0x2ec>
 80107a2:	2301      	movs	r3, #1
 80107a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80107a8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80107aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80107ac:	1ad3      	subs	r3, r2, r3
 80107ae:	657b      	str	r3, [r7, #84]	; 0x54
 80107b0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	d103      	bne.n	80107c0 <f_open+0x304>
 80107b8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80107ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80107bc:	429a      	cmp	r2, r3
 80107be:	d8e0      	bhi.n	8010782 <f_open+0x2c6>
				}
				fp->clust = clst;
 80107c0:	68fb      	ldr	r3, [r7, #12]
 80107c2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80107c4:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80107c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	d127      	bne.n	801081e <f_open+0x362>
 80107ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80107d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	d022      	beq.n	801081e <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80107d8:	693b      	ldr	r3, [r7, #16]
 80107da:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80107dc:	4618      	mov	r0, r3
 80107de:	f7fe fc13 	bl	800f008 <clust2sect>
 80107e2:	6478      	str	r0, [r7, #68]	; 0x44
 80107e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	d103      	bne.n	80107f2 <f_open+0x336>
						res = FR_INT_ERR;
 80107ea:	2302      	movs	r3, #2
 80107ec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80107f0:	e015      	b.n	801081e <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80107f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80107f4:	0b1a      	lsrs	r2, r3, #12
 80107f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80107f8:	441a      	add	r2, r3
 80107fa:	68fb      	ldr	r3, [r7, #12]
 80107fc:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80107fe:	693b      	ldr	r3, [r7, #16]
 8010800:	7858      	ldrb	r0, [r3, #1]
 8010802:	68fb      	ldr	r3, [r7, #12]
 8010804:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010808:	68fb      	ldr	r3, [r7, #12]
 801080a:	6a1a      	ldr	r2, [r3, #32]
 801080c:	2301      	movs	r3, #1
 801080e:	f7fe f851 	bl	800e8b4 <disk_read>
 8010812:	4603      	mov	r3, r0
 8010814:	2b00      	cmp	r3, #0
 8010816:	d002      	beq.n	801081e <f_open+0x362>
 8010818:	2301      	movs	r3, #1
 801081a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 801081e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010822:	2b00      	cmp	r3, #0
 8010824:	d002      	beq.n	801082c <f_open+0x370>
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	2200      	movs	r2, #0
 801082a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801082c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8010830:	4618      	mov	r0, r3
 8010832:	3760      	adds	r7, #96	; 0x60
 8010834:	46bd      	mov	sp, r7
 8010836:	bd80      	pop	{r7, pc}

08010838 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8010838:	b580      	push	{r7, lr}
 801083a:	b08e      	sub	sp, #56	; 0x38
 801083c:	af00      	add	r7, sp, #0
 801083e:	60f8      	str	r0, [r7, #12]
 8010840:	60b9      	str	r1, [r7, #8]
 8010842:	607a      	str	r2, [r7, #4]
 8010844:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8010846:	68bb      	ldr	r3, [r7, #8]
 8010848:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 801084a:	683b      	ldr	r3, [r7, #0]
 801084c:	2200      	movs	r2, #0
 801084e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8010850:	68fb      	ldr	r3, [r7, #12]
 8010852:	f107 0214 	add.w	r2, r7, #20
 8010856:	4611      	mov	r1, r2
 8010858:	4618      	mov	r0, r3
 801085a:	f7ff fdb3 	bl	80103c4 <validate>
 801085e:	4603      	mov	r3, r0
 8010860:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8010864:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010868:	2b00      	cmp	r3, #0
 801086a:	d107      	bne.n	801087c <f_read+0x44>
 801086c:	68fb      	ldr	r3, [r7, #12]
 801086e:	7d5b      	ldrb	r3, [r3, #21]
 8010870:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8010874:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010878:	2b00      	cmp	r3, #0
 801087a:	d002      	beq.n	8010882 <f_read+0x4a>
 801087c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010880:	e115      	b.n	8010aae <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8010882:	68fb      	ldr	r3, [r7, #12]
 8010884:	7d1b      	ldrb	r3, [r3, #20]
 8010886:	f003 0301 	and.w	r3, r3, #1
 801088a:	2b00      	cmp	r3, #0
 801088c:	d101      	bne.n	8010892 <f_read+0x5a>
 801088e:	2307      	movs	r3, #7
 8010890:	e10d      	b.n	8010aae <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8010892:	68fb      	ldr	r3, [r7, #12]
 8010894:	68da      	ldr	r2, [r3, #12]
 8010896:	68fb      	ldr	r3, [r7, #12]
 8010898:	699b      	ldr	r3, [r3, #24]
 801089a:	1ad3      	subs	r3, r2, r3
 801089c:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 801089e:	687a      	ldr	r2, [r7, #4]
 80108a0:	6a3b      	ldr	r3, [r7, #32]
 80108a2:	429a      	cmp	r2, r3
 80108a4:	f240 80fe 	bls.w	8010aa4 <f_read+0x26c>
 80108a8:	6a3b      	ldr	r3, [r7, #32]
 80108aa:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80108ac:	e0fa      	b.n	8010aa4 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80108ae:	68fb      	ldr	r3, [r7, #12]
 80108b0:	699b      	ldr	r3, [r3, #24]
 80108b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80108b6:	2b00      	cmp	r3, #0
 80108b8:	f040 80c6 	bne.w	8010a48 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80108bc:	68fb      	ldr	r3, [r7, #12]
 80108be:	699b      	ldr	r3, [r3, #24]
 80108c0:	0b1b      	lsrs	r3, r3, #12
 80108c2:	697a      	ldr	r2, [r7, #20]
 80108c4:	8952      	ldrh	r2, [r2, #10]
 80108c6:	3a01      	subs	r2, #1
 80108c8:	4013      	ands	r3, r2
 80108ca:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80108cc:	69fb      	ldr	r3, [r7, #28]
 80108ce:	2b00      	cmp	r3, #0
 80108d0:	d12f      	bne.n	8010932 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80108d2:	68fb      	ldr	r3, [r7, #12]
 80108d4:	699b      	ldr	r3, [r3, #24]
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d103      	bne.n	80108e2 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 80108da:	68fb      	ldr	r3, [r7, #12]
 80108dc:	689b      	ldr	r3, [r3, #8]
 80108de:	633b      	str	r3, [r7, #48]	; 0x30
 80108e0:	e013      	b.n	801090a <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80108e2:	68fb      	ldr	r3, [r7, #12]
 80108e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	d007      	beq.n	80108fa <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80108ea:	68fb      	ldr	r3, [r7, #12]
 80108ec:	699b      	ldr	r3, [r3, #24]
 80108ee:	4619      	mov	r1, r3
 80108f0:	68f8      	ldr	r0, [r7, #12]
 80108f2:	f7fe fe3e 	bl	800f572 <clmt_clust>
 80108f6:	6338      	str	r0, [r7, #48]	; 0x30
 80108f8:	e007      	b.n	801090a <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80108fa:	68fa      	ldr	r2, [r7, #12]
 80108fc:	68fb      	ldr	r3, [r7, #12]
 80108fe:	69db      	ldr	r3, [r3, #28]
 8010900:	4619      	mov	r1, r3
 8010902:	4610      	mov	r0, r2
 8010904:	f7fe fb9f 	bl	800f046 <get_fat>
 8010908:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 801090a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801090c:	2b01      	cmp	r3, #1
 801090e:	d804      	bhi.n	801091a <f_read+0xe2>
 8010910:	68fb      	ldr	r3, [r7, #12]
 8010912:	2202      	movs	r2, #2
 8010914:	755a      	strb	r2, [r3, #21]
 8010916:	2302      	movs	r3, #2
 8010918:	e0c9      	b.n	8010aae <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801091a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801091c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010920:	d104      	bne.n	801092c <f_read+0xf4>
 8010922:	68fb      	ldr	r3, [r7, #12]
 8010924:	2201      	movs	r2, #1
 8010926:	755a      	strb	r2, [r3, #21]
 8010928:	2301      	movs	r3, #1
 801092a:	e0c0      	b.n	8010aae <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 801092c:	68fb      	ldr	r3, [r7, #12]
 801092e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010930:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8010932:	697a      	ldr	r2, [r7, #20]
 8010934:	68fb      	ldr	r3, [r7, #12]
 8010936:	69db      	ldr	r3, [r3, #28]
 8010938:	4619      	mov	r1, r3
 801093a:	4610      	mov	r0, r2
 801093c:	f7fe fb64 	bl	800f008 <clust2sect>
 8010940:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8010942:	69bb      	ldr	r3, [r7, #24]
 8010944:	2b00      	cmp	r3, #0
 8010946:	d104      	bne.n	8010952 <f_read+0x11a>
 8010948:	68fb      	ldr	r3, [r7, #12]
 801094a:	2202      	movs	r2, #2
 801094c:	755a      	strb	r2, [r3, #21]
 801094e:	2302      	movs	r3, #2
 8010950:	e0ad      	b.n	8010aae <f_read+0x276>
			sect += csect;
 8010952:	69ba      	ldr	r2, [r7, #24]
 8010954:	69fb      	ldr	r3, [r7, #28]
 8010956:	4413      	add	r3, r2
 8010958:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	0b1b      	lsrs	r3, r3, #12
 801095e:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8010960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010962:	2b00      	cmp	r3, #0
 8010964:	d039      	beq.n	80109da <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8010966:	69fa      	ldr	r2, [r7, #28]
 8010968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801096a:	4413      	add	r3, r2
 801096c:	697a      	ldr	r2, [r7, #20]
 801096e:	8952      	ldrh	r2, [r2, #10]
 8010970:	4293      	cmp	r3, r2
 8010972:	d905      	bls.n	8010980 <f_read+0x148>
					cc = fs->csize - csect;
 8010974:	697b      	ldr	r3, [r7, #20]
 8010976:	895b      	ldrh	r3, [r3, #10]
 8010978:	461a      	mov	r2, r3
 801097a:	69fb      	ldr	r3, [r7, #28]
 801097c:	1ad3      	subs	r3, r2, r3
 801097e:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010980:	697b      	ldr	r3, [r7, #20]
 8010982:	7858      	ldrb	r0, [r3, #1]
 8010984:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010986:	69ba      	ldr	r2, [r7, #24]
 8010988:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801098a:	f7fd ff93 	bl	800e8b4 <disk_read>
 801098e:	4603      	mov	r3, r0
 8010990:	2b00      	cmp	r3, #0
 8010992:	d004      	beq.n	801099e <f_read+0x166>
 8010994:	68fb      	ldr	r3, [r7, #12]
 8010996:	2201      	movs	r2, #1
 8010998:	755a      	strb	r2, [r3, #21]
 801099a:	2301      	movs	r3, #1
 801099c:	e087      	b.n	8010aae <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 801099e:	68fb      	ldr	r3, [r7, #12]
 80109a0:	7d1b      	ldrb	r3, [r3, #20]
 80109a2:	b25b      	sxtb	r3, r3
 80109a4:	2b00      	cmp	r3, #0
 80109a6:	da14      	bge.n	80109d2 <f_read+0x19a>
 80109a8:	68fb      	ldr	r3, [r7, #12]
 80109aa:	6a1a      	ldr	r2, [r3, #32]
 80109ac:	69bb      	ldr	r3, [r7, #24]
 80109ae:	1ad3      	subs	r3, r2, r3
 80109b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80109b2:	429a      	cmp	r2, r3
 80109b4:	d90d      	bls.n	80109d2 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80109b6:	68fb      	ldr	r3, [r7, #12]
 80109b8:	6a1a      	ldr	r2, [r3, #32]
 80109ba:	69bb      	ldr	r3, [r7, #24]
 80109bc:	1ad3      	subs	r3, r2, r3
 80109be:	031b      	lsls	r3, r3, #12
 80109c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80109c2:	18d0      	adds	r0, r2, r3
 80109c4:	68fb      	ldr	r3, [r7, #12]
 80109c6:	3330      	adds	r3, #48	; 0x30
 80109c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80109cc:	4619      	mov	r1, r3
 80109ce:	f7fe f851 	bl	800ea74 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80109d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109d4:	031b      	lsls	r3, r3, #12
 80109d6:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 80109d8:	e050      	b.n	8010a7c <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80109da:	68fb      	ldr	r3, [r7, #12]
 80109dc:	6a1b      	ldr	r3, [r3, #32]
 80109de:	69ba      	ldr	r2, [r7, #24]
 80109e0:	429a      	cmp	r2, r3
 80109e2:	d02e      	beq.n	8010a42 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80109e4:	68fb      	ldr	r3, [r7, #12]
 80109e6:	7d1b      	ldrb	r3, [r3, #20]
 80109e8:	b25b      	sxtb	r3, r3
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	da18      	bge.n	8010a20 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80109ee:	697b      	ldr	r3, [r7, #20]
 80109f0:	7858      	ldrb	r0, [r3, #1]
 80109f2:	68fb      	ldr	r3, [r7, #12]
 80109f4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80109f8:	68fb      	ldr	r3, [r7, #12]
 80109fa:	6a1a      	ldr	r2, [r3, #32]
 80109fc:	2301      	movs	r3, #1
 80109fe:	f7fd ff79 	bl	800e8f4 <disk_write>
 8010a02:	4603      	mov	r3, r0
 8010a04:	2b00      	cmp	r3, #0
 8010a06:	d004      	beq.n	8010a12 <f_read+0x1da>
 8010a08:	68fb      	ldr	r3, [r7, #12]
 8010a0a:	2201      	movs	r2, #1
 8010a0c:	755a      	strb	r2, [r3, #21]
 8010a0e:	2301      	movs	r3, #1
 8010a10:	e04d      	b.n	8010aae <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8010a12:	68fb      	ldr	r3, [r7, #12]
 8010a14:	7d1b      	ldrb	r3, [r3, #20]
 8010a16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010a1a:	b2da      	uxtb	r2, r3
 8010a1c:	68fb      	ldr	r3, [r7, #12]
 8010a1e:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8010a20:	697b      	ldr	r3, [r7, #20]
 8010a22:	7858      	ldrb	r0, [r3, #1]
 8010a24:	68fb      	ldr	r3, [r7, #12]
 8010a26:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010a2a:	2301      	movs	r3, #1
 8010a2c:	69ba      	ldr	r2, [r7, #24]
 8010a2e:	f7fd ff41 	bl	800e8b4 <disk_read>
 8010a32:	4603      	mov	r3, r0
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	d004      	beq.n	8010a42 <f_read+0x20a>
 8010a38:	68fb      	ldr	r3, [r7, #12]
 8010a3a:	2201      	movs	r2, #1
 8010a3c:	755a      	strb	r2, [r3, #21]
 8010a3e:	2301      	movs	r3, #1
 8010a40:	e035      	b.n	8010aae <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8010a42:	68fb      	ldr	r3, [r7, #12]
 8010a44:	69ba      	ldr	r2, [r7, #24]
 8010a46:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8010a48:	68fb      	ldr	r3, [r7, #12]
 8010a4a:	699b      	ldr	r3, [r3, #24]
 8010a4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8010a50:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8010a54:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8010a56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	429a      	cmp	r2, r3
 8010a5c:	d901      	bls.n	8010a62 <f_read+0x22a>
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8010a62:	68fb      	ldr	r3, [r7, #12]
 8010a64:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8010a68:	68fb      	ldr	r3, [r7, #12]
 8010a6a:	699b      	ldr	r3, [r3, #24]
 8010a6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8010a70:	4413      	add	r3, r2
 8010a72:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010a74:	4619      	mov	r1, r3
 8010a76:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010a78:	f7fd fffc 	bl	800ea74 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8010a7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010a7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a80:	4413      	add	r3, r2
 8010a82:	627b      	str	r3, [r7, #36]	; 0x24
 8010a84:	68fb      	ldr	r3, [r7, #12]
 8010a86:	699a      	ldr	r2, [r3, #24]
 8010a88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a8a:	441a      	add	r2, r3
 8010a8c:	68fb      	ldr	r3, [r7, #12]
 8010a8e:	619a      	str	r2, [r3, #24]
 8010a90:	683b      	ldr	r3, [r7, #0]
 8010a92:	681a      	ldr	r2, [r3, #0]
 8010a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a96:	441a      	add	r2, r3
 8010a98:	683b      	ldr	r3, [r7, #0]
 8010a9a:	601a      	str	r2, [r3, #0]
 8010a9c:	687a      	ldr	r2, [r7, #4]
 8010a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010aa0:	1ad3      	subs	r3, r2, r3
 8010aa2:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8010aa4:	687b      	ldr	r3, [r7, #4]
 8010aa6:	2b00      	cmp	r3, #0
 8010aa8:	f47f af01 	bne.w	80108ae <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8010aac:	2300      	movs	r3, #0
}
 8010aae:	4618      	mov	r0, r3
 8010ab0:	3738      	adds	r7, #56	; 0x38
 8010ab2:	46bd      	mov	sp, r7
 8010ab4:	bd80      	pop	{r7, pc}

08010ab6 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8010ab6:	b580      	push	{r7, lr}
 8010ab8:	b08c      	sub	sp, #48	; 0x30
 8010aba:	af00      	add	r7, sp, #0
 8010abc:	60f8      	str	r0, [r7, #12]
 8010abe:	60b9      	str	r1, [r7, #8]
 8010ac0:	607a      	str	r2, [r7, #4]
 8010ac2:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8010ac4:	68bb      	ldr	r3, [r7, #8]
 8010ac6:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8010ac8:	683b      	ldr	r3, [r7, #0]
 8010aca:	2200      	movs	r2, #0
 8010acc:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8010ace:	68fb      	ldr	r3, [r7, #12]
 8010ad0:	f107 0210 	add.w	r2, r7, #16
 8010ad4:	4611      	mov	r1, r2
 8010ad6:	4618      	mov	r0, r3
 8010ad8:	f7ff fc74 	bl	80103c4 <validate>
 8010adc:	4603      	mov	r3, r0
 8010ade:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8010ae2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010ae6:	2b00      	cmp	r3, #0
 8010ae8:	d107      	bne.n	8010afa <f_write+0x44>
 8010aea:	68fb      	ldr	r3, [r7, #12]
 8010aec:	7d5b      	ldrb	r3, [r3, #21]
 8010aee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8010af2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	d002      	beq.n	8010b00 <f_write+0x4a>
 8010afa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010afe:	e14b      	b.n	8010d98 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	7d1b      	ldrb	r3, [r3, #20]
 8010b04:	f003 0302 	and.w	r3, r3, #2
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	d101      	bne.n	8010b10 <f_write+0x5a>
 8010b0c:	2307      	movs	r3, #7
 8010b0e:	e143      	b.n	8010d98 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	699a      	ldr	r2, [r3, #24]
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	441a      	add	r2, r3
 8010b18:	68fb      	ldr	r3, [r7, #12]
 8010b1a:	699b      	ldr	r3, [r3, #24]
 8010b1c:	429a      	cmp	r2, r3
 8010b1e:	f080 812d 	bcs.w	8010d7c <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8010b22:	68fb      	ldr	r3, [r7, #12]
 8010b24:	699b      	ldr	r3, [r3, #24]
 8010b26:	43db      	mvns	r3, r3
 8010b28:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8010b2a:	e127      	b.n	8010d7c <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8010b2c:	68fb      	ldr	r3, [r7, #12]
 8010b2e:	699b      	ldr	r3, [r3, #24]
 8010b30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	f040 80e3 	bne.w	8010d00 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8010b3a:	68fb      	ldr	r3, [r7, #12]
 8010b3c:	699b      	ldr	r3, [r3, #24]
 8010b3e:	0b1b      	lsrs	r3, r3, #12
 8010b40:	693a      	ldr	r2, [r7, #16]
 8010b42:	8952      	ldrh	r2, [r2, #10]
 8010b44:	3a01      	subs	r2, #1
 8010b46:	4013      	ands	r3, r2
 8010b48:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8010b4a:	69bb      	ldr	r3, [r7, #24]
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	d143      	bne.n	8010bd8 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8010b50:	68fb      	ldr	r3, [r7, #12]
 8010b52:	699b      	ldr	r3, [r3, #24]
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d10c      	bne.n	8010b72 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8010b58:	68fb      	ldr	r3, [r7, #12]
 8010b5a:	689b      	ldr	r3, [r3, #8]
 8010b5c:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8010b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b60:	2b00      	cmp	r3, #0
 8010b62:	d11a      	bne.n	8010b9a <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8010b64:	68fb      	ldr	r3, [r7, #12]
 8010b66:	2100      	movs	r1, #0
 8010b68:	4618      	mov	r0, r3
 8010b6a:	f7fe fc6a 	bl	800f442 <create_chain>
 8010b6e:	62b8      	str	r0, [r7, #40]	; 0x28
 8010b70:	e013      	b.n	8010b9a <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8010b72:	68fb      	ldr	r3, [r7, #12]
 8010b74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	d007      	beq.n	8010b8a <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8010b7a:	68fb      	ldr	r3, [r7, #12]
 8010b7c:	699b      	ldr	r3, [r3, #24]
 8010b7e:	4619      	mov	r1, r3
 8010b80:	68f8      	ldr	r0, [r7, #12]
 8010b82:	f7fe fcf6 	bl	800f572 <clmt_clust>
 8010b86:	62b8      	str	r0, [r7, #40]	; 0x28
 8010b88:	e007      	b.n	8010b9a <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8010b8a:	68fa      	ldr	r2, [r7, #12]
 8010b8c:	68fb      	ldr	r3, [r7, #12]
 8010b8e:	69db      	ldr	r3, [r3, #28]
 8010b90:	4619      	mov	r1, r3
 8010b92:	4610      	mov	r0, r2
 8010b94:	f7fe fc55 	bl	800f442 <create_chain>
 8010b98:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	f000 80f2 	beq.w	8010d86 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8010ba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ba4:	2b01      	cmp	r3, #1
 8010ba6:	d104      	bne.n	8010bb2 <f_write+0xfc>
 8010ba8:	68fb      	ldr	r3, [r7, #12]
 8010baa:	2202      	movs	r2, #2
 8010bac:	755a      	strb	r2, [r3, #21]
 8010bae:	2302      	movs	r3, #2
 8010bb0:	e0f2      	b.n	8010d98 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010bb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bb4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010bb8:	d104      	bne.n	8010bc4 <f_write+0x10e>
 8010bba:	68fb      	ldr	r3, [r7, #12]
 8010bbc:	2201      	movs	r2, #1
 8010bbe:	755a      	strb	r2, [r3, #21]
 8010bc0:	2301      	movs	r3, #1
 8010bc2:	e0e9      	b.n	8010d98 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8010bc4:	68fb      	ldr	r3, [r7, #12]
 8010bc6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010bc8:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8010bca:	68fb      	ldr	r3, [r7, #12]
 8010bcc:	689b      	ldr	r3, [r3, #8]
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d102      	bne.n	8010bd8 <f_write+0x122>
 8010bd2:	68fb      	ldr	r3, [r7, #12]
 8010bd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010bd6:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	7d1b      	ldrb	r3, [r3, #20]
 8010bdc:	b25b      	sxtb	r3, r3
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	da18      	bge.n	8010c14 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010be2:	693b      	ldr	r3, [r7, #16]
 8010be4:	7858      	ldrb	r0, [r3, #1]
 8010be6:	68fb      	ldr	r3, [r7, #12]
 8010be8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010bec:	68fb      	ldr	r3, [r7, #12]
 8010bee:	6a1a      	ldr	r2, [r3, #32]
 8010bf0:	2301      	movs	r3, #1
 8010bf2:	f7fd fe7f 	bl	800e8f4 <disk_write>
 8010bf6:	4603      	mov	r3, r0
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	d004      	beq.n	8010c06 <f_write+0x150>
 8010bfc:	68fb      	ldr	r3, [r7, #12]
 8010bfe:	2201      	movs	r2, #1
 8010c00:	755a      	strb	r2, [r3, #21]
 8010c02:	2301      	movs	r3, #1
 8010c04:	e0c8      	b.n	8010d98 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010c06:	68fb      	ldr	r3, [r7, #12]
 8010c08:	7d1b      	ldrb	r3, [r3, #20]
 8010c0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010c0e:	b2da      	uxtb	r2, r3
 8010c10:	68fb      	ldr	r3, [r7, #12]
 8010c12:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8010c14:	693a      	ldr	r2, [r7, #16]
 8010c16:	68fb      	ldr	r3, [r7, #12]
 8010c18:	69db      	ldr	r3, [r3, #28]
 8010c1a:	4619      	mov	r1, r3
 8010c1c:	4610      	mov	r0, r2
 8010c1e:	f7fe f9f3 	bl	800f008 <clust2sect>
 8010c22:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8010c24:	697b      	ldr	r3, [r7, #20]
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	d104      	bne.n	8010c34 <f_write+0x17e>
 8010c2a:	68fb      	ldr	r3, [r7, #12]
 8010c2c:	2202      	movs	r2, #2
 8010c2e:	755a      	strb	r2, [r3, #21]
 8010c30:	2302      	movs	r3, #2
 8010c32:	e0b1      	b.n	8010d98 <f_write+0x2e2>
			sect += csect;
 8010c34:	697a      	ldr	r2, [r7, #20]
 8010c36:	69bb      	ldr	r3, [r7, #24]
 8010c38:	4413      	add	r3, r2
 8010c3a:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	0b1b      	lsrs	r3, r3, #12
 8010c40:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8010c42:	6a3b      	ldr	r3, [r7, #32]
 8010c44:	2b00      	cmp	r3, #0
 8010c46:	d03c      	beq.n	8010cc2 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8010c48:	69ba      	ldr	r2, [r7, #24]
 8010c4a:	6a3b      	ldr	r3, [r7, #32]
 8010c4c:	4413      	add	r3, r2
 8010c4e:	693a      	ldr	r2, [r7, #16]
 8010c50:	8952      	ldrh	r2, [r2, #10]
 8010c52:	4293      	cmp	r3, r2
 8010c54:	d905      	bls.n	8010c62 <f_write+0x1ac>
					cc = fs->csize - csect;
 8010c56:	693b      	ldr	r3, [r7, #16]
 8010c58:	895b      	ldrh	r3, [r3, #10]
 8010c5a:	461a      	mov	r2, r3
 8010c5c:	69bb      	ldr	r3, [r7, #24]
 8010c5e:	1ad3      	subs	r3, r2, r3
 8010c60:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010c62:	693b      	ldr	r3, [r7, #16]
 8010c64:	7858      	ldrb	r0, [r3, #1]
 8010c66:	6a3b      	ldr	r3, [r7, #32]
 8010c68:	697a      	ldr	r2, [r7, #20]
 8010c6a:	69f9      	ldr	r1, [r7, #28]
 8010c6c:	f7fd fe42 	bl	800e8f4 <disk_write>
 8010c70:	4603      	mov	r3, r0
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	d004      	beq.n	8010c80 <f_write+0x1ca>
 8010c76:	68fb      	ldr	r3, [r7, #12]
 8010c78:	2201      	movs	r2, #1
 8010c7a:	755a      	strb	r2, [r3, #21]
 8010c7c:	2301      	movs	r3, #1
 8010c7e:	e08b      	b.n	8010d98 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8010c80:	68fb      	ldr	r3, [r7, #12]
 8010c82:	6a1a      	ldr	r2, [r3, #32]
 8010c84:	697b      	ldr	r3, [r7, #20]
 8010c86:	1ad3      	subs	r3, r2, r3
 8010c88:	6a3a      	ldr	r2, [r7, #32]
 8010c8a:	429a      	cmp	r2, r3
 8010c8c:	d915      	bls.n	8010cba <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8010c8e:	68fb      	ldr	r3, [r7, #12]
 8010c90:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8010c94:	68fb      	ldr	r3, [r7, #12]
 8010c96:	6a1a      	ldr	r2, [r3, #32]
 8010c98:	697b      	ldr	r3, [r7, #20]
 8010c9a:	1ad3      	subs	r3, r2, r3
 8010c9c:	031b      	lsls	r3, r3, #12
 8010c9e:	69fa      	ldr	r2, [r7, #28]
 8010ca0:	4413      	add	r3, r2
 8010ca2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8010ca6:	4619      	mov	r1, r3
 8010ca8:	f7fd fee4 	bl	800ea74 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8010cac:	68fb      	ldr	r3, [r7, #12]
 8010cae:	7d1b      	ldrb	r3, [r3, #20]
 8010cb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010cb4:	b2da      	uxtb	r2, r3
 8010cb6:	68fb      	ldr	r3, [r7, #12]
 8010cb8:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8010cba:	6a3b      	ldr	r3, [r7, #32]
 8010cbc:	031b      	lsls	r3, r3, #12
 8010cbe:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8010cc0:	e03f      	b.n	8010d42 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010cc2:	68fb      	ldr	r3, [r7, #12]
 8010cc4:	6a1b      	ldr	r3, [r3, #32]
 8010cc6:	697a      	ldr	r2, [r7, #20]
 8010cc8:	429a      	cmp	r2, r3
 8010cca:	d016      	beq.n	8010cfa <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8010ccc:	68fb      	ldr	r3, [r7, #12]
 8010cce:	699a      	ldr	r2, [r3, #24]
 8010cd0:	68fb      	ldr	r3, [r7, #12]
 8010cd2:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010cd4:	429a      	cmp	r2, r3
 8010cd6:	d210      	bcs.n	8010cfa <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8010cd8:	693b      	ldr	r3, [r7, #16]
 8010cda:	7858      	ldrb	r0, [r3, #1]
 8010cdc:	68fb      	ldr	r3, [r7, #12]
 8010cde:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010ce2:	2301      	movs	r3, #1
 8010ce4:	697a      	ldr	r2, [r7, #20]
 8010ce6:	f7fd fde5 	bl	800e8b4 <disk_read>
 8010cea:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	d004      	beq.n	8010cfa <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8010cf0:	68fb      	ldr	r3, [r7, #12]
 8010cf2:	2201      	movs	r2, #1
 8010cf4:	755a      	strb	r2, [r3, #21]
 8010cf6:	2301      	movs	r3, #1
 8010cf8:	e04e      	b.n	8010d98 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8010cfa:	68fb      	ldr	r3, [r7, #12]
 8010cfc:	697a      	ldr	r2, [r7, #20]
 8010cfe:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8010d00:	68fb      	ldr	r3, [r7, #12]
 8010d02:	699b      	ldr	r3, [r3, #24]
 8010d04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8010d08:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8010d0c:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8010d0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	429a      	cmp	r2, r3
 8010d14:	d901      	bls.n	8010d1a <f_write+0x264>
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8010d1a:	68fb      	ldr	r3, [r7, #12]
 8010d1c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8010d20:	68fb      	ldr	r3, [r7, #12]
 8010d22:	699b      	ldr	r3, [r3, #24]
 8010d24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8010d28:	4413      	add	r3, r2
 8010d2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010d2c:	69f9      	ldr	r1, [r7, #28]
 8010d2e:	4618      	mov	r0, r3
 8010d30:	f7fd fea0 	bl	800ea74 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8010d34:	68fb      	ldr	r3, [r7, #12]
 8010d36:	7d1b      	ldrb	r3, [r3, #20]
 8010d38:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8010d3c:	b2da      	uxtb	r2, r3
 8010d3e:	68fb      	ldr	r3, [r7, #12]
 8010d40:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8010d42:	69fa      	ldr	r2, [r7, #28]
 8010d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d46:	4413      	add	r3, r2
 8010d48:	61fb      	str	r3, [r7, #28]
 8010d4a:	68fb      	ldr	r3, [r7, #12]
 8010d4c:	699a      	ldr	r2, [r3, #24]
 8010d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d50:	441a      	add	r2, r3
 8010d52:	68fb      	ldr	r3, [r7, #12]
 8010d54:	619a      	str	r2, [r3, #24]
 8010d56:	68fb      	ldr	r3, [r7, #12]
 8010d58:	68da      	ldr	r2, [r3, #12]
 8010d5a:	68fb      	ldr	r3, [r7, #12]
 8010d5c:	699b      	ldr	r3, [r3, #24]
 8010d5e:	429a      	cmp	r2, r3
 8010d60:	bf38      	it	cc
 8010d62:	461a      	movcc	r2, r3
 8010d64:	68fb      	ldr	r3, [r7, #12]
 8010d66:	60da      	str	r2, [r3, #12]
 8010d68:	683b      	ldr	r3, [r7, #0]
 8010d6a:	681a      	ldr	r2, [r3, #0]
 8010d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d6e:	441a      	add	r2, r3
 8010d70:	683b      	ldr	r3, [r7, #0]
 8010d72:	601a      	str	r2, [r3, #0]
 8010d74:	687a      	ldr	r2, [r7, #4]
 8010d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d78:	1ad3      	subs	r3, r2, r3
 8010d7a:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	2b00      	cmp	r3, #0
 8010d80:	f47f aed4 	bne.w	8010b2c <f_write+0x76>
 8010d84:	e000      	b.n	8010d88 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010d86:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8010d88:	68fb      	ldr	r3, [r7, #12]
 8010d8a:	7d1b      	ldrb	r3, [r3, #20]
 8010d8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010d90:	b2da      	uxtb	r2, r3
 8010d92:	68fb      	ldr	r3, [r7, #12]
 8010d94:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8010d96:	2300      	movs	r3, #0
}
 8010d98:	4618      	mov	r0, r3
 8010d9a:	3730      	adds	r7, #48	; 0x30
 8010d9c:	46bd      	mov	sp, r7
 8010d9e:	bd80      	pop	{r7, pc}

08010da0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8010da0:	b580      	push	{r7, lr}
 8010da2:	b086      	sub	sp, #24
 8010da4:	af00      	add	r7, sp, #0
 8010da6:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	f107 0208 	add.w	r2, r7, #8
 8010dae:	4611      	mov	r1, r2
 8010db0:	4618      	mov	r0, r3
 8010db2:	f7ff fb07 	bl	80103c4 <validate>
 8010db6:	4603      	mov	r3, r0
 8010db8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010dba:	7dfb      	ldrb	r3, [r7, #23]
 8010dbc:	2b00      	cmp	r3, #0
 8010dbe:	d168      	bne.n	8010e92 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	7d1b      	ldrb	r3, [r3, #20]
 8010dc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	d062      	beq.n	8010e92 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	7d1b      	ldrb	r3, [r3, #20]
 8010dd0:	b25b      	sxtb	r3, r3
 8010dd2:	2b00      	cmp	r3, #0
 8010dd4:	da15      	bge.n	8010e02 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8010dd6:	68bb      	ldr	r3, [r7, #8]
 8010dd8:	7858      	ldrb	r0, [r3, #1]
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	6a1a      	ldr	r2, [r3, #32]
 8010de4:	2301      	movs	r3, #1
 8010de6:	f7fd fd85 	bl	800e8f4 <disk_write>
 8010dea:	4603      	mov	r3, r0
 8010dec:	2b00      	cmp	r3, #0
 8010dee:	d001      	beq.n	8010df4 <f_sync+0x54>
 8010df0:	2301      	movs	r3, #1
 8010df2:	e04f      	b.n	8010e94 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	7d1b      	ldrb	r3, [r3, #20]
 8010df8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010dfc:	b2da      	uxtb	r2, r3
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8010e02:	f7fd fc49 	bl	800e698 <get_fattime>
 8010e06:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8010e08:	68ba      	ldr	r2, [r7, #8]
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010e0e:	4619      	mov	r1, r3
 8010e10:	4610      	mov	r0, r2
 8010e12:	f7fe f85d 	bl	800eed0 <move_window>
 8010e16:	4603      	mov	r3, r0
 8010e18:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8010e1a:	7dfb      	ldrb	r3, [r7, #23]
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	d138      	bne.n	8010e92 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010e24:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8010e26:	68fb      	ldr	r3, [r7, #12]
 8010e28:	330b      	adds	r3, #11
 8010e2a:	781a      	ldrb	r2, [r3, #0]
 8010e2c:	68fb      	ldr	r3, [r7, #12]
 8010e2e:	330b      	adds	r3, #11
 8010e30:	f042 0220 	orr.w	r2, r2, #32
 8010e34:	b2d2      	uxtb	r2, r2
 8010e36:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8010e38:	687b      	ldr	r3, [r7, #4]
 8010e3a:	6818      	ldr	r0, [r3, #0]
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	689b      	ldr	r3, [r3, #8]
 8010e40:	461a      	mov	r2, r3
 8010e42:	68f9      	ldr	r1, [r7, #12]
 8010e44:	f7fe fd6f 	bl	800f926 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8010e48:	68fb      	ldr	r3, [r7, #12]
 8010e4a:	f103 021c 	add.w	r2, r3, #28
 8010e4e:	687b      	ldr	r3, [r7, #4]
 8010e50:	68db      	ldr	r3, [r3, #12]
 8010e52:	4619      	mov	r1, r3
 8010e54:	4610      	mov	r0, r2
 8010e56:	f7fd fde1 	bl	800ea1c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8010e5a:	68fb      	ldr	r3, [r7, #12]
 8010e5c:	3316      	adds	r3, #22
 8010e5e:	6939      	ldr	r1, [r7, #16]
 8010e60:	4618      	mov	r0, r3
 8010e62:	f7fd fddb 	bl	800ea1c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8010e66:	68fb      	ldr	r3, [r7, #12]
 8010e68:	3312      	adds	r3, #18
 8010e6a:	2100      	movs	r1, #0
 8010e6c:	4618      	mov	r0, r3
 8010e6e:	f7fd fdba 	bl	800e9e6 <st_word>
					fs->wflag = 1;
 8010e72:	68bb      	ldr	r3, [r7, #8]
 8010e74:	2201      	movs	r2, #1
 8010e76:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8010e78:	68bb      	ldr	r3, [r7, #8]
 8010e7a:	4618      	mov	r0, r3
 8010e7c:	f7fe f856 	bl	800ef2c <sync_fs>
 8010e80:	4603      	mov	r3, r0
 8010e82:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	7d1b      	ldrb	r3, [r3, #20]
 8010e88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010e8c:	b2da      	uxtb	r2, r3
 8010e8e:	687b      	ldr	r3, [r7, #4]
 8010e90:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8010e92:	7dfb      	ldrb	r3, [r7, #23]
}
 8010e94:	4618      	mov	r0, r3
 8010e96:	3718      	adds	r7, #24
 8010e98:	46bd      	mov	sp, r7
 8010e9a:	bd80      	pop	{r7, pc}

08010e9c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8010e9c:	b580      	push	{r7, lr}
 8010e9e:	b084      	sub	sp, #16
 8010ea0:	af00      	add	r7, sp, #0
 8010ea2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8010ea4:	6878      	ldr	r0, [r7, #4]
 8010ea6:	f7ff ff7b 	bl	8010da0 <f_sync>
 8010eaa:	4603      	mov	r3, r0
 8010eac:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8010eae:	7bfb      	ldrb	r3, [r7, #15]
 8010eb0:	2b00      	cmp	r3, #0
 8010eb2:	d118      	bne.n	8010ee6 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	f107 0208 	add.w	r2, r7, #8
 8010eba:	4611      	mov	r1, r2
 8010ebc:	4618      	mov	r0, r3
 8010ebe:	f7ff fa81 	bl	80103c4 <validate>
 8010ec2:	4603      	mov	r3, r0
 8010ec4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8010ec6:	7bfb      	ldrb	r3, [r7, #15]
 8010ec8:	2b00      	cmp	r3, #0
 8010eca:	d10c      	bne.n	8010ee6 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	691b      	ldr	r3, [r3, #16]
 8010ed0:	4618      	mov	r0, r3
 8010ed2:	f7fd ff59 	bl	800ed88 <dec_lock>
 8010ed6:	4603      	mov	r3, r0
 8010ed8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8010eda:	7bfb      	ldrb	r3, [r7, #15]
 8010edc:	2b00      	cmp	r3, #0
 8010ede:	d102      	bne.n	8010ee6 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	2200      	movs	r2, #0
 8010ee4:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8010ee6:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ee8:	4618      	mov	r0, r3
 8010eea:	3710      	adds	r7, #16
 8010eec:	46bd      	mov	sp, r7
 8010eee:	bd80      	pop	{r7, pc}

08010ef0 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8010ef0:	b580      	push	{r7, lr}
 8010ef2:	b086      	sub	sp, #24
 8010ef4:	af00      	add	r7, sp, #0
 8010ef6:	6078      	str	r0, [r7, #4]
 8010ef8:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	2b00      	cmp	r3, #0
 8010efe:	d101      	bne.n	8010f04 <f_opendir+0x14>
 8010f00:	2309      	movs	r3, #9
 8010f02:	e064      	b.n	8010fce <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 8010f08:	f107 010c 	add.w	r1, r7, #12
 8010f0c:	463b      	mov	r3, r7
 8010f0e:	2200      	movs	r2, #0
 8010f10:	4618      	mov	r0, r3
 8010f12:	f7ff f80b 	bl	800ff2c <find_volume>
 8010f16:	4603      	mov	r3, r0
 8010f18:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010f1a:	7dfb      	ldrb	r3, [r7, #23]
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	d14f      	bne.n	8010fc0 <f_opendir+0xd0>
		obj->fs = fs;
 8010f20:	68fa      	ldr	r2, [r7, #12]
 8010f22:	693b      	ldr	r3, [r7, #16]
 8010f24:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8010f26:	683b      	ldr	r3, [r7, #0]
 8010f28:	4619      	mov	r1, r3
 8010f2a:	6878      	ldr	r0, [r7, #4]
 8010f2c:	f7fe fef2 	bl	800fd14 <follow_path>
 8010f30:	4603      	mov	r3, r0
 8010f32:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 8010f34:	7dfb      	ldrb	r3, [r7, #23]
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d13d      	bne.n	8010fb6 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8010f3a:	687b      	ldr	r3, [r7, #4]
 8010f3c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010f40:	b25b      	sxtb	r3, r3
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	db12      	blt.n	8010f6c <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8010f46:	693b      	ldr	r3, [r7, #16]
 8010f48:	799b      	ldrb	r3, [r3, #6]
 8010f4a:	f003 0310 	and.w	r3, r3, #16
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	d00a      	beq.n	8010f68 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8010f52:	68fa      	ldr	r2, [r7, #12]
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	6a1b      	ldr	r3, [r3, #32]
 8010f58:	4619      	mov	r1, r3
 8010f5a:	4610      	mov	r0, r2
 8010f5c:	f7fe fcc4 	bl	800f8e8 <ld_clust>
 8010f60:	4602      	mov	r2, r0
 8010f62:	693b      	ldr	r3, [r7, #16]
 8010f64:	609a      	str	r2, [r3, #8]
 8010f66:	e001      	b.n	8010f6c <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8010f68:	2305      	movs	r3, #5
 8010f6a:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 8010f6c:	7dfb      	ldrb	r3, [r7, #23]
 8010f6e:	2b00      	cmp	r3, #0
 8010f70:	d121      	bne.n	8010fb6 <f_opendir+0xc6>
				obj->id = fs->id;
 8010f72:	68fb      	ldr	r3, [r7, #12]
 8010f74:	88da      	ldrh	r2, [r3, #6]
 8010f76:	693b      	ldr	r3, [r7, #16]
 8010f78:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8010f7a:	2100      	movs	r1, #0
 8010f7c:	6878      	ldr	r0, [r7, #4]
 8010f7e:	f7fe fb2c 	bl	800f5da <dir_sdi>
 8010f82:	4603      	mov	r3, r0
 8010f84:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 8010f86:	7dfb      	ldrb	r3, [r7, #23]
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d114      	bne.n	8010fb6 <f_opendir+0xc6>
					if (obj->sclust) {
 8010f8c:	693b      	ldr	r3, [r7, #16]
 8010f8e:	689b      	ldr	r3, [r3, #8]
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d00d      	beq.n	8010fb0 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8010f94:	2100      	movs	r1, #0
 8010f96:	6878      	ldr	r0, [r7, #4]
 8010f98:	f7fd fe68 	bl	800ec6c <inc_lock>
 8010f9c:	4602      	mov	r2, r0
 8010f9e:	693b      	ldr	r3, [r7, #16]
 8010fa0:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 8010fa2:	693b      	ldr	r3, [r7, #16]
 8010fa4:	691b      	ldr	r3, [r3, #16]
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	d105      	bne.n	8010fb6 <f_opendir+0xc6>
 8010faa:	2312      	movs	r3, #18
 8010fac:	75fb      	strb	r3, [r7, #23]
 8010fae:	e002      	b.n	8010fb6 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 8010fb0:	693b      	ldr	r3, [r7, #16]
 8010fb2:	2200      	movs	r2, #0
 8010fb4:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8010fb6:	7dfb      	ldrb	r3, [r7, #23]
 8010fb8:	2b04      	cmp	r3, #4
 8010fba:	d101      	bne.n	8010fc0 <f_opendir+0xd0>
 8010fbc:	2305      	movs	r3, #5
 8010fbe:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8010fc0:	7dfb      	ldrb	r3, [r7, #23]
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	d002      	beq.n	8010fcc <f_opendir+0xdc>
 8010fc6:	693b      	ldr	r3, [r7, #16]
 8010fc8:	2200      	movs	r2, #0
 8010fca:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8010fcc:	7dfb      	ldrb	r3, [r7, #23]
}
 8010fce:	4618      	mov	r0, r3
 8010fd0:	3718      	adds	r7, #24
 8010fd2:	46bd      	mov	sp, r7
 8010fd4:	bd80      	pop	{r7, pc}

08010fd6 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8010fd6:	b580      	push	{r7, lr}
 8010fd8:	b084      	sub	sp, #16
 8010fda:	af00      	add	r7, sp, #0
 8010fdc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 8010fde:	687b      	ldr	r3, [r7, #4]
 8010fe0:	f107 0208 	add.w	r2, r7, #8
 8010fe4:	4611      	mov	r1, r2
 8010fe6:	4618      	mov	r0, r3
 8010fe8:	f7ff f9ec 	bl	80103c4 <validate>
 8010fec:	4603      	mov	r3, r0
 8010fee:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8010ff0:	7bfb      	ldrb	r3, [r7, #15]
 8010ff2:	2b00      	cmp	r3, #0
 8010ff4:	d110      	bne.n	8011018 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 8010ff6:	687b      	ldr	r3, [r7, #4]
 8010ff8:	691b      	ldr	r3, [r3, #16]
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	d006      	beq.n	801100c <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 8010ffe:	687b      	ldr	r3, [r7, #4]
 8011000:	691b      	ldr	r3, [r3, #16]
 8011002:	4618      	mov	r0, r3
 8011004:	f7fd fec0 	bl	800ed88 <dec_lock>
 8011008:	4603      	mov	r3, r0
 801100a:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 801100c:	7bfb      	ldrb	r3, [r7, #15]
 801100e:	2b00      	cmp	r3, #0
 8011010:	d102      	bne.n	8011018 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	2200      	movs	r2, #0
 8011016:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 8011018:	7bfb      	ldrb	r3, [r7, #15]
}
 801101a:	4618      	mov	r0, r3
 801101c:	3710      	adds	r7, #16
 801101e:	46bd      	mov	sp, r7
 8011020:	bd80      	pop	{r7, pc}

08011022 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8011022:	b580      	push	{r7, lr}
 8011024:	b084      	sub	sp, #16
 8011026:	af00      	add	r7, sp, #0
 8011028:	6078      	str	r0, [r7, #4]
 801102a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 801102c:	687b      	ldr	r3, [r7, #4]
 801102e:	f107 0208 	add.w	r2, r7, #8
 8011032:	4611      	mov	r1, r2
 8011034:	4618      	mov	r0, r3
 8011036:	f7ff f9c5 	bl	80103c4 <validate>
 801103a:	4603      	mov	r3, r0
 801103c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801103e:	7bfb      	ldrb	r3, [r7, #15]
 8011040:	2b00      	cmp	r3, #0
 8011042:	d126      	bne.n	8011092 <f_readdir+0x70>
		if (!fno) {
 8011044:	683b      	ldr	r3, [r7, #0]
 8011046:	2b00      	cmp	r3, #0
 8011048:	d106      	bne.n	8011058 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 801104a:	2100      	movs	r1, #0
 801104c:	6878      	ldr	r0, [r7, #4]
 801104e:	f7fe fac4 	bl	800f5da <dir_sdi>
 8011052:	4603      	mov	r3, r0
 8011054:	73fb      	strb	r3, [r7, #15]
 8011056:	e01c      	b.n	8011092 <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 8011058:	2100      	movs	r1, #0
 801105a:	6878      	ldr	r0, [r7, #4]
 801105c:	f7fe fc83 	bl	800f966 <dir_read>
 8011060:	4603      	mov	r3, r0
 8011062:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 8011064:	7bfb      	ldrb	r3, [r7, #15]
 8011066:	2b04      	cmp	r3, #4
 8011068:	d101      	bne.n	801106e <f_readdir+0x4c>
 801106a:	2300      	movs	r3, #0
 801106c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 801106e:	7bfb      	ldrb	r3, [r7, #15]
 8011070:	2b00      	cmp	r3, #0
 8011072:	d10e      	bne.n	8011092 <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 8011074:	6839      	ldr	r1, [r7, #0]
 8011076:	6878      	ldr	r0, [r7, #4]
 8011078:	f7fe fd59 	bl	800fb2e <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 801107c:	2100      	movs	r1, #0
 801107e:	6878      	ldr	r0, [r7, #4]
 8011080:	f7fe fb26 	bl	800f6d0 <dir_next>
 8011084:	4603      	mov	r3, r0
 8011086:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 8011088:	7bfb      	ldrb	r3, [r7, #15]
 801108a:	2b04      	cmp	r3, #4
 801108c:	d101      	bne.n	8011092 <f_readdir+0x70>
 801108e:	2300      	movs	r3, #0
 8011090:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 8011092:	7bfb      	ldrb	r3, [r7, #15]
}
 8011094:	4618      	mov	r0, r3
 8011096:	3710      	adds	r7, #16
 8011098:	46bd      	mov	sp, r7
 801109a:	bd80      	pop	{r7, pc}

0801109c <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 801109c:	b590      	push	{r4, r7, lr}
 801109e:	b09d      	sub	sp, #116	; 0x74
 80110a0:	af00      	add	r7, sp, #0
 80110a2:	60f8      	str	r0, [r7, #12]
 80110a4:	607a      	str	r2, [r7, #4]
 80110a6:	603b      	str	r3, [r7, #0]
 80110a8:	460b      	mov	r3, r1
 80110aa:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 80110ac:	2301      	movs	r3, #1
 80110ae:	647b      	str	r3, [r7, #68]	; 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 80110b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80110b4:	643b      	str	r3, [r7, #64]	; 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 80110b6:	f107 030c 	add.w	r3, r7, #12
 80110ba:	4618      	mov	r0, r3
 80110bc:	f7fe fe9b 	bl	800fdf6 <get_ldnumber>
 80110c0:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80110c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	da02      	bge.n	80110ce <f_mkfs+0x32>
 80110c8:	230b      	movs	r3, #11
 80110ca:	f000 bc0d 	b.w	80118e8 <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 80110ce:	4a94      	ldr	r2, [pc, #592]	; (8011320 <f_mkfs+0x284>)
 80110d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80110d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	d005      	beq.n	80110e6 <f_mkfs+0x4a>
 80110da:	4a91      	ldr	r2, [pc, #580]	; (8011320 <f_mkfs+0x284>)
 80110dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80110de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80110e2:	2200      	movs	r2, #0
 80110e4:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 80110e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80110e8:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 80110ec:	2300      	movs	r3, #0
 80110ee:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 80110f2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80110f6:	4618      	mov	r0, r3
 80110f8:	f7fd fbb6 	bl	800e868 <disk_initialize>
 80110fc:	4603      	mov	r3, r0
 80110fe:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 8011102:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8011106:	f003 0301 	and.w	r3, r3, #1
 801110a:	2b00      	cmp	r3, #0
 801110c:	d001      	beq.n	8011112 <f_mkfs+0x76>
 801110e:	2303      	movs	r3, #3
 8011110:	e3ea      	b.n	80118e8 <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 8011112:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8011116:	f003 0304 	and.w	r3, r3, #4
 801111a:	2b00      	cmp	r3, #0
 801111c:	d001      	beq.n	8011122 <f_mkfs+0x86>
 801111e:	230a      	movs	r3, #10
 8011120:	e3e2      	b.n	80118e8 <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 8011122:	f107 0214 	add.w	r2, r7, #20
 8011126:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 801112a:	2103      	movs	r1, #3
 801112c:	4618      	mov	r0, r3
 801112e:	f7fd fc01 	bl	800e934 <disk_ioctl>
 8011132:	4603      	mov	r3, r0
 8011134:	2b00      	cmp	r3, #0
 8011136:	d10c      	bne.n	8011152 <f_mkfs+0xb6>
 8011138:	697b      	ldr	r3, [r7, #20]
 801113a:	2b00      	cmp	r3, #0
 801113c:	d009      	beq.n	8011152 <f_mkfs+0xb6>
 801113e:	697b      	ldr	r3, [r7, #20]
 8011140:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8011144:	d805      	bhi.n	8011152 <f_mkfs+0xb6>
 8011146:	697b      	ldr	r3, [r7, #20]
 8011148:	1e5a      	subs	r2, r3, #1
 801114a:	697b      	ldr	r3, [r7, #20]
 801114c:	4013      	ands	r3, r2
 801114e:	2b00      	cmp	r3, #0
 8011150:	d001      	beq.n	8011156 <f_mkfs+0xba>
 8011152:	2301      	movs	r3, #1
 8011154:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 8011156:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801115a:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 801115c:	687b      	ldr	r3, [r7, #4]
 801115e:	2b00      	cmp	r3, #0
 8011160:	d003      	beq.n	801116a <f_mkfs+0xce>
 8011162:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8011164:	687a      	ldr	r2, [r7, #4]
 8011166:	429a      	cmp	r2, r3
 8011168:	d309      	bcc.n	801117e <f_mkfs+0xe2>
 801116a:	687b      	ldr	r3, [r7, #4]
 801116c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8011170:	d805      	bhi.n	801117e <f_mkfs+0xe2>
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	1e5a      	subs	r2, r3, #1
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	4013      	ands	r3, r2
 801117a:	2b00      	cmp	r3, #0
 801117c:	d001      	beq.n	8011182 <f_mkfs+0xe6>
 801117e:	2313      	movs	r3, #19
 8011180:	e3b2      	b.n	80118e8 <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 8011182:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8011184:	687a      	ldr	r2, [r7, #4]
 8011186:	fbb2 f3f3 	udiv	r3, r2, r3
 801118a:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 801118c:	683b      	ldr	r3, [r7, #0]
 801118e:	633b      	str	r3, [r7, #48]	; 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 8011190:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8011192:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8011196:	fbb2 f3f3 	udiv	r3, r2, r3
 801119a:	62fb      	str	r3, [r7, #44]	; 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 801119c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 801119e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111a0:	fb02 f303 	mul.w	r3, r2, r3
 80111a4:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 80111a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	d101      	bne.n	80111b0 <f_mkfs+0x114>
 80111ac:	230e      	movs	r3, #14
 80111ae:	e39b      	b.n	80118e8 <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 80111b0:	f107 0210 	add.w	r2, r7, #16
 80111b4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80111b8:	2101      	movs	r1, #1
 80111ba:	4618      	mov	r0, r3
 80111bc:	f7fd fbba 	bl	800e934 <disk_ioctl>
 80111c0:	4603      	mov	r3, r0
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d001      	beq.n	80111ca <f_mkfs+0x12e>
 80111c6:	2301      	movs	r3, #1
 80111c8:	e38e      	b.n	80118e8 <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 80111ca:	7afb      	ldrb	r3, [r7, #11]
 80111cc:	f003 0308 	and.w	r3, r3, #8
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	d001      	beq.n	80111d8 <f_mkfs+0x13c>
 80111d4:	2300      	movs	r3, #0
 80111d6:	e000      	b.n	80111da <f_mkfs+0x13e>
 80111d8:	233f      	movs	r3, #63	; 0x3f
 80111da:	627b      	str	r3, [r7, #36]	; 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 80111dc:	693b      	ldr	r3, [r7, #16]
 80111de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80111e0:	429a      	cmp	r2, r3
 80111e2:	d901      	bls.n	80111e8 <f_mkfs+0x14c>
 80111e4:	230e      	movs	r3, #14
 80111e6:	e37f      	b.n	80118e8 <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 80111e8:	693a      	ldr	r2, [r7, #16]
 80111ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111ec:	1ad3      	subs	r3, r2, r3
 80111ee:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 80111f0:	693b      	ldr	r3, [r7, #16]
 80111f2:	2b7f      	cmp	r3, #127	; 0x7f
 80111f4:	d801      	bhi.n	80111fa <f_mkfs+0x15e>
 80111f6:	230e      	movs	r3, #14
 80111f8:	e376      	b.n	80118e8 <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 80111fa:	687b      	ldr	r3, [r7, #4]
 80111fc:	2b80      	cmp	r3, #128	; 0x80
 80111fe:	d901      	bls.n	8011204 <f_mkfs+0x168>
 8011200:	2313      	movs	r3, #19
 8011202:	e371      	b.n	80118e8 <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 8011204:	7afb      	ldrb	r3, [r7, #11]
 8011206:	f003 0302 	and.w	r3, r3, #2
 801120a:	2b00      	cmp	r3, #0
 801120c:	d00d      	beq.n	801122a <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 801120e:	7afb      	ldrb	r3, [r7, #11]
 8011210:	f003 0307 	and.w	r3, r3, #7
 8011214:	2b02      	cmp	r3, #2
 8011216:	d004      	beq.n	8011222 <f_mkfs+0x186>
 8011218:	7afb      	ldrb	r3, [r7, #11]
 801121a:	f003 0301 	and.w	r3, r3, #1
 801121e:	2b00      	cmp	r3, #0
 8011220:	d103      	bne.n	801122a <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 8011222:	2303      	movs	r3, #3
 8011224:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8011228:	e009      	b.n	801123e <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 801122a:	7afb      	ldrb	r3, [r7, #11]
 801122c:	f003 0301 	and.w	r3, r3, #1
 8011230:	2b00      	cmp	r3, #0
 8011232:	d101      	bne.n	8011238 <f_mkfs+0x19c>
 8011234:	2313      	movs	r3, #19
 8011236:	e357      	b.n	80118e8 <f_mkfs+0x84c>
		fmt = FS_FAT16;
 8011238:	2302      	movs	r3, #2
 801123a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	653b      	str	r3, [r7, #80]	; 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 8011242:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011246:	2b03      	cmp	r3, #3
 8011248:	d13c      	bne.n	80112c4 <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 801124a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801124c:	2b00      	cmp	r3, #0
 801124e:	d11b      	bne.n	8011288 <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 8011250:	693b      	ldr	r3, [r7, #16]
 8011252:	0c5b      	lsrs	r3, r3, #17
 8011254:	65fb      	str	r3, [r7, #92]	; 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 8011256:	2300      	movs	r3, #0
 8011258:	64bb      	str	r3, [r7, #72]	; 0x48
 801125a:	2301      	movs	r3, #1
 801125c:	653b      	str	r3, [r7, #80]	; 0x50
 801125e:	e005      	b.n	801126c <f_mkfs+0x1d0>
 8011260:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011262:	3301      	adds	r3, #1
 8011264:	64bb      	str	r3, [r7, #72]	; 0x48
 8011266:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011268:	005b      	lsls	r3, r3, #1
 801126a:	653b      	str	r3, [r7, #80]	; 0x50
 801126c:	4a2d      	ldr	r2, [pc, #180]	; (8011324 <f_mkfs+0x288>)
 801126e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011270:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011274:	2b00      	cmp	r3, #0
 8011276:	d007      	beq.n	8011288 <f_mkfs+0x1ec>
 8011278:	4a2a      	ldr	r2, [pc, #168]	; (8011324 <f_mkfs+0x288>)
 801127a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801127c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011280:	461a      	mov	r2, r3
 8011282:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011284:	4293      	cmp	r3, r2
 8011286:	d2eb      	bcs.n	8011260 <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 8011288:	693a      	ldr	r2, [r7, #16]
 801128a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801128c:	fbb2 f3f3 	udiv	r3, r2, r3
 8011290:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 8011292:	6a3b      	ldr	r3, [r7, #32]
 8011294:	3302      	adds	r3, #2
 8011296:	009a      	lsls	r2, r3, #2
 8011298:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801129a:	4413      	add	r3, r2
 801129c:	1e5a      	subs	r2, r3, #1
 801129e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80112a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80112a4:	66bb      	str	r3, [r7, #104]	; 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 80112a6:	2320      	movs	r3, #32
 80112a8:	657b      	str	r3, [r7, #84]	; 0x54
				sz_dir = 0;		/* No static directory */
 80112aa:	2300      	movs	r3, #0
 80112ac:	66fb      	str	r3, [r7, #108]	; 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 80112ae:	6a3b      	ldr	r3, [r7, #32]
 80112b0:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80112b4:	4293      	cmp	r3, r2
 80112b6:	d903      	bls.n	80112c0 <f_mkfs+0x224>
 80112b8:	6a3b      	ldr	r3, [r7, #32]
 80112ba:	4a1b      	ldr	r2, [pc, #108]	; (8011328 <f_mkfs+0x28c>)
 80112bc:	4293      	cmp	r3, r2
 80112be:	d952      	bls.n	8011366 <f_mkfs+0x2ca>
 80112c0:	230e      	movs	r3, #14
 80112c2:	e311      	b.n	80118e8 <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 80112c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80112c6:	2b00      	cmp	r3, #0
 80112c8:	d11b      	bne.n	8011302 <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 80112ca:	693b      	ldr	r3, [r7, #16]
 80112cc:	0b1b      	lsrs	r3, r3, #12
 80112ce:	65fb      	str	r3, [r7, #92]	; 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 80112d0:	2300      	movs	r3, #0
 80112d2:	64bb      	str	r3, [r7, #72]	; 0x48
 80112d4:	2301      	movs	r3, #1
 80112d6:	653b      	str	r3, [r7, #80]	; 0x50
 80112d8:	e005      	b.n	80112e6 <f_mkfs+0x24a>
 80112da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80112dc:	3301      	adds	r3, #1
 80112de:	64bb      	str	r3, [r7, #72]	; 0x48
 80112e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80112e2:	005b      	lsls	r3, r3, #1
 80112e4:	653b      	str	r3, [r7, #80]	; 0x50
 80112e6:	4a11      	ldr	r2, [pc, #68]	; (801132c <f_mkfs+0x290>)
 80112e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80112ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d007      	beq.n	8011302 <f_mkfs+0x266>
 80112f2:	4a0e      	ldr	r2, [pc, #56]	; (801132c <f_mkfs+0x290>)
 80112f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80112f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80112fa:	461a      	mov	r2, r3
 80112fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80112fe:	4293      	cmp	r3, r2
 8011300:	d2eb      	bcs.n	80112da <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 8011302:	693a      	ldr	r2, [r7, #16]
 8011304:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011306:	fbb2 f3f3 	udiv	r3, r2, r3
 801130a:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 801130c:	6a3b      	ldr	r3, [r7, #32]
 801130e:	f640 72f5 	movw	r2, #4085	; 0xff5
 8011312:	4293      	cmp	r3, r2
 8011314:	d90c      	bls.n	8011330 <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 8011316:	6a3b      	ldr	r3, [r7, #32]
 8011318:	3302      	adds	r3, #2
 801131a:	005b      	lsls	r3, r3, #1
 801131c:	65fb      	str	r3, [r7, #92]	; 0x5c
 801131e:	e012      	b.n	8011346 <f_mkfs+0x2aa>
 8011320:	20004164 	.word	0x20004164
 8011324:	08017bac 	.word	0x08017bac
 8011328:	0ffffff5 	.word	0x0ffffff5
 801132c:	08017bbc 	.word	0x08017bbc
				} else {
					fmt = FS_FAT12;
 8011330:	2301      	movs	r3, #1
 8011332:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 8011336:	6a3a      	ldr	r2, [r7, #32]
 8011338:	4613      	mov	r3, r2
 801133a:	005b      	lsls	r3, r3, #1
 801133c:	4413      	add	r3, r2
 801133e:	3301      	adds	r3, #1
 8011340:	085b      	lsrs	r3, r3, #1
 8011342:	3303      	adds	r3, #3
 8011344:	65fb      	str	r3, [r7, #92]	; 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 8011346:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8011348:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801134a:	4413      	add	r3, r2
 801134c:	1e5a      	subs	r2, r3, #1
 801134e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8011350:	fbb2 f3f3 	udiv	r3, r2, r3
 8011354:	66bb      	str	r3, [r7, #104]	; 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 8011356:	2301      	movs	r3, #1
 8011358:	657b      	str	r3, [r7, #84]	; 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 801135a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801135c:	015a      	lsls	r2, r3, #5
 801135e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8011360:	fbb2 f3f3 	udiv	r3, r2, r3
 8011364:	66fb      	str	r3, [r7, #108]	; 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 8011366:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011368:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801136a:	4413      	add	r3, r2
 801136c:	65bb      	str	r3, [r7, #88]	; 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 801136e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8011370:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011372:	fb03 f202 	mul.w	r2, r3, r2
 8011376:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011378:	4413      	add	r3, r2
 801137a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 801137c:	4413      	add	r3, r2
 801137e:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 8011380:	697a      	ldr	r2, [r7, #20]
 8011382:	69fb      	ldr	r3, [r7, #28]
 8011384:	4413      	add	r3, r2
 8011386:	1e5a      	subs	r2, r3, #1
 8011388:	697b      	ldr	r3, [r7, #20]
 801138a:	425b      	negs	r3, r3
 801138c:	401a      	ands	r2, r3
 801138e:	69fb      	ldr	r3, [r7, #28]
 8011390:	1ad3      	subs	r3, r2, r3
 8011392:	65fb      	str	r3, [r7, #92]	; 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 8011394:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011398:	2b03      	cmp	r3, #3
 801139a:	d108      	bne.n	80113ae <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 801139c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801139e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80113a0:	4413      	add	r3, r2
 80113a2:	657b      	str	r3, [r7, #84]	; 0x54
 80113a4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80113a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80113a8:	4413      	add	r3, r2
 80113aa:	65bb      	str	r3, [r7, #88]	; 0x58
 80113ac:	e006      	b.n	80113bc <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 80113ae:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80113b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80113b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80113b6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80113b8:	4413      	add	r3, r2
 80113ba:	66bb      	str	r3, [r7, #104]	; 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 80113bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80113be:	011a      	lsls	r2, r3, #4
 80113c0:	69fb      	ldr	r3, [r7, #28]
 80113c2:	441a      	add	r2, r3
 80113c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113c6:	1ad2      	subs	r2, r2, r3
 80113c8:	693b      	ldr	r3, [r7, #16]
 80113ca:	429a      	cmp	r2, r3
 80113cc:	d901      	bls.n	80113d2 <f_mkfs+0x336>
 80113ce:	230e      	movs	r3, #14
 80113d0:	e28a      	b.n	80118e8 <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 80113d2:	693a      	ldr	r2, [r7, #16]
 80113d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80113d6:	1ad2      	subs	r2, r2, r3
 80113d8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80113da:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80113dc:	fb01 f303 	mul.w	r3, r1, r3
 80113e0:	1ad2      	subs	r2, r2, r3
 80113e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80113e4:	1ad2      	subs	r2, r2, r3
 80113e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80113e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80113ec:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 80113ee:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80113f2:	2b03      	cmp	r3, #3
 80113f4:	d10f      	bne.n	8011416 <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 80113f6:	6a3b      	ldr	r3, [r7, #32]
 80113f8:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80113fc:	4293      	cmp	r3, r2
 80113fe:	d80a      	bhi.n	8011416 <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	2b00      	cmp	r3, #0
 8011404:	d105      	bne.n	8011412 <f_mkfs+0x376>
 8011406:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011408:	085b      	lsrs	r3, r3, #1
 801140a:	607b      	str	r3, [r7, #4]
 801140c:	687b      	ldr	r3, [r7, #4]
 801140e:	2b00      	cmp	r3, #0
 8011410:	d144      	bne.n	801149c <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 8011412:	230e      	movs	r3, #14
 8011414:	e268      	b.n	80118e8 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 8011416:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801141a:	2b02      	cmp	r3, #2
 801141c:	d133      	bne.n	8011486 <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 801141e:	6a3b      	ldr	r3, [r7, #32]
 8011420:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8011424:	4293      	cmp	r3, r2
 8011426:	d91e      	bls.n	8011466 <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	2b00      	cmp	r3, #0
 801142c:	d107      	bne.n	801143e <f_mkfs+0x3a2>
 801142e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011430:	005b      	lsls	r3, r3, #1
 8011432:	2b40      	cmp	r3, #64	; 0x40
 8011434:	d803      	bhi.n	801143e <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 8011436:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011438:	005b      	lsls	r3, r3, #1
 801143a:	607b      	str	r3, [r7, #4]
 801143c:	e033      	b.n	80114a6 <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 801143e:	7afb      	ldrb	r3, [r7, #11]
 8011440:	f003 0302 	and.w	r3, r3, #2
 8011444:	2b00      	cmp	r3, #0
 8011446:	d003      	beq.n	8011450 <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 8011448:	2303      	movs	r3, #3
 801144a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 801144e:	e02a      	b.n	80114a6 <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	2b00      	cmp	r3, #0
 8011454:	d105      	bne.n	8011462 <f_mkfs+0x3c6>
 8011456:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011458:	005b      	lsls	r3, r3, #1
 801145a:	607b      	str	r3, [r7, #4]
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	2b80      	cmp	r3, #128	; 0x80
 8011460:	d91e      	bls.n	80114a0 <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 8011462:	230e      	movs	r3, #14
 8011464:	e240      	b.n	80118e8 <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 8011466:	6a3b      	ldr	r3, [r7, #32]
 8011468:	f640 72f5 	movw	r2, #4085	; 0xff5
 801146c:	4293      	cmp	r3, r2
 801146e:	d80a      	bhi.n	8011486 <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	2b00      	cmp	r3, #0
 8011474:	d105      	bne.n	8011482 <f_mkfs+0x3e6>
 8011476:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011478:	005b      	lsls	r3, r3, #1
 801147a:	607b      	str	r3, [r7, #4]
 801147c:	687b      	ldr	r3, [r7, #4]
 801147e:	2b80      	cmp	r3, #128	; 0x80
 8011480:	d910      	bls.n	80114a4 <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 8011482:	230e      	movs	r3, #14
 8011484:	e230      	b.n	80118e8 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 8011486:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801148a:	2b01      	cmp	r3, #1
 801148c:	d10c      	bne.n	80114a8 <f_mkfs+0x40c>
 801148e:	6a3b      	ldr	r3, [r7, #32]
 8011490:	f640 72f5 	movw	r2, #4085	; 0xff5
 8011494:	4293      	cmp	r3, r2
 8011496:	d907      	bls.n	80114a8 <f_mkfs+0x40c>
 8011498:	230e      	movs	r3, #14
 801149a:	e225      	b.n	80118e8 <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 801149c:	bf00      	nop
 801149e:	e6ce      	b.n	801123e <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 80114a0:	bf00      	nop
 80114a2:	e6cc      	b.n	801123e <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 80114a4:	bf00      	nop
			pau = au;
 80114a6:	e6ca      	b.n	801123e <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 80114a8:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 80114aa:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80114ac:	461a      	mov	r2, r3
 80114ae:	2100      	movs	r1, #0
 80114b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80114b2:	f7fd fb00 	bl	800eab6 <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 80114b6:	220b      	movs	r2, #11
 80114b8:	49b2      	ldr	r1, [pc, #712]	; (8011784 <f_mkfs+0x6e8>)
 80114ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80114bc:	f7fd fada 	bl	800ea74 <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 80114c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80114c2:	330b      	adds	r3, #11
 80114c4:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80114c6:	4611      	mov	r1, r2
 80114c8:	4618      	mov	r0, r3
 80114ca:	f7fd fa8c 	bl	800e9e6 <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 80114ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80114d0:	330d      	adds	r3, #13
 80114d2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80114d4:	b2d2      	uxtb	r2, r2
 80114d6:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 80114d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80114da:	330e      	adds	r3, #14
 80114dc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80114de:	b292      	uxth	r2, r2
 80114e0:	4611      	mov	r1, r2
 80114e2:	4618      	mov	r0, r3
 80114e4:	f7fd fa7f 	bl	800e9e6 <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 80114e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80114ea:	3310      	adds	r3, #16
 80114ec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80114ee:	b2d2      	uxtb	r2, r2
 80114f0:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 80114f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80114f4:	f103 0211 	add.w	r2, r3, #17
 80114f8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80114fc:	2b03      	cmp	r3, #3
 80114fe:	d002      	beq.n	8011506 <f_mkfs+0x46a>
 8011500:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011502:	b29b      	uxth	r3, r3
 8011504:	e000      	b.n	8011508 <f_mkfs+0x46c>
 8011506:	2300      	movs	r3, #0
 8011508:	4619      	mov	r1, r3
 801150a:	4610      	mov	r0, r2
 801150c:	f7fd fa6b 	bl	800e9e6 <st_word>
		if (sz_vol < 0x10000) {
 8011510:	693b      	ldr	r3, [r7, #16]
 8011512:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011516:	d208      	bcs.n	801152a <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 8011518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801151a:	3313      	adds	r3, #19
 801151c:	693a      	ldr	r2, [r7, #16]
 801151e:	b292      	uxth	r2, r2
 8011520:	4611      	mov	r1, r2
 8011522:	4618      	mov	r0, r3
 8011524:	f7fd fa5f 	bl	800e9e6 <st_word>
 8011528:	e006      	b.n	8011538 <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 801152a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801152c:	3320      	adds	r3, #32
 801152e:	693a      	ldr	r2, [r7, #16]
 8011530:	4611      	mov	r1, r2
 8011532:	4618      	mov	r0, r3
 8011534:	f7fd fa72 	bl	800ea1c <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 8011538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801153a:	3315      	adds	r3, #21
 801153c:	22f8      	movs	r2, #248	; 0xf8
 801153e:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 8011540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011542:	3318      	adds	r3, #24
 8011544:	213f      	movs	r1, #63	; 0x3f
 8011546:	4618      	mov	r0, r3
 8011548:	f7fd fa4d 	bl	800e9e6 <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 801154c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801154e:	331a      	adds	r3, #26
 8011550:	21ff      	movs	r1, #255	; 0xff
 8011552:	4618      	mov	r0, r3
 8011554:	f7fd fa47 	bl	800e9e6 <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 8011558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801155a:	331c      	adds	r3, #28
 801155c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801155e:	4618      	mov	r0, r3
 8011560:	f7fd fa5c 	bl	800ea1c <st_dword>
		if (fmt == FS_FAT32) {
 8011564:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011568:	2b03      	cmp	r3, #3
 801156a:	d131      	bne.n	80115d0 <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 801156c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801156e:	f103 0443 	add.w	r4, r3, #67	; 0x43
 8011572:	f7fd f891 	bl	800e698 <get_fattime>
 8011576:	4603      	mov	r3, r0
 8011578:	4619      	mov	r1, r3
 801157a:	4620      	mov	r0, r4
 801157c:	f7fd fa4e 	bl	800ea1c <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 8011580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011582:	3324      	adds	r3, #36	; 0x24
 8011584:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8011586:	4618      	mov	r0, r3
 8011588:	f7fd fa48 	bl	800ea1c <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 801158c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801158e:	332c      	adds	r3, #44	; 0x2c
 8011590:	2102      	movs	r1, #2
 8011592:	4618      	mov	r0, r3
 8011594:	f7fd fa42 	bl	800ea1c <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 8011598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801159a:	3330      	adds	r3, #48	; 0x30
 801159c:	2101      	movs	r1, #1
 801159e:	4618      	mov	r0, r3
 80115a0:	f7fd fa21 	bl	800e9e6 <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 80115a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115a6:	3332      	adds	r3, #50	; 0x32
 80115a8:	2106      	movs	r1, #6
 80115aa:	4618      	mov	r0, r3
 80115ac:	f7fd fa1b 	bl	800e9e6 <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 80115b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115b2:	3340      	adds	r3, #64	; 0x40
 80115b4:	2280      	movs	r2, #128	; 0x80
 80115b6:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 80115b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115ba:	3342      	adds	r3, #66	; 0x42
 80115bc:	2229      	movs	r2, #41	; 0x29
 80115be:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 80115c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115c2:	3347      	adds	r3, #71	; 0x47
 80115c4:	2213      	movs	r2, #19
 80115c6:	4970      	ldr	r1, [pc, #448]	; (8011788 <f_mkfs+0x6ec>)
 80115c8:	4618      	mov	r0, r3
 80115ca:	f7fd fa53 	bl	800ea74 <mem_cpy>
 80115ce:	e020      	b.n	8011612 <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 80115d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115d2:	f103 0427 	add.w	r4, r3, #39	; 0x27
 80115d6:	f7fd f85f 	bl	800e698 <get_fattime>
 80115da:	4603      	mov	r3, r0
 80115dc:	4619      	mov	r1, r3
 80115de:	4620      	mov	r0, r4
 80115e0:	f7fd fa1c 	bl	800ea1c <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 80115e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115e6:	3316      	adds	r3, #22
 80115e8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80115ea:	b292      	uxth	r2, r2
 80115ec:	4611      	mov	r1, r2
 80115ee:	4618      	mov	r0, r3
 80115f0:	f7fd f9f9 	bl	800e9e6 <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 80115f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115f6:	3324      	adds	r3, #36	; 0x24
 80115f8:	2280      	movs	r2, #128	; 0x80
 80115fa:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 80115fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115fe:	3326      	adds	r3, #38	; 0x26
 8011600:	2229      	movs	r2, #41	; 0x29
 8011602:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 8011604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011606:	332b      	adds	r3, #43	; 0x2b
 8011608:	2213      	movs	r2, #19
 801160a:	4960      	ldr	r1, [pc, #384]	; (801178c <f_mkfs+0x6f0>)
 801160c:	4618      	mov	r0, r3
 801160e:	f7fd fa31 	bl	800ea74 <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 8011612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011614:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8011618:	f64a 2155 	movw	r1, #43605	; 0xaa55
 801161c:	4618      	mov	r0, r3
 801161e:	f7fd f9e2 	bl	800e9e6 <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 8011622:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8011626:	2301      	movs	r3, #1
 8011628:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801162a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801162c:	f7fd f962 	bl	800e8f4 <disk_write>
 8011630:	4603      	mov	r3, r0
 8011632:	2b00      	cmp	r3, #0
 8011634:	d001      	beq.n	801163a <f_mkfs+0x59e>
 8011636:	2301      	movs	r3, #1
 8011638:	e156      	b.n	80118e8 <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 801163a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801163e:	2b03      	cmp	r3, #3
 8011640:	d140      	bne.n	80116c4 <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 8011642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011644:	1d9a      	adds	r2, r3, #6
 8011646:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 801164a:	2301      	movs	r3, #1
 801164c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801164e:	f7fd f951 	bl	800e8f4 <disk_write>
			mem_set(buf, 0, ss);
 8011652:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8011654:	461a      	mov	r2, r3
 8011656:	2100      	movs	r1, #0
 8011658:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801165a:	f7fd fa2c 	bl	800eab6 <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 801165e:	494c      	ldr	r1, [pc, #304]	; (8011790 <f_mkfs+0x6f4>)
 8011660:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011662:	f7fd f9db 	bl	800ea1c <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 8011666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011668:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 801166c:	4949      	ldr	r1, [pc, #292]	; (8011794 <f_mkfs+0x6f8>)
 801166e:	4618      	mov	r0, r3
 8011670:	f7fd f9d4 	bl	800ea1c <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 8011674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011676:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 801167a:	6a3b      	ldr	r3, [r7, #32]
 801167c:	3b01      	subs	r3, #1
 801167e:	4619      	mov	r1, r3
 8011680:	4610      	mov	r0, r2
 8011682:	f7fd f9cb 	bl	800ea1c <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 8011686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011688:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 801168c:	2102      	movs	r1, #2
 801168e:	4618      	mov	r0, r3
 8011690:	f7fd f9c4 	bl	800ea1c <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 8011694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011696:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801169a:	f64a 2155 	movw	r1, #43605	; 0xaa55
 801169e:	4618      	mov	r0, r3
 80116a0:	f7fd f9a1 	bl	800e9e6 <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 80116a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116a6:	1dda      	adds	r2, r3, #7
 80116a8:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 80116ac:	2301      	movs	r3, #1
 80116ae:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80116b0:	f7fd f920 	bl	800e8f4 <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 80116b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116b6:	1c5a      	adds	r2, r3, #1
 80116b8:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 80116bc:	2301      	movs	r3, #1
 80116be:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80116c0:	f7fd f918 	bl	800e8f4 <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 80116c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80116c6:	2100      	movs	r1, #0
 80116c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80116ca:	f7fd f9f4 	bl	800eab6 <mem_set>
		sect = b_fat;		/* FAT start sector */
 80116ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80116d0:	667b      	str	r3, [r7, #100]	; 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 80116d2:	2300      	movs	r3, #0
 80116d4:	64bb      	str	r3, [r7, #72]	; 0x48
 80116d6:	e04b      	b.n	8011770 <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 80116d8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80116dc:	2b03      	cmp	r3, #3
 80116de:	d113      	bne.n	8011708 <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 80116e0:	f06f 0107 	mvn.w	r1, #7
 80116e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80116e6:	f7fd f999 	bl	800ea1c <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 80116ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116ec:	3304      	adds	r3, #4
 80116ee:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80116f2:	4618      	mov	r0, r3
 80116f4:	f7fd f992 	bl	800ea1c <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 80116f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116fa:	3308      	adds	r3, #8
 80116fc:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8011700:	4618      	mov	r0, r3
 8011702:	f7fd f98b 	bl	800ea1c <st_dword>
 8011706:	e00b      	b.n	8011720 <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 8011708:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801170c:	2b01      	cmp	r3, #1
 801170e:	d101      	bne.n	8011714 <f_mkfs+0x678>
 8011710:	4b21      	ldr	r3, [pc, #132]	; (8011798 <f_mkfs+0x6fc>)
 8011712:	e001      	b.n	8011718 <f_mkfs+0x67c>
 8011714:	f06f 0307 	mvn.w	r3, #7
 8011718:	4619      	mov	r1, r3
 801171a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801171c:	f7fd f97e 	bl	800ea1c <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 8011720:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8011722:	663b      	str	r3, [r7, #96]	; 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 8011724:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8011726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011728:	4293      	cmp	r3, r2
 801172a:	bf28      	it	cs
 801172c:	4613      	movcs	r3, r2
 801172e:	65fb      	str	r3, [r7, #92]	; 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8011730:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8011734:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011736:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8011738:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801173a:	f7fd f8db 	bl	800e8f4 <disk_write>
 801173e:	4603      	mov	r3, r0
 8011740:	2b00      	cmp	r3, #0
 8011742:	d001      	beq.n	8011748 <f_mkfs+0x6ac>
 8011744:	2301      	movs	r3, #1
 8011746:	e0cf      	b.n	80118e8 <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 8011748:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801174a:	461a      	mov	r2, r3
 801174c:	2100      	movs	r1, #0
 801174e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011750:	f7fd f9b1 	bl	800eab6 <mem_set>
				sect += n; nsect -= n;
 8011754:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8011756:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011758:	4413      	add	r3, r2
 801175a:	667b      	str	r3, [r7, #100]	; 0x64
 801175c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801175e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011760:	1ad3      	subs	r3, r2, r3
 8011762:	663b      	str	r3, [r7, #96]	; 0x60
			} while (nsect);
 8011764:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8011766:	2b00      	cmp	r3, #0
 8011768:	d1dc      	bne.n	8011724 <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 801176a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801176c:	3301      	adds	r3, #1
 801176e:	64bb      	str	r3, [r7, #72]	; 0x48
 8011770:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011772:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011774:	429a      	cmp	r2, r3
 8011776:	d3af      	bcc.n	80116d8 <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 8011778:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801177c:	2b03      	cmp	r3, #3
 801177e:	d10d      	bne.n	801179c <f_mkfs+0x700>
 8011780:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011782:	e00c      	b.n	801179e <f_mkfs+0x702>
 8011784:	08016d04 	.word	0x08016d04
 8011788:	08016d10 	.word	0x08016d10
 801178c:	08016d24 	.word	0x08016d24
 8011790:	41615252 	.word	0x41615252
 8011794:	61417272 	.word	0x61417272
 8011798:	00fffff8 	.word	0x00fffff8
 801179c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801179e:	663b      	str	r3, [r7, #96]	; 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 80117a0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80117a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117a4:	4293      	cmp	r3, r2
 80117a6:	bf28      	it	cs
 80117a8:	4613      	movcs	r3, r2
 80117aa:	65fb      	str	r3, [r7, #92]	; 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 80117ac:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 80117b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80117b2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80117b4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80117b6:	f7fd f89d 	bl	800e8f4 <disk_write>
 80117ba:	4603      	mov	r3, r0
 80117bc:	2b00      	cmp	r3, #0
 80117be:	d001      	beq.n	80117c4 <f_mkfs+0x728>
 80117c0:	2301      	movs	r3, #1
 80117c2:	e091      	b.n	80118e8 <f_mkfs+0x84c>
			sect += n; nsect -= n;
 80117c4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80117c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80117c8:	4413      	add	r3, r2
 80117ca:	667b      	str	r3, [r7, #100]	; 0x64
 80117cc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80117ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80117d0:	1ad3      	subs	r3, r2, r3
 80117d2:	663b      	str	r3, [r7, #96]	; 0x60
		} while (nsect);
 80117d4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80117d6:	2b00      	cmp	r3, #0
 80117d8:	d1e2      	bne.n	80117a0 <f_mkfs+0x704>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 80117da:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80117de:	2b03      	cmp	r3, #3
 80117e0:	d103      	bne.n	80117ea <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 80117e2:	230c      	movs	r3, #12
 80117e4:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 80117e8:	e010      	b.n	801180c <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 80117ea:	693b      	ldr	r3, [r7, #16]
 80117ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80117f0:	d303      	bcc.n	80117fa <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 80117f2:	2306      	movs	r3, #6
 80117f4:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 80117f8:	e008      	b.n	801180c <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 80117fa:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80117fe:	2b02      	cmp	r3, #2
 8011800:	d101      	bne.n	8011806 <f_mkfs+0x76a>
 8011802:	2304      	movs	r3, #4
 8011804:	e000      	b.n	8011808 <f_mkfs+0x76c>
 8011806:	2301      	movs	r3, #1
 8011808:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 801180c:	7afb      	ldrb	r3, [r7, #11]
 801180e:	f003 0308 	and.w	r3, r3, #8
 8011812:	2b00      	cmp	r3, #0
 8011814:	d15b      	bne.n	80118ce <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 8011816:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8011818:	461a      	mov	r2, r3
 801181a:	2100      	movs	r1, #0
 801181c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801181e:	f7fd f94a 	bl	800eab6 <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 8011822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011824:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8011828:	f64a 2155 	movw	r1, #43605	; 0xaa55
 801182c:	4618      	mov	r0, r3
 801182e:	f7fd f8da 	bl	800e9e6 <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 8011832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011834:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8011838:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 801183a:	69bb      	ldr	r3, [r7, #24]
 801183c:	2200      	movs	r2, #0
 801183e:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 8011840:	69bb      	ldr	r3, [r7, #24]
 8011842:	3301      	adds	r3, #1
 8011844:	2201      	movs	r2, #1
 8011846:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 8011848:	69bb      	ldr	r3, [r7, #24]
 801184a:	3302      	adds	r3, #2
 801184c:	2201      	movs	r2, #1
 801184e:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 8011850:	69bb      	ldr	r3, [r7, #24]
 8011852:	3303      	adds	r3, #3
 8011854:	2200      	movs	r2, #0
 8011856:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 8011858:	69bb      	ldr	r3, [r7, #24]
 801185a:	3304      	adds	r3, #4
 801185c:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 8011860:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 8011862:	693a      	ldr	r2, [r7, #16]
 8011864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011866:	441a      	add	r2, r3
 8011868:	4b21      	ldr	r3, [pc, #132]	; (80118f0 <f_mkfs+0x854>)
 801186a:	fba3 1302 	umull	r1, r3, r3, r2
 801186e:	1ad2      	subs	r2, r2, r3
 8011870:	0852      	lsrs	r2, r2, #1
 8011872:	4413      	add	r3, r2
 8011874:	0b5b      	lsrs	r3, r3, #13
 8011876:	65fb      	str	r3, [r7, #92]	; 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 8011878:	69bb      	ldr	r3, [r7, #24]
 801187a:	3305      	adds	r3, #5
 801187c:	22fe      	movs	r2, #254	; 0xfe
 801187e:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 8011880:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011882:	089b      	lsrs	r3, r3, #2
 8011884:	b2da      	uxtb	r2, r3
 8011886:	69bb      	ldr	r3, [r7, #24]
 8011888:	3306      	adds	r3, #6
 801188a:	f042 023f 	orr.w	r2, r2, #63	; 0x3f
 801188e:	b2d2      	uxtb	r2, r2
 8011890:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 8011892:	69bb      	ldr	r3, [r7, #24]
 8011894:	3307      	adds	r3, #7
 8011896:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8011898:	b2d2      	uxtb	r2, r2
 801189a:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 801189c:	69bb      	ldr	r3, [r7, #24]
 801189e:	3308      	adds	r3, #8
 80118a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80118a2:	4618      	mov	r0, r3
 80118a4:	f7fd f8ba 	bl	800ea1c <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 80118a8:	69bb      	ldr	r3, [r7, #24]
 80118aa:	330c      	adds	r3, #12
 80118ac:	693a      	ldr	r2, [r7, #16]
 80118ae:	4611      	mov	r1, r2
 80118b0:	4618      	mov	r0, r3
 80118b2:	f7fd f8b3 	bl	800ea1c <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 80118b6:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 80118ba:	2301      	movs	r3, #1
 80118bc:	2200      	movs	r2, #0
 80118be:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80118c0:	f7fd f818 	bl	800e8f4 <disk_write>
 80118c4:	4603      	mov	r3, r0
 80118c6:	2b00      	cmp	r3, #0
 80118c8:	d001      	beq.n	80118ce <f_mkfs+0x832>
 80118ca:	2301      	movs	r3, #1
 80118cc:	e00c      	b.n	80118e8 <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 80118ce:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80118d2:	2200      	movs	r2, #0
 80118d4:	2100      	movs	r1, #0
 80118d6:	4618      	mov	r0, r3
 80118d8:	f7fd f82c 	bl	800e934 <disk_ioctl>
 80118dc:	4603      	mov	r3, r0
 80118de:	2b00      	cmp	r3, #0
 80118e0:	d001      	beq.n	80118e6 <f_mkfs+0x84a>
 80118e2:	2301      	movs	r3, #1
 80118e4:	e000      	b.n	80118e8 <f_mkfs+0x84c>

	return FR_OK;
 80118e6:	2300      	movs	r3, #0
}
 80118e8:	4618      	mov	r0, r3
 80118ea:	3774      	adds	r7, #116	; 0x74
 80118ec:	46bd      	mov	sp, r7
 80118ee:	bd90      	pop	{r4, r7, pc}
 80118f0:	0515565b 	.word	0x0515565b

080118f4 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 80118f4:	b580      	push	{r7, lr}
 80118f6:	b088      	sub	sp, #32
 80118f8:	af00      	add	r7, sp, #0
 80118fa:	60f8      	str	r0, [r7, #12]
 80118fc:	60b9      	str	r1, [r7, #8]
 80118fe:	607a      	str	r2, [r7, #4]
	int n = 0;
 8011900:	2300      	movs	r3, #0
 8011902:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8011904:	68fb      	ldr	r3, [r7, #12]
 8011906:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8011908:	e017      	b.n	801193a <f_gets+0x46>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 801190a:	f107 0310 	add.w	r3, r7, #16
 801190e:	f107 0114 	add.w	r1, r7, #20
 8011912:	2201      	movs	r2, #1
 8011914:	6878      	ldr	r0, [r7, #4]
 8011916:	f7fe ff8f 	bl	8010838 <f_read>
		if (rc != 1) break;
 801191a:	693b      	ldr	r3, [r7, #16]
 801191c:	2b01      	cmp	r3, #1
 801191e:	d112      	bne.n	8011946 <f_gets+0x52>
		c = s[0];
 8011920:	7d3b      	ldrb	r3, [r7, #20]
 8011922:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
		*p++ = c;
 8011924:	69bb      	ldr	r3, [r7, #24]
 8011926:	1c5a      	adds	r2, r3, #1
 8011928:	61ba      	str	r2, [r7, #24]
 801192a:	7dfa      	ldrb	r2, [r7, #23]
 801192c:	701a      	strb	r2, [r3, #0]
		n++;
 801192e:	69fb      	ldr	r3, [r7, #28]
 8011930:	3301      	adds	r3, #1
 8011932:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8011934:	7dfb      	ldrb	r3, [r7, #23]
 8011936:	2b0a      	cmp	r3, #10
 8011938:	d007      	beq.n	801194a <f_gets+0x56>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 801193a:	68bb      	ldr	r3, [r7, #8]
 801193c:	3b01      	subs	r3, #1
 801193e:	69fa      	ldr	r2, [r7, #28]
 8011940:	429a      	cmp	r2, r3
 8011942:	dbe2      	blt.n	801190a <f_gets+0x16>
 8011944:	e002      	b.n	801194c <f_gets+0x58>
		if (rc != 1) break;
 8011946:	bf00      	nop
 8011948:	e000      	b.n	801194c <f_gets+0x58>
		if (c == '\n') break;		/* Break on EOL */
 801194a:	bf00      	nop
	}
	*p = 0;
 801194c:	69bb      	ldr	r3, [r7, #24]
 801194e:	2200      	movs	r2, #0
 8011950:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8011952:	69fb      	ldr	r3, [r7, #28]
 8011954:	2b00      	cmp	r3, #0
 8011956:	d001      	beq.n	801195c <f_gets+0x68>
 8011958:	68fb      	ldr	r3, [r7, #12]
 801195a:	e000      	b.n	801195e <f_gets+0x6a>
 801195c:	2300      	movs	r3, #0
}
 801195e:	4618      	mov	r0, r3
 8011960:	3720      	adds	r7, #32
 8011962:	46bd      	mov	sp, r7
 8011964:	bd80      	pop	{r7, pc}

08011966 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 8011966:	b580      	push	{r7, lr}
 8011968:	b084      	sub	sp, #16
 801196a:	af00      	add	r7, sp, #0
 801196c:	6078      	str	r0, [r7, #4]
 801196e:	460b      	mov	r3, r1
 8011970:	70fb      	strb	r3, [r7, #3]

	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
		putc_bfd(pb, '\r');
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	685b      	ldr	r3, [r3, #4]
 8011976:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 8011978:	68fb      	ldr	r3, [r7, #12]
 801197a:	2b00      	cmp	r3, #0
 801197c:	db25      	blt.n	80119ca <putc_bfd+0x64>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 801197e:	68fb      	ldr	r3, [r7, #12]
 8011980:	1c5a      	adds	r2, r3, #1
 8011982:	60fa      	str	r2, [r7, #12]
 8011984:	687a      	ldr	r2, [r7, #4]
 8011986:	4413      	add	r3, r2
 8011988:	78fa      	ldrb	r2, [r7, #3]
 801198a:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 801198c:	68fb      	ldr	r3, [r7, #12]
 801198e:	2b3c      	cmp	r3, #60	; 0x3c
 8011990:	dd12      	ble.n	80119b8 <putc_bfd+0x52>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	6818      	ldr	r0, [r3, #0]
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	f103 010c 	add.w	r1, r3, #12
 801199c:	68fa      	ldr	r2, [r7, #12]
 801199e:	f107 0308 	add.w	r3, r7, #8
 80119a2:	f7ff f888 	bl	8010ab6 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 80119a6:	68ba      	ldr	r2, [r7, #8]
 80119a8:	68fb      	ldr	r3, [r7, #12]
 80119aa:	429a      	cmp	r2, r3
 80119ac:	d101      	bne.n	80119b2 <putc_bfd+0x4c>
 80119ae:	2300      	movs	r3, #0
 80119b0:	e001      	b.n	80119b6 <putc_bfd+0x50>
 80119b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80119b6:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	68fa      	ldr	r2, [r7, #12]
 80119bc:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 80119be:	687b      	ldr	r3, [r7, #4]
 80119c0:	689b      	ldr	r3, [r3, #8]
 80119c2:	1c5a      	adds	r2, r3, #1
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	609a      	str	r2, [r3, #8]
 80119c8:	e000      	b.n	80119cc <putc_bfd+0x66>
	if (i < 0) return;
 80119ca:	bf00      	nop
}
 80119cc:	3710      	adds	r7, #16
 80119ce:	46bd      	mov	sp, r7
 80119d0:	bd80      	pop	{r7, pc}

080119d2 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 80119d2:	b580      	push	{r7, lr}
 80119d4:	b084      	sub	sp, #16
 80119d6:	af00      	add	r7, sp, #0
 80119d8:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 80119da:	687b      	ldr	r3, [r7, #4]
 80119dc:	685b      	ldr	r3, [r3, #4]
 80119de:	2b00      	cmp	r3, #0
 80119e0:	db16      	blt.n	8011a10 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	6818      	ldr	r0, [r3, #0]
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	f103 010c 	add.w	r1, r3, #12
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	685b      	ldr	r3, [r3, #4]
 80119f0:	461a      	mov	r2, r3
 80119f2:	f107 030c 	add.w	r3, r7, #12
 80119f6:	f7ff f85e 	bl	8010ab6 <f_write>
 80119fa:	4603      	mov	r3, r0
 80119fc:	2b00      	cmp	r3, #0
 80119fe:	d107      	bne.n	8011a10 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	685b      	ldr	r3, [r3, #4]
 8011a04:	68fa      	ldr	r2, [r7, #12]
 8011a06:	4293      	cmp	r3, r2
 8011a08:	d102      	bne.n	8011a10 <putc_flush+0x3e>
 8011a0a:	687b      	ldr	r3, [r7, #4]
 8011a0c:	689b      	ldr	r3, [r3, #8]
 8011a0e:	e001      	b.n	8011a14 <putc_flush+0x42>
	return EOF;
 8011a10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8011a14:	4618      	mov	r0, r3
 8011a16:	3710      	adds	r7, #16
 8011a18:	46bd      	mov	sp, r7
 8011a1a:	bd80      	pop	{r7, pc}

08011a1c <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 8011a1c:	b480      	push	{r7}
 8011a1e:	b083      	sub	sp, #12
 8011a20:	af00      	add	r7, sp, #0
 8011a22:	6078      	str	r0, [r7, #4]
 8011a24:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	683a      	ldr	r2, [r7, #0]
 8011a2a:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	2200      	movs	r2, #0
 8011a30:	605a      	str	r2, [r3, #4]
 8011a32:	687b      	ldr	r3, [r7, #4]
 8011a34:	685a      	ldr	r2, [r3, #4]
 8011a36:	687b      	ldr	r3, [r7, #4]
 8011a38:	609a      	str	r2, [r3, #8]
}
 8011a3a:	bf00      	nop
 8011a3c:	370c      	adds	r7, #12
 8011a3e:	46bd      	mov	sp, r7
 8011a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a44:	4770      	bx	lr

08011a46 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 8011a46:	b580      	push	{r7, lr}
 8011a48:	b096      	sub	sp, #88	; 0x58
 8011a4a:	af00      	add	r7, sp, #0
 8011a4c:	6078      	str	r0, [r7, #4]
 8011a4e:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 8011a50:	f107 030c 	add.w	r3, r7, #12
 8011a54:	6839      	ldr	r1, [r7, #0]
 8011a56:	4618      	mov	r0, r3
 8011a58:	f7ff ffe0 	bl	8011a1c <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 8011a5c:	e009      	b.n	8011a72 <f_puts+0x2c>
 8011a5e:	687b      	ldr	r3, [r7, #4]
 8011a60:	1c5a      	adds	r2, r3, #1
 8011a62:	607a      	str	r2, [r7, #4]
 8011a64:	781a      	ldrb	r2, [r3, #0]
 8011a66:	f107 030c 	add.w	r3, r7, #12
 8011a6a:	4611      	mov	r1, r2
 8011a6c:	4618      	mov	r0, r3
 8011a6e:	f7ff ff7a 	bl	8011966 <putc_bfd>
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	781b      	ldrb	r3, [r3, #0]
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	d1f1      	bne.n	8011a5e <f_puts+0x18>
	return putc_flush(&pb);
 8011a7a:	f107 030c 	add.w	r3, r7, #12
 8011a7e:	4618      	mov	r0, r3
 8011a80:	f7ff ffa7 	bl	80119d2 <putc_flush>
 8011a84:	4603      	mov	r3, r0
}
 8011a86:	4618      	mov	r0, r3
 8011a88:	3758      	adds	r7, #88	; 0x58
 8011a8a:	46bd      	mov	sp, r7
 8011a8c:	bd80      	pop	{r7, pc}
	...

08011a90 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8011a90:	b480      	push	{r7}
 8011a92:	b087      	sub	sp, #28
 8011a94:	af00      	add	r7, sp, #0
 8011a96:	60f8      	str	r0, [r7, #12]
 8011a98:	60b9      	str	r1, [r7, #8]
 8011a9a:	4613      	mov	r3, r2
 8011a9c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8011a9e:	2301      	movs	r3, #1
 8011aa0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8011aa2:	2300      	movs	r3, #0
 8011aa4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011aa6:	4b1f      	ldr	r3, [pc, #124]	; (8011b24 <FATFS_LinkDriverEx+0x94>)
 8011aa8:	7a5b      	ldrb	r3, [r3, #9]
 8011aaa:	b2db      	uxtb	r3, r3
 8011aac:	2b00      	cmp	r3, #0
 8011aae:	d131      	bne.n	8011b14 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011ab0:	4b1c      	ldr	r3, [pc, #112]	; (8011b24 <FATFS_LinkDriverEx+0x94>)
 8011ab2:	7a5b      	ldrb	r3, [r3, #9]
 8011ab4:	b2db      	uxtb	r3, r3
 8011ab6:	461a      	mov	r2, r3
 8011ab8:	4b1a      	ldr	r3, [pc, #104]	; (8011b24 <FATFS_LinkDriverEx+0x94>)
 8011aba:	2100      	movs	r1, #0
 8011abc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8011abe:	4b19      	ldr	r3, [pc, #100]	; (8011b24 <FATFS_LinkDriverEx+0x94>)
 8011ac0:	7a5b      	ldrb	r3, [r3, #9]
 8011ac2:	b2db      	uxtb	r3, r3
 8011ac4:	4a17      	ldr	r2, [pc, #92]	; (8011b24 <FATFS_LinkDriverEx+0x94>)
 8011ac6:	009b      	lsls	r3, r3, #2
 8011ac8:	4413      	add	r3, r2
 8011aca:	68fa      	ldr	r2, [r7, #12]
 8011acc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8011ace:	4b15      	ldr	r3, [pc, #84]	; (8011b24 <FATFS_LinkDriverEx+0x94>)
 8011ad0:	7a5b      	ldrb	r3, [r3, #9]
 8011ad2:	b2db      	uxtb	r3, r3
 8011ad4:	461a      	mov	r2, r3
 8011ad6:	4b13      	ldr	r3, [pc, #76]	; (8011b24 <FATFS_LinkDriverEx+0x94>)
 8011ad8:	4413      	add	r3, r2
 8011ada:	79fa      	ldrb	r2, [r7, #7]
 8011adc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8011ade:	4b11      	ldr	r3, [pc, #68]	; (8011b24 <FATFS_LinkDriverEx+0x94>)
 8011ae0:	7a5b      	ldrb	r3, [r3, #9]
 8011ae2:	b2db      	uxtb	r3, r3
 8011ae4:	1c5a      	adds	r2, r3, #1
 8011ae6:	b2d1      	uxtb	r1, r2
 8011ae8:	4a0e      	ldr	r2, [pc, #56]	; (8011b24 <FATFS_LinkDriverEx+0x94>)
 8011aea:	7251      	strb	r1, [r2, #9]
 8011aec:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8011aee:	7dbb      	ldrb	r3, [r7, #22]
 8011af0:	3330      	adds	r3, #48	; 0x30
 8011af2:	b2da      	uxtb	r2, r3
 8011af4:	68bb      	ldr	r3, [r7, #8]
 8011af6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011af8:	68bb      	ldr	r3, [r7, #8]
 8011afa:	3301      	adds	r3, #1
 8011afc:	223a      	movs	r2, #58	; 0x3a
 8011afe:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8011b00:	68bb      	ldr	r3, [r7, #8]
 8011b02:	3302      	adds	r3, #2
 8011b04:	222f      	movs	r2, #47	; 0x2f
 8011b06:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011b08:	68bb      	ldr	r3, [r7, #8]
 8011b0a:	3303      	adds	r3, #3
 8011b0c:	2200      	movs	r2, #0
 8011b0e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8011b10:	2300      	movs	r3, #0
 8011b12:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8011b14:	7dfb      	ldrb	r3, [r7, #23]
}
 8011b16:	4618      	mov	r0, r3
 8011b18:	371c      	adds	r7, #28
 8011b1a:	46bd      	mov	sp, r7
 8011b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b20:	4770      	bx	lr
 8011b22:	bf00      	nop
 8011b24:	2000418c 	.word	0x2000418c

08011b28 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011b28:	b580      	push	{r7, lr}
 8011b2a:	b082      	sub	sp, #8
 8011b2c:	af00      	add	r7, sp, #0
 8011b2e:	6078      	str	r0, [r7, #4]
 8011b30:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8011b32:	2200      	movs	r2, #0
 8011b34:	6839      	ldr	r1, [r7, #0]
 8011b36:	6878      	ldr	r0, [r7, #4]
 8011b38:	f7ff ffaa 	bl	8011a90 <FATFS_LinkDriverEx>
 8011b3c:	4603      	mov	r3, r0
}
 8011b3e:	4618      	mov	r0, r3
 8011b40:	3708      	adds	r7, #8
 8011b42:	46bd      	mov	sp, r7
 8011b44:	bd80      	pop	{r7, pc}

08011b46 <atof>:
 8011b46:	2100      	movs	r1, #0
 8011b48:	f001 bbfc 	b.w	8013344 <strtod>

08011b4c <atoi>:
 8011b4c:	220a      	movs	r2, #10
 8011b4e:	2100      	movs	r1, #0
 8011b50:	f001 bc86 	b.w	8013460 <strtol>

08011b54 <atol>:
 8011b54:	220a      	movs	r2, #10
 8011b56:	2100      	movs	r1, #0
 8011b58:	f001 bc82 	b.w	8013460 <strtol>

08011b5c <__errno>:
 8011b5c:	4b01      	ldr	r3, [pc, #4]	; (8011b64 <__errno+0x8>)
 8011b5e:	6818      	ldr	r0, [r3, #0]
 8011b60:	4770      	bx	lr
 8011b62:	bf00      	nop
 8011b64:	2000024c 	.word	0x2000024c

08011b68 <gmtime_r>:
 8011b68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011b6c:	e9d0 6700 	ldrd	r6, r7, [r0]
 8011b70:	460c      	mov	r4, r1
 8011b72:	4a4f      	ldr	r2, [pc, #316]	; (8011cb0 <gmtime_r+0x148>)
 8011b74:	2300      	movs	r3, #0
 8011b76:	4630      	mov	r0, r6
 8011b78:	4639      	mov	r1, r7
 8011b7a:	f7ef f885 	bl	8000c88 <__aeabi_ldivmod>
 8011b7e:	4639      	mov	r1, r7
 8011b80:	4605      	mov	r5, r0
 8011b82:	4a4b      	ldr	r2, [pc, #300]	; (8011cb0 <gmtime_r+0x148>)
 8011b84:	4630      	mov	r0, r6
 8011b86:	2300      	movs	r3, #0
 8011b88:	f7ef f87e 	bl	8000c88 <__aeabi_ldivmod>
 8011b8c:	2a00      	cmp	r2, #0
 8011b8e:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 8011b92:	bfb7      	itett	lt
 8011b94:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 8011b98:	f600 236c 	addwge	r3, r0, #2668	; 0xa6c
 8011b9c:	f600 236b 	addwlt	r3, r0, #2667	; 0xa6b
 8011ba0:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 8011ba4:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 8011ba8:	fbb2 f1f0 	udiv	r1, r2, r0
 8011bac:	fb00 2211 	mls	r2, r0, r1, r2
 8011bb0:	203c      	movs	r0, #60	; 0x3c
 8011bb2:	60a1      	str	r1, [r4, #8]
 8011bb4:	fbb2 f1f0 	udiv	r1, r2, r0
 8011bb8:	fb00 2211 	mls	r2, r0, r1, r2
 8011bbc:	6061      	str	r1, [r4, #4]
 8011bbe:	6022      	str	r2, [r4, #0]
 8011bc0:	2107      	movs	r1, #7
 8011bc2:	1cda      	adds	r2, r3, #3
 8011bc4:	fb92 f1f1 	sdiv	r1, r2, r1
 8011bc8:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8011bcc:	1a52      	subs	r2, r2, r1
 8011bce:	bf48      	it	mi
 8011bd0:	3207      	addmi	r2, #7
 8011bd2:	4d38      	ldr	r5, [pc, #224]	; (8011cb4 <gmtime_r+0x14c>)
 8011bd4:	4838      	ldr	r0, [pc, #224]	; (8011cb8 <gmtime_r+0x150>)
 8011bd6:	61a2      	str	r2, [r4, #24]
 8011bd8:	2b00      	cmp	r3, #0
 8011bda:	bfb7      	itett	lt
 8011bdc:	f5a3 320e 	sublt.w	r2, r3, #145408	; 0x23800
 8011be0:	fb93 f5f5 	sdivge	r5, r3, r5
 8011be4:	f5a2 722c 	sublt.w	r2, r2, #688	; 0x2b0
 8011be8:	fb92 f5f5 	sdivlt	r5, r2, r5
 8011bec:	fb00 3005 	mla	r0, r0, r5, r3
 8011bf0:	f648 62ac 	movw	r2, #36524	; 0x8eac
 8011bf4:	fbb0 f2f2 	udiv	r2, r0, r2
 8011bf8:	4402      	add	r2, r0
 8011bfa:	f240 53b4 	movw	r3, #1460	; 0x5b4
 8011bfe:	fbb0 f1f3 	udiv	r1, r0, r3
 8011c02:	1a52      	subs	r2, r2, r1
 8011c04:	f240 1c6d 	movw	ip, #365	; 0x16d
 8011c08:	492c      	ldr	r1, [pc, #176]	; (8011cbc <gmtime_r+0x154>)
 8011c0a:	fbb0 f1f1 	udiv	r1, r0, r1
 8011c0e:	2764      	movs	r7, #100	; 0x64
 8011c10:	1a52      	subs	r2, r2, r1
 8011c12:	fbb2 f1fc 	udiv	r1, r2, ip
 8011c16:	fbb2 f3f3 	udiv	r3, r2, r3
 8011c1a:	fbb1 f6f7 	udiv	r6, r1, r7
 8011c1e:	1af3      	subs	r3, r6, r3
 8011c20:	4403      	add	r3, r0
 8011c22:	fb0c 3311 	mls	r3, ip, r1, r3
 8011c26:	2299      	movs	r2, #153	; 0x99
 8011c28:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
 8011c2c:	f10e 0e02 	add.w	lr, lr, #2
 8011c30:	f103 0c01 	add.w	ip, r3, #1
 8011c34:	fbbe f0f2 	udiv	r0, lr, r2
 8011c38:	4342      	muls	r2, r0
 8011c3a:	3202      	adds	r2, #2
 8011c3c:	f04f 0805 	mov.w	r8, #5
 8011c40:	fbb2 f2f8 	udiv	r2, r2, r8
 8011c44:	ebac 0c02 	sub.w	ip, ip, r2
 8011c48:	f240 52f9 	movw	r2, #1529	; 0x5f9
 8011c4c:	4596      	cmp	lr, r2
 8011c4e:	bf94      	ite	ls
 8011c50:	2202      	movls	r2, #2
 8011c52:	f06f 0209 	mvnhi.w	r2, #9
 8011c56:	4410      	add	r0, r2
 8011c58:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8011c5c:	fb02 1505 	mla	r5, r2, r5, r1
 8011c60:	2801      	cmp	r0, #1
 8011c62:	bf98      	it	ls
 8011c64:	3501      	addls	r5, #1
 8011c66:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8011c6a:	d30d      	bcc.n	8011c88 <gmtime_r+0x120>
 8011c6c:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8011c70:	61e3      	str	r3, [r4, #28]
 8011c72:	f2a5 756c 	subw	r5, r5, #1900	; 0x76c
 8011c76:	2300      	movs	r3, #0
 8011c78:	e9c4 0504 	strd	r0, r5, [r4, #16]
 8011c7c:	f8c4 c00c 	str.w	ip, [r4, #12]
 8011c80:	6223      	str	r3, [r4, #32]
 8011c82:	4620      	mov	r0, r4
 8011c84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c88:	078a      	lsls	r2, r1, #30
 8011c8a:	d102      	bne.n	8011c92 <gmtime_r+0x12a>
 8011c8c:	fb07 1616 	mls	r6, r7, r6, r1
 8011c90:	b95e      	cbnz	r6, 8011caa <gmtime_r+0x142>
 8011c92:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8011c96:	fbb1 f6f2 	udiv	r6, r1, r2
 8011c9a:	fb02 1216 	mls	r2, r2, r6, r1
 8011c9e:	fab2 f282 	clz	r2, r2
 8011ca2:	0952      	lsrs	r2, r2, #5
 8011ca4:	333b      	adds	r3, #59	; 0x3b
 8011ca6:	4413      	add	r3, r2
 8011ca8:	e7e2      	b.n	8011c70 <gmtime_r+0x108>
 8011caa:	2201      	movs	r2, #1
 8011cac:	e7fa      	b.n	8011ca4 <gmtime_r+0x13c>
 8011cae:	bf00      	nop
 8011cb0:	00015180 	.word	0x00015180
 8011cb4:	00023ab1 	.word	0x00023ab1
 8011cb8:	fffdc54f 	.word	0xfffdc54f
 8011cbc:	00023ab0 	.word	0x00023ab0

08011cc0 <__libc_init_array>:
 8011cc0:	b570      	push	{r4, r5, r6, lr}
 8011cc2:	4d0d      	ldr	r5, [pc, #52]	; (8011cf8 <__libc_init_array+0x38>)
 8011cc4:	4c0d      	ldr	r4, [pc, #52]	; (8011cfc <__libc_init_array+0x3c>)
 8011cc6:	1b64      	subs	r4, r4, r5
 8011cc8:	10a4      	asrs	r4, r4, #2
 8011cca:	2600      	movs	r6, #0
 8011ccc:	42a6      	cmp	r6, r4
 8011cce:	d109      	bne.n	8011ce4 <__libc_init_array+0x24>
 8011cd0:	4d0b      	ldr	r5, [pc, #44]	; (8011d00 <__libc_init_array+0x40>)
 8011cd2:	4c0c      	ldr	r4, [pc, #48]	; (8011d04 <__libc_init_array+0x44>)
 8011cd4:	f004 fb06 	bl	80162e4 <_init>
 8011cd8:	1b64      	subs	r4, r4, r5
 8011cda:	10a4      	asrs	r4, r4, #2
 8011cdc:	2600      	movs	r6, #0
 8011cde:	42a6      	cmp	r6, r4
 8011ce0:	d105      	bne.n	8011cee <__libc_init_array+0x2e>
 8011ce2:	bd70      	pop	{r4, r5, r6, pc}
 8011ce4:	f855 3b04 	ldr.w	r3, [r5], #4
 8011ce8:	4798      	blx	r3
 8011cea:	3601      	adds	r6, #1
 8011cec:	e7ee      	b.n	8011ccc <__libc_init_array+0xc>
 8011cee:	f855 3b04 	ldr.w	r3, [r5], #4
 8011cf2:	4798      	blx	r3
 8011cf4:	3601      	adds	r6, #1
 8011cf6:	e7f2      	b.n	8011cde <__libc_init_array+0x1e>
 8011cf8:	08018074 	.word	0x08018074
 8011cfc:	08018074 	.word	0x08018074
 8011d00:	08018074 	.word	0x08018074
 8011d04:	08018078 	.word	0x08018078

08011d08 <memcpy>:
 8011d08:	440a      	add	r2, r1
 8011d0a:	4291      	cmp	r1, r2
 8011d0c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8011d10:	d100      	bne.n	8011d14 <memcpy+0xc>
 8011d12:	4770      	bx	lr
 8011d14:	b510      	push	{r4, lr}
 8011d16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011d1a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011d1e:	4291      	cmp	r1, r2
 8011d20:	d1f9      	bne.n	8011d16 <memcpy+0xe>
 8011d22:	bd10      	pop	{r4, pc}

08011d24 <memset>:
 8011d24:	4402      	add	r2, r0
 8011d26:	4603      	mov	r3, r0
 8011d28:	4293      	cmp	r3, r2
 8011d2a:	d100      	bne.n	8011d2e <memset+0xa>
 8011d2c:	4770      	bx	lr
 8011d2e:	f803 1b01 	strb.w	r1, [r3], #1
 8011d32:	e7f9      	b.n	8011d28 <memset+0x4>

08011d34 <__cvt>:
 8011d34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011d38:	ec55 4b10 	vmov	r4, r5, d0
 8011d3c:	2d00      	cmp	r5, #0
 8011d3e:	460e      	mov	r6, r1
 8011d40:	4619      	mov	r1, r3
 8011d42:	462b      	mov	r3, r5
 8011d44:	bfbb      	ittet	lt
 8011d46:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8011d4a:	461d      	movlt	r5, r3
 8011d4c:	2300      	movge	r3, #0
 8011d4e:	232d      	movlt	r3, #45	; 0x2d
 8011d50:	700b      	strb	r3, [r1, #0]
 8011d52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011d54:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8011d58:	4691      	mov	r9, r2
 8011d5a:	f023 0820 	bic.w	r8, r3, #32
 8011d5e:	bfbc      	itt	lt
 8011d60:	4622      	movlt	r2, r4
 8011d62:	4614      	movlt	r4, r2
 8011d64:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011d68:	d005      	beq.n	8011d76 <__cvt+0x42>
 8011d6a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8011d6e:	d100      	bne.n	8011d72 <__cvt+0x3e>
 8011d70:	3601      	adds	r6, #1
 8011d72:	2102      	movs	r1, #2
 8011d74:	e000      	b.n	8011d78 <__cvt+0x44>
 8011d76:	2103      	movs	r1, #3
 8011d78:	ab03      	add	r3, sp, #12
 8011d7a:	9301      	str	r3, [sp, #4]
 8011d7c:	ab02      	add	r3, sp, #8
 8011d7e:	9300      	str	r3, [sp, #0]
 8011d80:	ec45 4b10 	vmov	d0, r4, r5
 8011d84:	4653      	mov	r3, sl
 8011d86:	4632      	mov	r2, r6
 8011d88:	f001 fc3a 	bl	8013600 <_dtoa_r>
 8011d8c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8011d90:	4607      	mov	r7, r0
 8011d92:	d102      	bne.n	8011d9a <__cvt+0x66>
 8011d94:	f019 0f01 	tst.w	r9, #1
 8011d98:	d022      	beq.n	8011de0 <__cvt+0xac>
 8011d9a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011d9e:	eb07 0906 	add.w	r9, r7, r6
 8011da2:	d110      	bne.n	8011dc6 <__cvt+0x92>
 8011da4:	783b      	ldrb	r3, [r7, #0]
 8011da6:	2b30      	cmp	r3, #48	; 0x30
 8011da8:	d10a      	bne.n	8011dc0 <__cvt+0x8c>
 8011daa:	2200      	movs	r2, #0
 8011dac:	2300      	movs	r3, #0
 8011dae:	4620      	mov	r0, r4
 8011db0:	4629      	mov	r1, r5
 8011db2:	f7ee fe89 	bl	8000ac8 <__aeabi_dcmpeq>
 8011db6:	b918      	cbnz	r0, 8011dc0 <__cvt+0x8c>
 8011db8:	f1c6 0601 	rsb	r6, r6, #1
 8011dbc:	f8ca 6000 	str.w	r6, [sl]
 8011dc0:	f8da 3000 	ldr.w	r3, [sl]
 8011dc4:	4499      	add	r9, r3
 8011dc6:	2200      	movs	r2, #0
 8011dc8:	2300      	movs	r3, #0
 8011dca:	4620      	mov	r0, r4
 8011dcc:	4629      	mov	r1, r5
 8011dce:	f7ee fe7b 	bl	8000ac8 <__aeabi_dcmpeq>
 8011dd2:	b108      	cbz	r0, 8011dd8 <__cvt+0xa4>
 8011dd4:	f8cd 900c 	str.w	r9, [sp, #12]
 8011dd8:	2230      	movs	r2, #48	; 0x30
 8011dda:	9b03      	ldr	r3, [sp, #12]
 8011ddc:	454b      	cmp	r3, r9
 8011dde:	d307      	bcc.n	8011df0 <__cvt+0xbc>
 8011de0:	9b03      	ldr	r3, [sp, #12]
 8011de2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011de4:	1bdb      	subs	r3, r3, r7
 8011de6:	4638      	mov	r0, r7
 8011de8:	6013      	str	r3, [r2, #0]
 8011dea:	b004      	add	sp, #16
 8011dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011df0:	1c59      	adds	r1, r3, #1
 8011df2:	9103      	str	r1, [sp, #12]
 8011df4:	701a      	strb	r2, [r3, #0]
 8011df6:	e7f0      	b.n	8011dda <__cvt+0xa6>

08011df8 <__exponent>:
 8011df8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011dfa:	4603      	mov	r3, r0
 8011dfc:	2900      	cmp	r1, #0
 8011dfe:	bfb8      	it	lt
 8011e00:	4249      	neglt	r1, r1
 8011e02:	f803 2b02 	strb.w	r2, [r3], #2
 8011e06:	bfb4      	ite	lt
 8011e08:	222d      	movlt	r2, #45	; 0x2d
 8011e0a:	222b      	movge	r2, #43	; 0x2b
 8011e0c:	2909      	cmp	r1, #9
 8011e0e:	7042      	strb	r2, [r0, #1]
 8011e10:	dd2a      	ble.n	8011e68 <__exponent+0x70>
 8011e12:	f10d 0407 	add.w	r4, sp, #7
 8011e16:	46a4      	mov	ip, r4
 8011e18:	270a      	movs	r7, #10
 8011e1a:	46a6      	mov	lr, r4
 8011e1c:	460a      	mov	r2, r1
 8011e1e:	fb91 f6f7 	sdiv	r6, r1, r7
 8011e22:	fb07 1516 	mls	r5, r7, r6, r1
 8011e26:	3530      	adds	r5, #48	; 0x30
 8011e28:	2a63      	cmp	r2, #99	; 0x63
 8011e2a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8011e2e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8011e32:	4631      	mov	r1, r6
 8011e34:	dcf1      	bgt.n	8011e1a <__exponent+0x22>
 8011e36:	3130      	adds	r1, #48	; 0x30
 8011e38:	f1ae 0502 	sub.w	r5, lr, #2
 8011e3c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8011e40:	1c44      	adds	r4, r0, #1
 8011e42:	4629      	mov	r1, r5
 8011e44:	4561      	cmp	r1, ip
 8011e46:	d30a      	bcc.n	8011e5e <__exponent+0x66>
 8011e48:	f10d 0209 	add.w	r2, sp, #9
 8011e4c:	eba2 020e 	sub.w	r2, r2, lr
 8011e50:	4565      	cmp	r5, ip
 8011e52:	bf88      	it	hi
 8011e54:	2200      	movhi	r2, #0
 8011e56:	4413      	add	r3, r2
 8011e58:	1a18      	subs	r0, r3, r0
 8011e5a:	b003      	add	sp, #12
 8011e5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011e5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011e62:	f804 2f01 	strb.w	r2, [r4, #1]!
 8011e66:	e7ed      	b.n	8011e44 <__exponent+0x4c>
 8011e68:	2330      	movs	r3, #48	; 0x30
 8011e6a:	3130      	adds	r1, #48	; 0x30
 8011e6c:	7083      	strb	r3, [r0, #2]
 8011e6e:	70c1      	strb	r1, [r0, #3]
 8011e70:	1d03      	adds	r3, r0, #4
 8011e72:	e7f1      	b.n	8011e58 <__exponent+0x60>

08011e74 <_printf_float>:
 8011e74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e78:	ed2d 8b02 	vpush	{d8}
 8011e7c:	b08d      	sub	sp, #52	; 0x34
 8011e7e:	460c      	mov	r4, r1
 8011e80:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8011e84:	4616      	mov	r6, r2
 8011e86:	461f      	mov	r7, r3
 8011e88:	4605      	mov	r5, r0
 8011e8a:	f002 fd17 	bl	80148bc <_localeconv_r>
 8011e8e:	f8d0 a000 	ldr.w	sl, [r0]
 8011e92:	4650      	mov	r0, sl
 8011e94:	f7ee f99c 	bl	80001d0 <strlen>
 8011e98:	2300      	movs	r3, #0
 8011e9a:	930a      	str	r3, [sp, #40]	; 0x28
 8011e9c:	6823      	ldr	r3, [r4, #0]
 8011e9e:	9305      	str	r3, [sp, #20]
 8011ea0:	f8d8 3000 	ldr.w	r3, [r8]
 8011ea4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8011ea8:	3307      	adds	r3, #7
 8011eaa:	f023 0307 	bic.w	r3, r3, #7
 8011eae:	f103 0208 	add.w	r2, r3, #8
 8011eb2:	f8c8 2000 	str.w	r2, [r8]
 8011eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011eba:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8011ebe:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8011ec2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8011ec6:	9307      	str	r3, [sp, #28]
 8011ec8:	f8cd 8018 	str.w	r8, [sp, #24]
 8011ecc:	ee08 0a10 	vmov	s16, r0
 8011ed0:	4b9f      	ldr	r3, [pc, #636]	; (8012150 <_printf_float+0x2dc>)
 8011ed2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011ed6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011eda:	f7ee fe27 	bl	8000b2c <__aeabi_dcmpun>
 8011ede:	bb88      	cbnz	r0, 8011f44 <_printf_float+0xd0>
 8011ee0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011ee4:	4b9a      	ldr	r3, [pc, #616]	; (8012150 <_printf_float+0x2dc>)
 8011ee6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011eea:	f7ee fe01 	bl	8000af0 <__aeabi_dcmple>
 8011eee:	bb48      	cbnz	r0, 8011f44 <_printf_float+0xd0>
 8011ef0:	2200      	movs	r2, #0
 8011ef2:	2300      	movs	r3, #0
 8011ef4:	4640      	mov	r0, r8
 8011ef6:	4649      	mov	r1, r9
 8011ef8:	f7ee fdf0 	bl	8000adc <__aeabi_dcmplt>
 8011efc:	b110      	cbz	r0, 8011f04 <_printf_float+0x90>
 8011efe:	232d      	movs	r3, #45	; 0x2d
 8011f00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011f04:	4b93      	ldr	r3, [pc, #588]	; (8012154 <_printf_float+0x2e0>)
 8011f06:	4894      	ldr	r0, [pc, #592]	; (8012158 <_printf_float+0x2e4>)
 8011f08:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8011f0c:	bf94      	ite	ls
 8011f0e:	4698      	movls	r8, r3
 8011f10:	4680      	movhi	r8, r0
 8011f12:	2303      	movs	r3, #3
 8011f14:	6123      	str	r3, [r4, #16]
 8011f16:	9b05      	ldr	r3, [sp, #20]
 8011f18:	f023 0204 	bic.w	r2, r3, #4
 8011f1c:	6022      	str	r2, [r4, #0]
 8011f1e:	f04f 0900 	mov.w	r9, #0
 8011f22:	9700      	str	r7, [sp, #0]
 8011f24:	4633      	mov	r3, r6
 8011f26:	aa0b      	add	r2, sp, #44	; 0x2c
 8011f28:	4621      	mov	r1, r4
 8011f2a:	4628      	mov	r0, r5
 8011f2c:	f000 f9d8 	bl	80122e0 <_printf_common>
 8011f30:	3001      	adds	r0, #1
 8011f32:	f040 8090 	bne.w	8012056 <_printf_float+0x1e2>
 8011f36:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011f3a:	b00d      	add	sp, #52	; 0x34
 8011f3c:	ecbd 8b02 	vpop	{d8}
 8011f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f44:	4642      	mov	r2, r8
 8011f46:	464b      	mov	r3, r9
 8011f48:	4640      	mov	r0, r8
 8011f4a:	4649      	mov	r1, r9
 8011f4c:	f7ee fdee 	bl	8000b2c <__aeabi_dcmpun>
 8011f50:	b140      	cbz	r0, 8011f64 <_printf_float+0xf0>
 8011f52:	464b      	mov	r3, r9
 8011f54:	2b00      	cmp	r3, #0
 8011f56:	bfbc      	itt	lt
 8011f58:	232d      	movlt	r3, #45	; 0x2d
 8011f5a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8011f5e:	487f      	ldr	r0, [pc, #508]	; (801215c <_printf_float+0x2e8>)
 8011f60:	4b7f      	ldr	r3, [pc, #508]	; (8012160 <_printf_float+0x2ec>)
 8011f62:	e7d1      	b.n	8011f08 <_printf_float+0x94>
 8011f64:	6863      	ldr	r3, [r4, #4]
 8011f66:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8011f6a:	9206      	str	r2, [sp, #24]
 8011f6c:	1c5a      	adds	r2, r3, #1
 8011f6e:	d13f      	bne.n	8011ff0 <_printf_float+0x17c>
 8011f70:	2306      	movs	r3, #6
 8011f72:	6063      	str	r3, [r4, #4]
 8011f74:	9b05      	ldr	r3, [sp, #20]
 8011f76:	6861      	ldr	r1, [r4, #4]
 8011f78:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8011f7c:	2300      	movs	r3, #0
 8011f7e:	9303      	str	r3, [sp, #12]
 8011f80:	ab0a      	add	r3, sp, #40	; 0x28
 8011f82:	e9cd b301 	strd	fp, r3, [sp, #4]
 8011f86:	ab09      	add	r3, sp, #36	; 0x24
 8011f88:	ec49 8b10 	vmov	d0, r8, r9
 8011f8c:	9300      	str	r3, [sp, #0]
 8011f8e:	6022      	str	r2, [r4, #0]
 8011f90:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011f94:	4628      	mov	r0, r5
 8011f96:	f7ff fecd 	bl	8011d34 <__cvt>
 8011f9a:	9b06      	ldr	r3, [sp, #24]
 8011f9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011f9e:	2b47      	cmp	r3, #71	; 0x47
 8011fa0:	4680      	mov	r8, r0
 8011fa2:	d108      	bne.n	8011fb6 <_printf_float+0x142>
 8011fa4:	1cc8      	adds	r0, r1, #3
 8011fa6:	db02      	blt.n	8011fae <_printf_float+0x13a>
 8011fa8:	6863      	ldr	r3, [r4, #4]
 8011faa:	4299      	cmp	r1, r3
 8011fac:	dd41      	ble.n	8012032 <_printf_float+0x1be>
 8011fae:	f1ab 0b02 	sub.w	fp, fp, #2
 8011fb2:	fa5f fb8b 	uxtb.w	fp, fp
 8011fb6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011fba:	d820      	bhi.n	8011ffe <_printf_float+0x18a>
 8011fbc:	3901      	subs	r1, #1
 8011fbe:	465a      	mov	r2, fp
 8011fc0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011fc4:	9109      	str	r1, [sp, #36]	; 0x24
 8011fc6:	f7ff ff17 	bl	8011df8 <__exponent>
 8011fca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011fcc:	1813      	adds	r3, r2, r0
 8011fce:	2a01      	cmp	r2, #1
 8011fd0:	4681      	mov	r9, r0
 8011fd2:	6123      	str	r3, [r4, #16]
 8011fd4:	dc02      	bgt.n	8011fdc <_printf_float+0x168>
 8011fd6:	6822      	ldr	r2, [r4, #0]
 8011fd8:	07d2      	lsls	r2, r2, #31
 8011fda:	d501      	bpl.n	8011fe0 <_printf_float+0x16c>
 8011fdc:	3301      	adds	r3, #1
 8011fde:	6123      	str	r3, [r4, #16]
 8011fe0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	d09c      	beq.n	8011f22 <_printf_float+0xae>
 8011fe8:	232d      	movs	r3, #45	; 0x2d
 8011fea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011fee:	e798      	b.n	8011f22 <_printf_float+0xae>
 8011ff0:	9a06      	ldr	r2, [sp, #24]
 8011ff2:	2a47      	cmp	r2, #71	; 0x47
 8011ff4:	d1be      	bne.n	8011f74 <_printf_float+0x100>
 8011ff6:	2b00      	cmp	r3, #0
 8011ff8:	d1bc      	bne.n	8011f74 <_printf_float+0x100>
 8011ffa:	2301      	movs	r3, #1
 8011ffc:	e7b9      	b.n	8011f72 <_printf_float+0xfe>
 8011ffe:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8012002:	d118      	bne.n	8012036 <_printf_float+0x1c2>
 8012004:	2900      	cmp	r1, #0
 8012006:	6863      	ldr	r3, [r4, #4]
 8012008:	dd0b      	ble.n	8012022 <_printf_float+0x1ae>
 801200a:	6121      	str	r1, [r4, #16]
 801200c:	b913      	cbnz	r3, 8012014 <_printf_float+0x1a0>
 801200e:	6822      	ldr	r2, [r4, #0]
 8012010:	07d0      	lsls	r0, r2, #31
 8012012:	d502      	bpl.n	801201a <_printf_float+0x1a6>
 8012014:	3301      	adds	r3, #1
 8012016:	440b      	add	r3, r1
 8012018:	6123      	str	r3, [r4, #16]
 801201a:	65a1      	str	r1, [r4, #88]	; 0x58
 801201c:	f04f 0900 	mov.w	r9, #0
 8012020:	e7de      	b.n	8011fe0 <_printf_float+0x16c>
 8012022:	b913      	cbnz	r3, 801202a <_printf_float+0x1b6>
 8012024:	6822      	ldr	r2, [r4, #0]
 8012026:	07d2      	lsls	r2, r2, #31
 8012028:	d501      	bpl.n	801202e <_printf_float+0x1ba>
 801202a:	3302      	adds	r3, #2
 801202c:	e7f4      	b.n	8012018 <_printf_float+0x1a4>
 801202e:	2301      	movs	r3, #1
 8012030:	e7f2      	b.n	8012018 <_printf_float+0x1a4>
 8012032:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8012036:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012038:	4299      	cmp	r1, r3
 801203a:	db05      	blt.n	8012048 <_printf_float+0x1d4>
 801203c:	6823      	ldr	r3, [r4, #0]
 801203e:	6121      	str	r1, [r4, #16]
 8012040:	07d8      	lsls	r0, r3, #31
 8012042:	d5ea      	bpl.n	801201a <_printf_float+0x1a6>
 8012044:	1c4b      	adds	r3, r1, #1
 8012046:	e7e7      	b.n	8012018 <_printf_float+0x1a4>
 8012048:	2900      	cmp	r1, #0
 801204a:	bfd4      	ite	le
 801204c:	f1c1 0202 	rsble	r2, r1, #2
 8012050:	2201      	movgt	r2, #1
 8012052:	4413      	add	r3, r2
 8012054:	e7e0      	b.n	8012018 <_printf_float+0x1a4>
 8012056:	6823      	ldr	r3, [r4, #0]
 8012058:	055a      	lsls	r2, r3, #21
 801205a:	d407      	bmi.n	801206c <_printf_float+0x1f8>
 801205c:	6923      	ldr	r3, [r4, #16]
 801205e:	4642      	mov	r2, r8
 8012060:	4631      	mov	r1, r6
 8012062:	4628      	mov	r0, r5
 8012064:	47b8      	blx	r7
 8012066:	3001      	adds	r0, #1
 8012068:	d12c      	bne.n	80120c4 <_printf_float+0x250>
 801206a:	e764      	b.n	8011f36 <_printf_float+0xc2>
 801206c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8012070:	f240 80e0 	bls.w	8012234 <_printf_float+0x3c0>
 8012074:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012078:	2200      	movs	r2, #0
 801207a:	2300      	movs	r3, #0
 801207c:	f7ee fd24 	bl	8000ac8 <__aeabi_dcmpeq>
 8012080:	2800      	cmp	r0, #0
 8012082:	d034      	beq.n	80120ee <_printf_float+0x27a>
 8012084:	4a37      	ldr	r2, [pc, #220]	; (8012164 <_printf_float+0x2f0>)
 8012086:	2301      	movs	r3, #1
 8012088:	4631      	mov	r1, r6
 801208a:	4628      	mov	r0, r5
 801208c:	47b8      	blx	r7
 801208e:	3001      	adds	r0, #1
 8012090:	f43f af51 	beq.w	8011f36 <_printf_float+0xc2>
 8012094:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012098:	429a      	cmp	r2, r3
 801209a:	db02      	blt.n	80120a2 <_printf_float+0x22e>
 801209c:	6823      	ldr	r3, [r4, #0]
 801209e:	07d8      	lsls	r0, r3, #31
 80120a0:	d510      	bpl.n	80120c4 <_printf_float+0x250>
 80120a2:	ee18 3a10 	vmov	r3, s16
 80120a6:	4652      	mov	r2, sl
 80120a8:	4631      	mov	r1, r6
 80120aa:	4628      	mov	r0, r5
 80120ac:	47b8      	blx	r7
 80120ae:	3001      	adds	r0, #1
 80120b0:	f43f af41 	beq.w	8011f36 <_printf_float+0xc2>
 80120b4:	f04f 0800 	mov.w	r8, #0
 80120b8:	f104 091a 	add.w	r9, r4, #26
 80120bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80120be:	3b01      	subs	r3, #1
 80120c0:	4543      	cmp	r3, r8
 80120c2:	dc09      	bgt.n	80120d8 <_printf_float+0x264>
 80120c4:	6823      	ldr	r3, [r4, #0]
 80120c6:	079b      	lsls	r3, r3, #30
 80120c8:	f100 8105 	bmi.w	80122d6 <_printf_float+0x462>
 80120cc:	68e0      	ldr	r0, [r4, #12]
 80120ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80120d0:	4298      	cmp	r0, r3
 80120d2:	bfb8      	it	lt
 80120d4:	4618      	movlt	r0, r3
 80120d6:	e730      	b.n	8011f3a <_printf_float+0xc6>
 80120d8:	2301      	movs	r3, #1
 80120da:	464a      	mov	r2, r9
 80120dc:	4631      	mov	r1, r6
 80120de:	4628      	mov	r0, r5
 80120e0:	47b8      	blx	r7
 80120e2:	3001      	adds	r0, #1
 80120e4:	f43f af27 	beq.w	8011f36 <_printf_float+0xc2>
 80120e8:	f108 0801 	add.w	r8, r8, #1
 80120ec:	e7e6      	b.n	80120bc <_printf_float+0x248>
 80120ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80120f0:	2b00      	cmp	r3, #0
 80120f2:	dc39      	bgt.n	8012168 <_printf_float+0x2f4>
 80120f4:	4a1b      	ldr	r2, [pc, #108]	; (8012164 <_printf_float+0x2f0>)
 80120f6:	2301      	movs	r3, #1
 80120f8:	4631      	mov	r1, r6
 80120fa:	4628      	mov	r0, r5
 80120fc:	47b8      	blx	r7
 80120fe:	3001      	adds	r0, #1
 8012100:	f43f af19 	beq.w	8011f36 <_printf_float+0xc2>
 8012104:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012108:	4313      	orrs	r3, r2
 801210a:	d102      	bne.n	8012112 <_printf_float+0x29e>
 801210c:	6823      	ldr	r3, [r4, #0]
 801210e:	07d9      	lsls	r1, r3, #31
 8012110:	d5d8      	bpl.n	80120c4 <_printf_float+0x250>
 8012112:	ee18 3a10 	vmov	r3, s16
 8012116:	4652      	mov	r2, sl
 8012118:	4631      	mov	r1, r6
 801211a:	4628      	mov	r0, r5
 801211c:	47b8      	blx	r7
 801211e:	3001      	adds	r0, #1
 8012120:	f43f af09 	beq.w	8011f36 <_printf_float+0xc2>
 8012124:	f04f 0900 	mov.w	r9, #0
 8012128:	f104 0a1a 	add.w	sl, r4, #26
 801212c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801212e:	425b      	negs	r3, r3
 8012130:	454b      	cmp	r3, r9
 8012132:	dc01      	bgt.n	8012138 <_printf_float+0x2c4>
 8012134:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012136:	e792      	b.n	801205e <_printf_float+0x1ea>
 8012138:	2301      	movs	r3, #1
 801213a:	4652      	mov	r2, sl
 801213c:	4631      	mov	r1, r6
 801213e:	4628      	mov	r0, r5
 8012140:	47b8      	blx	r7
 8012142:	3001      	adds	r0, #1
 8012144:	f43f aef7 	beq.w	8011f36 <_printf_float+0xc2>
 8012148:	f109 0901 	add.w	r9, r9, #1
 801214c:	e7ee      	b.n	801212c <_printf_float+0x2b8>
 801214e:	bf00      	nop
 8012150:	7fefffff 	.word	0x7fefffff
 8012154:	08017cd0 	.word	0x08017cd0
 8012158:	08017cd4 	.word	0x08017cd4
 801215c:	08017cdc 	.word	0x08017cdc
 8012160:	08017cd8 	.word	0x08017cd8
 8012164:	08017ce0 	.word	0x08017ce0
 8012168:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801216a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801216c:	429a      	cmp	r2, r3
 801216e:	bfa8      	it	ge
 8012170:	461a      	movge	r2, r3
 8012172:	2a00      	cmp	r2, #0
 8012174:	4691      	mov	r9, r2
 8012176:	dc37      	bgt.n	80121e8 <_printf_float+0x374>
 8012178:	f04f 0b00 	mov.w	fp, #0
 801217c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012180:	f104 021a 	add.w	r2, r4, #26
 8012184:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8012186:	9305      	str	r3, [sp, #20]
 8012188:	eba3 0309 	sub.w	r3, r3, r9
 801218c:	455b      	cmp	r3, fp
 801218e:	dc33      	bgt.n	80121f8 <_printf_float+0x384>
 8012190:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012194:	429a      	cmp	r2, r3
 8012196:	db3b      	blt.n	8012210 <_printf_float+0x39c>
 8012198:	6823      	ldr	r3, [r4, #0]
 801219a:	07da      	lsls	r2, r3, #31
 801219c:	d438      	bmi.n	8012210 <_printf_float+0x39c>
 801219e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80121a0:	9a05      	ldr	r2, [sp, #20]
 80121a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80121a4:	1a9a      	subs	r2, r3, r2
 80121a6:	eba3 0901 	sub.w	r9, r3, r1
 80121aa:	4591      	cmp	r9, r2
 80121ac:	bfa8      	it	ge
 80121ae:	4691      	movge	r9, r2
 80121b0:	f1b9 0f00 	cmp.w	r9, #0
 80121b4:	dc35      	bgt.n	8012222 <_printf_float+0x3ae>
 80121b6:	f04f 0800 	mov.w	r8, #0
 80121ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80121be:	f104 0a1a 	add.w	sl, r4, #26
 80121c2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80121c6:	1a9b      	subs	r3, r3, r2
 80121c8:	eba3 0309 	sub.w	r3, r3, r9
 80121cc:	4543      	cmp	r3, r8
 80121ce:	f77f af79 	ble.w	80120c4 <_printf_float+0x250>
 80121d2:	2301      	movs	r3, #1
 80121d4:	4652      	mov	r2, sl
 80121d6:	4631      	mov	r1, r6
 80121d8:	4628      	mov	r0, r5
 80121da:	47b8      	blx	r7
 80121dc:	3001      	adds	r0, #1
 80121de:	f43f aeaa 	beq.w	8011f36 <_printf_float+0xc2>
 80121e2:	f108 0801 	add.w	r8, r8, #1
 80121e6:	e7ec      	b.n	80121c2 <_printf_float+0x34e>
 80121e8:	4613      	mov	r3, r2
 80121ea:	4631      	mov	r1, r6
 80121ec:	4642      	mov	r2, r8
 80121ee:	4628      	mov	r0, r5
 80121f0:	47b8      	blx	r7
 80121f2:	3001      	adds	r0, #1
 80121f4:	d1c0      	bne.n	8012178 <_printf_float+0x304>
 80121f6:	e69e      	b.n	8011f36 <_printf_float+0xc2>
 80121f8:	2301      	movs	r3, #1
 80121fa:	4631      	mov	r1, r6
 80121fc:	4628      	mov	r0, r5
 80121fe:	9205      	str	r2, [sp, #20]
 8012200:	47b8      	blx	r7
 8012202:	3001      	adds	r0, #1
 8012204:	f43f ae97 	beq.w	8011f36 <_printf_float+0xc2>
 8012208:	9a05      	ldr	r2, [sp, #20]
 801220a:	f10b 0b01 	add.w	fp, fp, #1
 801220e:	e7b9      	b.n	8012184 <_printf_float+0x310>
 8012210:	ee18 3a10 	vmov	r3, s16
 8012214:	4652      	mov	r2, sl
 8012216:	4631      	mov	r1, r6
 8012218:	4628      	mov	r0, r5
 801221a:	47b8      	blx	r7
 801221c:	3001      	adds	r0, #1
 801221e:	d1be      	bne.n	801219e <_printf_float+0x32a>
 8012220:	e689      	b.n	8011f36 <_printf_float+0xc2>
 8012222:	9a05      	ldr	r2, [sp, #20]
 8012224:	464b      	mov	r3, r9
 8012226:	4442      	add	r2, r8
 8012228:	4631      	mov	r1, r6
 801222a:	4628      	mov	r0, r5
 801222c:	47b8      	blx	r7
 801222e:	3001      	adds	r0, #1
 8012230:	d1c1      	bne.n	80121b6 <_printf_float+0x342>
 8012232:	e680      	b.n	8011f36 <_printf_float+0xc2>
 8012234:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012236:	2a01      	cmp	r2, #1
 8012238:	dc01      	bgt.n	801223e <_printf_float+0x3ca>
 801223a:	07db      	lsls	r3, r3, #31
 801223c:	d538      	bpl.n	80122b0 <_printf_float+0x43c>
 801223e:	2301      	movs	r3, #1
 8012240:	4642      	mov	r2, r8
 8012242:	4631      	mov	r1, r6
 8012244:	4628      	mov	r0, r5
 8012246:	47b8      	blx	r7
 8012248:	3001      	adds	r0, #1
 801224a:	f43f ae74 	beq.w	8011f36 <_printf_float+0xc2>
 801224e:	ee18 3a10 	vmov	r3, s16
 8012252:	4652      	mov	r2, sl
 8012254:	4631      	mov	r1, r6
 8012256:	4628      	mov	r0, r5
 8012258:	47b8      	blx	r7
 801225a:	3001      	adds	r0, #1
 801225c:	f43f ae6b 	beq.w	8011f36 <_printf_float+0xc2>
 8012260:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012264:	2200      	movs	r2, #0
 8012266:	2300      	movs	r3, #0
 8012268:	f7ee fc2e 	bl	8000ac8 <__aeabi_dcmpeq>
 801226c:	b9d8      	cbnz	r0, 80122a6 <_printf_float+0x432>
 801226e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012270:	f108 0201 	add.w	r2, r8, #1
 8012274:	3b01      	subs	r3, #1
 8012276:	4631      	mov	r1, r6
 8012278:	4628      	mov	r0, r5
 801227a:	47b8      	blx	r7
 801227c:	3001      	adds	r0, #1
 801227e:	d10e      	bne.n	801229e <_printf_float+0x42a>
 8012280:	e659      	b.n	8011f36 <_printf_float+0xc2>
 8012282:	2301      	movs	r3, #1
 8012284:	4652      	mov	r2, sl
 8012286:	4631      	mov	r1, r6
 8012288:	4628      	mov	r0, r5
 801228a:	47b8      	blx	r7
 801228c:	3001      	adds	r0, #1
 801228e:	f43f ae52 	beq.w	8011f36 <_printf_float+0xc2>
 8012292:	f108 0801 	add.w	r8, r8, #1
 8012296:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012298:	3b01      	subs	r3, #1
 801229a:	4543      	cmp	r3, r8
 801229c:	dcf1      	bgt.n	8012282 <_printf_float+0x40e>
 801229e:	464b      	mov	r3, r9
 80122a0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80122a4:	e6dc      	b.n	8012060 <_printf_float+0x1ec>
 80122a6:	f04f 0800 	mov.w	r8, #0
 80122aa:	f104 0a1a 	add.w	sl, r4, #26
 80122ae:	e7f2      	b.n	8012296 <_printf_float+0x422>
 80122b0:	2301      	movs	r3, #1
 80122b2:	4642      	mov	r2, r8
 80122b4:	e7df      	b.n	8012276 <_printf_float+0x402>
 80122b6:	2301      	movs	r3, #1
 80122b8:	464a      	mov	r2, r9
 80122ba:	4631      	mov	r1, r6
 80122bc:	4628      	mov	r0, r5
 80122be:	47b8      	blx	r7
 80122c0:	3001      	adds	r0, #1
 80122c2:	f43f ae38 	beq.w	8011f36 <_printf_float+0xc2>
 80122c6:	f108 0801 	add.w	r8, r8, #1
 80122ca:	68e3      	ldr	r3, [r4, #12]
 80122cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80122ce:	1a5b      	subs	r3, r3, r1
 80122d0:	4543      	cmp	r3, r8
 80122d2:	dcf0      	bgt.n	80122b6 <_printf_float+0x442>
 80122d4:	e6fa      	b.n	80120cc <_printf_float+0x258>
 80122d6:	f04f 0800 	mov.w	r8, #0
 80122da:	f104 0919 	add.w	r9, r4, #25
 80122de:	e7f4      	b.n	80122ca <_printf_float+0x456>

080122e0 <_printf_common>:
 80122e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80122e4:	4616      	mov	r6, r2
 80122e6:	4699      	mov	r9, r3
 80122e8:	688a      	ldr	r2, [r1, #8]
 80122ea:	690b      	ldr	r3, [r1, #16]
 80122ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80122f0:	4293      	cmp	r3, r2
 80122f2:	bfb8      	it	lt
 80122f4:	4613      	movlt	r3, r2
 80122f6:	6033      	str	r3, [r6, #0]
 80122f8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80122fc:	4607      	mov	r7, r0
 80122fe:	460c      	mov	r4, r1
 8012300:	b10a      	cbz	r2, 8012306 <_printf_common+0x26>
 8012302:	3301      	adds	r3, #1
 8012304:	6033      	str	r3, [r6, #0]
 8012306:	6823      	ldr	r3, [r4, #0]
 8012308:	0699      	lsls	r1, r3, #26
 801230a:	bf42      	ittt	mi
 801230c:	6833      	ldrmi	r3, [r6, #0]
 801230e:	3302      	addmi	r3, #2
 8012310:	6033      	strmi	r3, [r6, #0]
 8012312:	6825      	ldr	r5, [r4, #0]
 8012314:	f015 0506 	ands.w	r5, r5, #6
 8012318:	d106      	bne.n	8012328 <_printf_common+0x48>
 801231a:	f104 0a19 	add.w	sl, r4, #25
 801231e:	68e3      	ldr	r3, [r4, #12]
 8012320:	6832      	ldr	r2, [r6, #0]
 8012322:	1a9b      	subs	r3, r3, r2
 8012324:	42ab      	cmp	r3, r5
 8012326:	dc26      	bgt.n	8012376 <_printf_common+0x96>
 8012328:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801232c:	1e13      	subs	r3, r2, #0
 801232e:	6822      	ldr	r2, [r4, #0]
 8012330:	bf18      	it	ne
 8012332:	2301      	movne	r3, #1
 8012334:	0692      	lsls	r2, r2, #26
 8012336:	d42b      	bmi.n	8012390 <_printf_common+0xb0>
 8012338:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801233c:	4649      	mov	r1, r9
 801233e:	4638      	mov	r0, r7
 8012340:	47c0      	blx	r8
 8012342:	3001      	adds	r0, #1
 8012344:	d01e      	beq.n	8012384 <_printf_common+0xa4>
 8012346:	6823      	ldr	r3, [r4, #0]
 8012348:	68e5      	ldr	r5, [r4, #12]
 801234a:	6832      	ldr	r2, [r6, #0]
 801234c:	f003 0306 	and.w	r3, r3, #6
 8012350:	2b04      	cmp	r3, #4
 8012352:	bf08      	it	eq
 8012354:	1aad      	subeq	r5, r5, r2
 8012356:	68a3      	ldr	r3, [r4, #8]
 8012358:	6922      	ldr	r2, [r4, #16]
 801235a:	bf0c      	ite	eq
 801235c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012360:	2500      	movne	r5, #0
 8012362:	4293      	cmp	r3, r2
 8012364:	bfc4      	itt	gt
 8012366:	1a9b      	subgt	r3, r3, r2
 8012368:	18ed      	addgt	r5, r5, r3
 801236a:	2600      	movs	r6, #0
 801236c:	341a      	adds	r4, #26
 801236e:	42b5      	cmp	r5, r6
 8012370:	d11a      	bne.n	80123a8 <_printf_common+0xc8>
 8012372:	2000      	movs	r0, #0
 8012374:	e008      	b.n	8012388 <_printf_common+0xa8>
 8012376:	2301      	movs	r3, #1
 8012378:	4652      	mov	r2, sl
 801237a:	4649      	mov	r1, r9
 801237c:	4638      	mov	r0, r7
 801237e:	47c0      	blx	r8
 8012380:	3001      	adds	r0, #1
 8012382:	d103      	bne.n	801238c <_printf_common+0xac>
 8012384:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801238c:	3501      	adds	r5, #1
 801238e:	e7c6      	b.n	801231e <_printf_common+0x3e>
 8012390:	18e1      	adds	r1, r4, r3
 8012392:	1c5a      	adds	r2, r3, #1
 8012394:	2030      	movs	r0, #48	; 0x30
 8012396:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801239a:	4422      	add	r2, r4
 801239c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80123a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80123a4:	3302      	adds	r3, #2
 80123a6:	e7c7      	b.n	8012338 <_printf_common+0x58>
 80123a8:	2301      	movs	r3, #1
 80123aa:	4622      	mov	r2, r4
 80123ac:	4649      	mov	r1, r9
 80123ae:	4638      	mov	r0, r7
 80123b0:	47c0      	blx	r8
 80123b2:	3001      	adds	r0, #1
 80123b4:	d0e6      	beq.n	8012384 <_printf_common+0xa4>
 80123b6:	3601      	adds	r6, #1
 80123b8:	e7d9      	b.n	801236e <_printf_common+0x8e>
	...

080123bc <_printf_i>:
 80123bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80123c0:	7e0f      	ldrb	r7, [r1, #24]
 80123c2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80123c4:	2f78      	cmp	r7, #120	; 0x78
 80123c6:	4691      	mov	r9, r2
 80123c8:	4680      	mov	r8, r0
 80123ca:	460c      	mov	r4, r1
 80123cc:	469a      	mov	sl, r3
 80123ce:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80123d2:	d807      	bhi.n	80123e4 <_printf_i+0x28>
 80123d4:	2f62      	cmp	r7, #98	; 0x62
 80123d6:	d80a      	bhi.n	80123ee <_printf_i+0x32>
 80123d8:	2f00      	cmp	r7, #0
 80123da:	f000 80d8 	beq.w	801258e <_printf_i+0x1d2>
 80123de:	2f58      	cmp	r7, #88	; 0x58
 80123e0:	f000 80a3 	beq.w	801252a <_printf_i+0x16e>
 80123e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80123e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80123ec:	e03a      	b.n	8012464 <_printf_i+0xa8>
 80123ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80123f2:	2b15      	cmp	r3, #21
 80123f4:	d8f6      	bhi.n	80123e4 <_printf_i+0x28>
 80123f6:	a101      	add	r1, pc, #4	; (adr r1, 80123fc <_printf_i+0x40>)
 80123f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80123fc:	08012455 	.word	0x08012455
 8012400:	08012469 	.word	0x08012469
 8012404:	080123e5 	.word	0x080123e5
 8012408:	080123e5 	.word	0x080123e5
 801240c:	080123e5 	.word	0x080123e5
 8012410:	080123e5 	.word	0x080123e5
 8012414:	08012469 	.word	0x08012469
 8012418:	080123e5 	.word	0x080123e5
 801241c:	080123e5 	.word	0x080123e5
 8012420:	080123e5 	.word	0x080123e5
 8012424:	080123e5 	.word	0x080123e5
 8012428:	08012575 	.word	0x08012575
 801242c:	08012499 	.word	0x08012499
 8012430:	08012557 	.word	0x08012557
 8012434:	080123e5 	.word	0x080123e5
 8012438:	080123e5 	.word	0x080123e5
 801243c:	08012597 	.word	0x08012597
 8012440:	080123e5 	.word	0x080123e5
 8012444:	08012499 	.word	0x08012499
 8012448:	080123e5 	.word	0x080123e5
 801244c:	080123e5 	.word	0x080123e5
 8012450:	0801255f 	.word	0x0801255f
 8012454:	682b      	ldr	r3, [r5, #0]
 8012456:	1d1a      	adds	r2, r3, #4
 8012458:	681b      	ldr	r3, [r3, #0]
 801245a:	602a      	str	r2, [r5, #0]
 801245c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012460:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012464:	2301      	movs	r3, #1
 8012466:	e0a3      	b.n	80125b0 <_printf_i+0x1f4>
 8012468:	6820      	ldr	r0, [r4, #0]
 801246a:	6829      	ldr	r1, [r5, #0]
 801246c:	0606      	lsls	r6, r0, #24
 801246e:	f101 0304 	add.w	r3, r1, #4
 8012472:	d50a      	bpl.n	801248a <_printf_i+0xce>
 8012474:	680e      	ldr	r6, [r1, #0]
 8012476:	602b      	str	r3, [r5, #0]
 8012478:	2e00      	cmp	r6, #0
 801247a:	da03      	bge.n	8012484 <_printf_i+0xc8>
 801247c:	232d      	movs	r3, #45	; 0x2d
 801247e:	4276      	negs	r6, r6
 8012480:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012484:	485e      	ldr	r0, [pc, #376]	; (8012600 <_printf_i+0x244>)
 8012486:	230a      	movs	r3, #10
 8012488:	e019      	b.n	80124be <_printf_i+0x102>
 801248a:	680e      	ldr	r6, [r1, #0]
 801248c:	602b      	str	r3, [r5, #0]
 801248e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8012492:	bf18      	it	ne
 8012494:	b236      	sxthne	r6, r6
 8012496:	e7ef      	b.n	8012478 <_printf_i+0xbc>
 8012498:	682b      	ldr	r3, [r5, #0]
 801249a:	6820      	ldr	r0, [r4, #0]
 801249c:	1d19      	adds	r1, r3, #4
 801249e:	6029      	str	r1, [r5, #0]
 80124a0:	0601      	lsls	r1, r0, #24
 80124a2:	d501      	bpl.n	80124a8 <_printf_i+0xec>
 80124a4:	681e      	ldr	r6, [r3, #0]
 80124a6:	e002      	b.n	80124ae <_printf_i+0xf2>
 80124a8:	0646      	lsls	r6, r0, #25
 80124aa:	d5fb      	bpl.n	80124a4 <_printf_i+0xe8>
 80124ac:	881e      	ldrh	r6, [r3, #0]
 80124ae:	4854      	ldr	r0, [pc, #336]	; (8012600 <_printf_i+0x244>)
 80124b0:	2f6f      	cmp	r7, #111	; 0x6f
 80124b2:	bf0c      	ite	eq
 80124b4:	2308      	moveq	r3, #8
 80124b6:	230a      	movne	r3, #10
 80124b8:	2100      	movs	r1, #0
 80124ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80124be:	6865      	ldr	r5, [r4, #4]
 80124c0:	60a5      	str	r5, [r4, #8]
 80124c2:	2d00      	cmp	r5, #0
 80124c4:	bfa2      	ittt	ge
 80124c6:	6821      	ldrge	r1, [r4, #0]
 80124c8:	f021 0104 	bicge.w	r1, r1, #4
 80124cc:	6021      	strge	r1, [r4, #0]
 80124ce:	b90e      	cbnz	r6, 80124d4 <_printf_i+0x118>
 80124d0:	2d00      	cmp	r5, #0
 80124d2:	d04d      	beq.n	8012570 <_printf_i+0x1b4>
 80124d4:	4615      	mov	r5, r2
 80124d6:	fbb6 f1f3 	udiv	r1, r6, r3
 80124da:	fb03 6711 	mls	r7, r3, r1, r6
 80124de:	5dc7      	ldrb	r7, [r0, r7]
 80124e0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80124e4:	4637      	mov	r7, r6
 80124e6:	42bb      	cmp	r3, r7
 80124e8:	460e      	mov	r6, r1
 80124ea:	d9f4      	bls.n	80124d6 <_printf_i+0x11a>
 80124ec:	2b08      	cmp	r3, #8
 80124ee:	d10b      	bne.n	8012508 <_printf_i+0x14c>
 80124f0:	6823      	ldr	r3, [r4, #0]
 80124f2:	07de      	lsls	r6, r3, #31
 80124f4:	d508      	bpl.n	8012508 <_printf_i+0x14c>
 80124f6:	6923      	ldr	r3, [r4, #16]
 80124f8:	6861      	ldr	r1, [r4, #4]
 80124fa:	4299      	cmp	r1, r3
 80124fc:	bfde      	ittt	le
 80124fe:	2330      	movle	r3, #48	; 0x30
 8012500:	f805 3c01 	strble.w	r3, [r5, #-1]
 8012504:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8012508:	1b52      	subs	r2, r2, r5
 801250a:	6122      	str	r2, [r4, #16]
 801250c:	f8cd a000 	str.w	sl, [sp]
 8012510:	464b      	mov	r3, r9
 8012512:	aa03      	add	r2, sp, #12
 8012514:	4621      	mov	r1, r4
 8012516:	4640      	mov	r0, r8
 8012518:	f7ff fee2 	bl	80122e0 <_printf_common>
 801251c:	3001      	adds	r0, #1
 801251e:	d14c      	bne.n	80125ba <_printf_i+0x1fe>
 8012520:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012524:	b004      	add	sp, #16
 8012526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801252a:	4835      	ldr	r0, [pc, #212]	; (8012600 <_printf_i+0x244>)
 801252c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8012530:	6829      	ldr	r1, [r5, #0]
 8012532:	6823      	ldr	r3, [r4, #0]
 8012534:	f851 6b04 	ldr.w	r6, [r1], #4
 8012538:	6029      	str	r1, [r5, #0]
 801253a:	061d      	lsls	r5, r3, #24
 801253c:	d514      	bpl.n	8012568 <_printf_i+0x1ac>
 801253e:	07df      	lsls	r7, r3, #31
 8012540:	bf44      	itt	mi
 8012542:	f043 0320 	orrmi.w	r3, r3, #32
 8012546:	6023      	strmi	r3, [r4, #0]
 8012548:	b91e      	cbnz	r6, 8012552 <_printf_i+0x196>
 801254a:	6823      	ldr	r3, [r4, #0]
 801254c:	f023 0320 	bic.w	r3, r3, #32
 8012550:	6023      	str	r3, [r4, #0]
 8012552:	2310      	movs	r3, #16
 8012554:	e7b0      	b.n	80124b8 <_printf_i+0xfc>
 8012556:	6823      	ldr	r3, [r4, #0]
 8012558:	f043 0320 	orr.w	r3, r3, #32
 801255c:	6023      	str	r3, [r4, #0]
 801255e:	2378      	movs	r3, #120	; 0x78
 8012560:	4828      	ldr	r0, [pc, #160]	; (8012604 <_printf_i+0x248>)
 8012562:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8012566:	e7e3      	b.n	8012530 <_printf_i+0x174>
 8012568:	0659      	lsls	r1, r3, #25
 801256a:	bf48      	it	mi
 801256c:	b2b6      	uxthmi	r6, r6
 801256e:	e7e6      	b.n	801253e <_printf_i+0x182>
 8012570:	4615      	mov	r5, r2
 8012572:	e7bb      	b.n	80124ec <_printf_i+0x130>
 8012574:	682b      	ldr	r3, [r5, #0]
 8012576:	6826      	ldr	r6, [r4, #0]
 8012578:	6961      	ldr	r1, [r4, #20]
 801257a:	1d18      	adds	r0, r3, #4
 801257c:	6028      	str	r0, [r5, #0]
 801257e:	0635      	lsls	r5, r6, #24
 8012580:	681b      	ldr	r3, [r3, #0]
 8012582:	d501      	bpl.n	8012588 <_printf_i+0x1cc>
 8012584:	6019      	str	r1, [r3, #0]
 8012586:	e002      	b.n	801258e <_printf_i+0x1d2>
 8012588:	0670      	lsls	r0, r6, #25
 801258a:	d5fb      	bpl.n	8012584 <_printf_i+0x1c8>
 801258c:	8019      	strh	r1, [r3, #0]
 801258e:	2300      	movs	r3, #0
 8012590:	6123      	str	r3, [r4, #16]
 8012592:	4615      	mov	r5, r2
 8012594:	e7ba      	b.n	801250c <_printf_i+0x150>
 8012596:	682b      	ldr	r3, [r5, #0]
 8012598:	1d1a      	adds	r2, r3, #4
 801259a:	602a      	str	r2, [r5, #0]
 801259c:	681d      	ldr	r5, [r3, #0]
 801259e:	6862      	ldr	r2, [r4, #4]
 80125a0:	2100      	movs	r1, #0
 80125a2:	4628      	mov	r0, r5
 80125a4:	f7ed fe1c 	bl	80001e0 <memchr>
 80125a8:	b108      	cbz	r0, 80125ae <_printf_i+0x1f2>
 80125aa:	1b40      	subs	r0, r0, r5
 80125ac:	6060      	str	r0, [r4, #4]
 80125ae:	6863      	ldr	r3, [r4, #4]
 80125b0:	6123      	str	r3, [r4, #16]
 80125b2:	2300      	movs	r3, #0
 80125b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80125b8:	e7a8      	b.n	801250c <_printf_i+0x150>
 80125ba:	6923      	ldr	r3, [r4, #16]
 80125bc:	462a      	mov	r2, r5
 80125be:	4649      	mov	r1, r9
 80125c0:	4640      	mov	r0, r8
 80125c2:	47d0      	blx	sl
 80125c4:	3001      	adds	r0, #1
 80125c6:	d0ab      	beq.n	8012520 <_printf_i+0x164>
 80125c8:	6823      	ldr	r3, [r4, #0]
 80125ca:	079b      	lsls	r3, r3, #30
 80125cc:	d413      	bmi.n	80125f6 <_printf_i+0x23a>
 80125ce:	68e0      	ldr	r0, [r4, #12]
 80125d0:	9b03      	ldr	r3, [sp, #12]
 80125d2:	4298      	cmp	r0, r3
 80125d4:	bfb8      	it	lt
 80125d6:	4618      	movlt	r0, r3
 80125d8:	e7a4      	b.n	8012524 <_printf_i+0x168>
 80125da:	2301      	movs	r3, #1
 80125dc:	4632      	mov	r2, r6
 80125de:	4649      	mov	r1, r9
 80125e0:	4640      	mov	r0, r8
 80125e2:	47d0      	blx	sl
 80125e4:	3001      	adds	r0, #1
 80125e6:	d09b      	beq.n	8012520 <_printf_i+0x164>
 80125e8:	3501      	adds	r5, #1
 80125ea:	68e3      	ldr	r3, [r4, #12]
 80125ec:	9903      	ldr	r1, [sp, #12]
 80125ee:	1a5b      	subs	r3, r3, r1
 80125f0:	42ab      	cmp	r3, r5
 80125f2:	dcf2      	bgt.n	80125da <_printf_i+0x21e>
 80125f4:	e7eb      	b.n	80125ce <_printf_i+0x212>
 80125f6:	2500      	movs	r5, #0
 80125f8:	f104 0619 	add.w	r6, r4, #25
 80125fc:	e7f5      	b.n	80125ea <_printf_i+0x22e>
 80125fe:	bf00      	nop
 8012600:	08017ce2 	.word	0x08017ce2
 8012604:	08017cf3 	.word	0x08017cf3

08012608 <siprintf>:
 8012608:	b40e      	push	{r1, r2, r3}
 801260a:	b500      	push	{lr}
 801260c:	b09c      	sub	sp, #112	; 0x70
 801260e:	ab1d      	add	r3, sp, #116	; 0x74
 8012610:	9002      	str	r0, [sp, #8]
 8012612:	9006      	str	r0, [sp, #24]
 8012614:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8012618:	4809      	ldr	r0, [pc, #36]	; (8012640 <siprintf+0x38>)
 801261a:	9107      	str	r1, [sp, #28]
 801261c:	9104      	str	r1, [sp, #16]
 801261e:	4909      	ldr	r1, [pc, #36]	; (8012644 <siprintf+0x3c>)
 8012620:	f853 2b04 	ldr.w	r2, [r3], #4
 8012624:	9105      	str	r1, [sp, #20]
 8012626:	6800      	ldr	r0, [r0, #0]
 8012628:	9301      	str	r3, [sp, #4]
 801262a:	a902      	add	r1, sp, #8
 801262c:	f002 ff7c 	bl	8015528 <_svfiprintf_r>
 8012630:	9b02      	ldr	r3, [sp, #8]
 8012632:	2200      	movs	r2, #0
 8012634:	701a      	strb	r2, [r3, #0]
 8012636:	b01c      	add	sp, #112	; 0x70
 8012638:	f85d eb04 	ldr.w	lr, [sp], #4
 801263c:	b003      	add	sp, #12
 801263e:	4770      	bx	lr
 8012640:	2000024c 	.word	0x2000024c
 8012644:	ffff0208 	.word	0xffff0208

08012648 <strcat>:
 8012648:	b510      	push	{r4, lr}
 801264a:	4602      	mov	r2, r0
 801264c:	7814      	ldrb	r4, [r2, #0]
 801264e:	4613      	mov	r3, r2
 8012650:	3201      	adds	r2, #1
 8012652:	2c00      	cmp	r4, #0
 8012654:	d1fa      	bne.n	801264c <strcat+0x4>
 8012656:	3b01      	subs	r3, #1
 8012658:	f811 2b01 	ldrb.w	r2, [r1], #1
 801265c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012660:	2a00      	cmp	r2, #0
 8012662:	d1f9      	bne.n	8012658 <strcat+0x10>
 8012664:	bd10      	pop	{r4, pc}

08012666 <strchr>:
 8012666:	b2c9      	uxtb	r1, r1
 8012668:	4603      	mov	r3, r0
 801266a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801266e:	b11a      	cbz	r2, 8012678 <strchr+0x12>
 8012670:	428a      	cmp	r2, r1
 8012672:	d1f9      	bne.n	8012668 <strchr+0x2>
 8012674:	4618      	mov	r0, r3
 8012676:	4770      	bx	lr
 8012678:	2900      	cmp	r1, #0
 801267a:	bf18      	it	ne
 801267c:	2300      	movne	r3, #0
 801267e:	e7f9      	b.n	8012674 <strchr+0xe>

08012680 <strncmp>:
 8012680:	b510      	push	{r4, lr}
 8012682:	b17a      	cbz	r2, 80126a4 <strncmp+0x24>
 8012684:	4603      	mov	r3, r0
 8012686:	3901      	subs	r1, #1
 8012688:	1884      	adds	r4, r0, r2
 801268a:	f813 0b01 	ldrb.w	r0, [r3], #1
 801268e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8012692:	4290      	cmp	r0, r2
 8012694:	d101      	bne.n	801269a <strncmp+0x1a>
 8012696:	42a3      	cmp	r3, r4
 8012698:	d101      	bne.n	801269e <strncmp+0x1e>
 801269a:	1a80      	subs	r0, r0, r2
 801269c:	bd10      	pop	{r4, pc}
 801269e:	2800      	cmp	r0, #0
 80126a0:	d1f3      	bne.n	801268a <strncmp+0xa>
 80126a2:	e7fa      	b.n	801269a <strncmp+0x1a>
 80126a4:	4610      	mov	r0, r2
 80126a6:	e7f9      	b.n	801269c <strncmp+0x1c>

080126a8 <strncpy>:
 80126a8:	b510      	push	{r4, lr}
 80126aa:	3901      	subs	r1, #1
 80126ac:	4603      	mov	r3, r0
 80126ae:	b132      	cbz	r2, 80126be <strncpy+0x16>
 80126b0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80126b4:	f803 4b01 	strb.w	r4, [r3], #1
 80126b8:	3a01      	subs	r2, #1
 80126ba:	2c00      	cmp	r4, #0
 80126bc:	d1f7      	bne.n	80126ae <strncpy+0x6>
 80126be:	441a      	add	r2, r3
 80126c0:	2100      	movs	r1, #0
 80126c2:	4293      	cmp	r3, r2
 80126c4:	d100      	bne.n	80126c8 <strncpy+0x20>
 80126c6:	bd10      	pop	{r4, pc}
 80126c8:	f803 1b01 	strb.w	r1, [r3], #1
 80126cc:	e7f9      	b.n	80126c2 <strncpy+0x1a>

080126ce <strstr>:
 80126ce:	780a      	ldrb	r2, [r1, #0]
 80126d0:	b570      	push	{r4, r5, r6, lr}
 80126d2:	b96a      	cbnz	r2, 80126f0 <strstr+0x22>
 80126d4:	bd70      	pop	{r4, r5, r6, pc}
 80126d6:	429a      	cmp	r2, r3
 80126d8:	d109      	bne.n	80126ee <strstr+0x20>
 80126da:	460c      	mov	r4, r1
 80126dc:	4605      	mov	r5, r0
 80126de:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80126e2:	2b00      	cmp	r3, #0
 80126e4:	d0f6      	beq.n	80126d4 <strstr+0x6>
 80126e6:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80126ea:	429e      	cmp	r6, r3
 80126ec:	d0f7      	beq.n	80126de <strstr+0x10>
 80126ee:	3001      	adds	r0, #1
 80126f0:	7803      	ldrb	r3, [r0, #0]
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	d1ef      	bne.n	80126d6 <strstr+0x8>
 80126f6:	4618      	mov	r0, r3
 80126f8:	e7ec      	b.n	80126d4 <strstr+0x6>

080126fa <sulp>:
 80126fa:	b570      	push	{r4, r5, r6, lr}
 80126fc:	4604      	mov	r4, r0
 80126fe:	460d      	mov	r5, r1
 8012700:	ec45 4b10 	vmov	d0, r4, r5
 8012704:	4616      	mov	r6, r2
 8012706:	f002 fc6d 	bl	8014fe4 <__ulp>
 801270a:	ec51 0b10 	vmov	r0, r1, d0
 801270e:	b17e      	cbz	r6, 8012730 <sulp+0x36>
 8012710:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8012714:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8012718:	2b00      	cmp	r3, #0
 801271a:	dd09      	ble.n	8012730 <sulp+0x36>
 801271c:	051b      	lsls	r3, r3, #20
 801271e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8012722:	2400      	movs	r4, #0
 8012724:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8012728:	4622      	mov	r2, r4
 801272a:	462b      	mov	r3, r5
 801272c:	f7ed ff64 	bl	80005f8 <__aeabi_dmul>
 8012730:	bd70      	pop	{r4, r5, r6, pc}
 8012732:	0000      	movs	r0, r0
 8012734:	0000      	movs	r0, r0
	...

08012738 <_strtod_l>:
 8012738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801273c:	ed2d 8b02 	vpush	{d8}
 8012740:	b09d      	sub	sp, #116	; 0x74
 8012742:	461f      	mov	r7, r3
 8012744:	2300      	movs	r3, #0
 8012746:	9318      	str	r3, [sp, #96]	; 0x60
 8012748:	4ba2      	ldr	r3, [pc, #648]	; (80129d4 <_strtod_l+0x29c>)
 801274a:	9213      	str	r2, [sp, #76]	; 0x4c
 801274c:	681b      	ldr	r3, [r3, #0]
 801274e:	9305      	str	r3, [sp, #20]
 8012750:	4604      	mov	r4, r0
 8012752:	4618      	mov	r0, r3
 8012754:	4688      	mov	r8, r1
 8012756:	f7ed fd3b 	bl	80001d0 <strlen>
 801275a:	f04f 0a00 	mov.w	sl, #0
 801275e:	4605      	mov	r5, r0
 8012760:	f04f 0b00 	mov.w	fp, #0
 8012764:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8012768:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801276a:	781a      	ldrb	r2, [r3, #0]
 801276c:	2a2b      	cmp	r2, #43	; 0x2b
 801276e:	d04e      	beq.n	801280e <_strtod_l+0xd6>
 8012770:	d83b      	bhi.n	80127ea <_strtod_l+0xb2>
 8012772:	2a0d      	cmp	r2, #13
 8012774:	d834      	bhi.n	80127e0 <_strtod_l+0xa8>
 8012776:	2a08      	cmp	r2, #8
 8012778:	d834      	bhi.n	80127e4 <_strtod_l+0xac>
 801277a:	2a00      	cmp	r2, #0
 801277c:	d03e      	beq.n	80127fc <_strtod_l+0xc4>
 801277e:	2300      	movs	r3, #0
 8012780:	930a      	str	r3, [sp, #40]	; 0x28
 8012782:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8012784:	7833      	ldrb	r3, [r6, #0]
 8012786:	2b30      	cmp	r3, #48	; 0x30
 8012788:	f040 80b0 	bne.w	80128ec <_strtod_l+0x1b4>
 801278c:	7873      	ldrb	r3, [r6, #1]
 801278e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8012792:	2b58      	cmp	r3, #88	; 0x58
 8012794:	d168      	bne.n	8012868 <_strtod_l+0x130>
 8012796:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012798:	9301      	str	r3, [sp, #4]
 801279a:	ab18      	add	r3, sp, #96	; 0x60
 801279c:	9702      	str	r7, [sp, #8]
 801279e:	9300      	str	r3, [sp, #0]
 80127a0:	4a8d      	ldr	r2, [pc, #564]	; (80129d8 <_strtod_l+0x2a0>)
 80127a2:	ab19      	add	r3, sp, #100	; 0x64
 80127a4:	a917      	add	r1, sp, #92	; 0x5c
 80127a6:	4620      	mov	r0, r4
 80127a8:	f001 fd80 	bl	80142ac <__gethex>
 80127ac:	f010 0707 	ands.w	r7, r0, #7
 80127b0:	4605      	mov	r5, r0
 80127b2:	d005      	beq.n	80127c0 <_strtod_l+0x88>
 80127b4:	2f06      	cmp	r7, #6
 80127b6:	d12c      	bne.n	8012812 <_strtod_l+0xda>
 80127b8:	3601      	adds	r6, #1
 80127ba:	2300      	movs	r3, #0
 80127bc:	9617      	str	r6, [sp, #92]	; 0x5c
 80127be:	930a      	str	r3, [sp, #40]	; 0x28
 80127c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80127c2:	2b00      	cmp	r3, #0
 80127c4:	f040 8590 	bne.w	80132e8 <_strtod_l+0xbb0>
 80127c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80127ca:	b1eb      	cbz	r3, 8012808 <_strtod_l+0xd0>
 80127cc:	4652      	mov	r2, sl
 80127ce:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80127d2:	ec43 2b10 	vmov	d0, r2, r3
 80127d6:	b01d      	add	sp, #116	; 0x74
 80127d8:	ecbd 8b02 	vpop	{d8}
 80127dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80127e0:	2a20      	cmp	r2, #32
 80127e2:	d1cc      	bne.n	801277e <_strtod_l+0x46>
 80127e4:	3301      	adds	r3, #1
 80127e6:	9317      	str	r3, [sp, #92]	; 0x5c
 80127e8:	e7be      	b.n	8012768 <_strtod_l+0x30>
 80127ea:	2a2d      	cmp	r2, #45	; 0x2d
 80127ec:	d1c7      	bne.n	801277e <_strtod_l+0x46>
 80127ee:	2201      	movs	r2, #1
 80127f0:	920a      	str	r2, [sp, #40]	; 0x28
 80127f2:	1c5a      	adds	r2, r3, #1
 80127f4:	9217      	str	r2, [sp, #92]	; 0x5c
 80127f6:	785b      	ldrb	r3, [r3, #1]
 80127f8:	2b00      	cmp	r3, #0
 80127fa:	d1c2      	bne.n	8012782 <_strtod_l+0x4a>
 80127fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80127fe:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8012802:	2b00      	cmp	r3, #0
 8012804:	f040 856e 	bne.w	80132e4 <_strtod_l+0xbac>
 8012808:	4652      	mov	r2, sl
 801280a:	465b      	mov	r3, fp
 801280c:	e7e1      	b.n	80127d2 <_strtod_l+0x9a>
 801280e:	2200      	movs	r2, #0
 8012810:	e7ee      	b.n	80127f0 <_strtod_l+0xb8>
 8012812:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8012814:	b13a      	cbz	r2, 8012826 <_strtod_l+0xee>
 8012816:	2135      	movs	r1, #53	; 0x35
 8012818:	a81a      	add	r0, sp, #104	; 0x68
 801281a:	f002 fcee 	bl	80151fa <__copybits>
 801281e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8012820:	4620      	mov	r0, r4
 8012822:	f002 f8ad 	bl	8014980 <_Bfree>
 8012826:	3f01      	subs	r7, #1
 8012828:	2f04      	cmp	r7, #4
 801282a:	d806      	bhi.n	801283a <_strtod_l+0x102>
 801282c:	e8df f007 	tbb	[pc, r7]
 8012830:	1714030a 	.word	0x1714030a
 8012834:	0a          	.byte	0x0a
 8012835:	00          	.byte	0x00
 8012836:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 801283a:	0728      	lsls	r0, r5, #28
 801283c:	d5c0      	bpl.n	80127c0 <_strtod_l+0x88>
 801283e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8012842:	e7bd      	b.n	80127c0 <_strtod_l+0x88>
 8012844:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8012848:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801284a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801284e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8012852:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8012856:	e7f0      	b.n	801283a <_strtod_l+0x102>
 8012858:	f8df b180 	ldr.w	fp, [pc, #384]	; 80129dc <_strtod_l+0x2a4>
 801285c:	e7ed      	b.n	801283a <_strtod_l+0x102>
 801285e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8012862:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8012866:	e7e8      	b.n	801283a <_strtod_l+0x102>
 8012868:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801286a:	1c5a      	adds	r2, r3, #1
 801286c:	9217      	str	r2, [sp, #92]	; 0x5c
 801286e:	785b      	ldrb	r3, [r3, #1]
 8012870:	2b30      	cmp	r3, #48	; 0x30
 8012872:	d0f9      	beq.n	8012868 <_strtod_l+0x130>
 8012874:	2b00      	cmp	r3, #0
 8012876:	d0a3      	beq.n	80127c0 <_strtod_l+0x88>
 8012878:	2301      	movs	r3, #1
 801287a:	f04f 0900 	mov.w	r9, #0
 801287e:	9304      	str	r3, [sp, #16]
 8012880:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012882:	9308      	str	r3, [sp, #32]
 8012884:	f8cd 901c 	str.w	r9, [sp, #28]
 8012888:	464f      	mov	r7, r9
 801288a:	220a      	movs	r2, #10
 801288c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 801288e:	7806      	ldrb	r6, [r0, #0]
 8012890:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8012894:	b2d9      	uxtb	r1, r3
 8012896:	2909      	cmp	r1, #9
 8012898:	d92a      	bls.n	80128f0 <_strtod_l+0x1b8>
 801289a:	9905      	ldr	r1, [sp, #20]
 801289c:	462a      	mov	r2, r5
 801289e:	f7ff feef 	bl	8012680 <strncmp>
 80128a2:	b398      	cbz	r0, 801290c <_strtod_l+0x1d4>
 80128a4:	2000      	movs	r0, #0
 80128a6:	4632      	mov	r2, r6
 80128a8:	463d      	mov	r5, r7
 80128aa:	9005      	str	r0, [sp, #20]
 80128ac:	4603      	mov	r3, r0
 80128ae:	2a65      	cmp	r2, #101	; 0x65
 80128b0:	d001      	beq.n	80128b6 <_strtod_l+0x17e>
 80128b2:	2a45      	cmp	r2, #69	; 0x45
 80128b4:	d118      	bne.n	80128e8 <_strtod_l+0x1b0>
 80128b6:	b91d      	cbnz	r5, 80128c0 <_strtod_l+0x188>
 80128b8:	9a04      	ldr	r2, [sp, #16]
 80128ba:	4302      	orrs	r2, r0
 80128bc:	d09e      	beq.n	80127fc <_strtod_l+0xc4>
 80128be:	2500      	movs	r5, #0
 80128c0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80128c4:	f108 0201 	add.w	r2, r8, #1
 80128c8:	9217      	str	r2, [sp, #92]	; 0x5c
 80128ca:	f898 2001 	ldrb.w	r2, [r8, #1]
 80128ce:	2a2b      	cmp	r2, #43	; 0x2b
 80128d0:	d075      	beq.n	80129be <_strtod_l+0x286>
 80128d2:	2a2d      	cmp	r2, #45	; 0x2d
 80128d4:	d07b      	beq.n	80129ce <_strtod_l+0x296>
 80128d6:	f04f 0c00 	mov.w	ip, #0
 80128da:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80128de:	2909      	cmp	r1, #9
 80128e0:	f240 8082 	bls.w	80129e8 <_strtod_l+0x2b0>
 80128e4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80128e8:	2600      	movs	r6, #0
 80128ea:	e09d      	b.n	8012a28 <_strtod_l+0x2f0>
 80128ec:	2300      	movs	r3, #0
 80128ee:	e7c4      	b.n	801287a <_strtod_l+0x142>
 80128f0:	2f08      	cmp	r7, #8
 80128f2:	bfd8      	it	le
 80128f4:	9907      	ldrle	r1, [sp, #28]
 80128f6:	f100 0001 	add.w	r0, r0, #1
 80128fa:	bfda      	itte	le
 80128fc:	fb02 3301 	mlale	r3, r2, r1, r3
 8012900:	9307      	strle	r3, [sp, #28]
 8012902:	fb02 3909 	mlagt	r9, r2, r9, r3
 8012906:	3701      	adds	r7, #1
 8012908:	9017      	str	r0, [sp, #92]	; 0x5c
 801290a:	e7bf      	b.n	801288c <_strtod_l+0x154>
 801290c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801290e:	195a      	adds	r2, r3, r5
 8012910:	9217      	str	r2, [sp, #92]	; 0x5c
 8012912:	5d5a      	ldrb	r2, [r3, r5]
 8012914:	2f00      	cmp	r7, #0
 8012916:	d037      	beq.n	8012988 <_strtod_l+0x250>
 8012918:	9005      	str	r0, [sp, #20]
 801291a:	463d      	mov	r5, r7
 801291c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8012920:	2b09      	cmp	r3, #9
 8012922:	d912      	bls.n	801294a <_strtod_l+0x212>
 8012924:	2301      	movs	r3, #1
 8012926:	e7c2      	b.n	80128ae <_strtod_l+0x176>
 8012928:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801292a:	1c5a      	adds	r2, r3, #1
 801292c:	9217      	str	r2, [sp, #92]	; 0x5c
 801292e:	785a      	ldrb	r2, [r3, #1]
 8012930:	3001      	adds	r0, #1
 8012932:	2a30      	cmp	r2, #48	; 0x30
 8012934:	d0f8      	beq.n	8012928 <_strtod_l+0x1f0>
 8012936:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 801293a:	2b08      	cmp	r3, #8
 801293c:	f200 84d9 	bhi.w	80132f2 <_strtod_l+0xbba>
 8012940:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012942:	9005      	str	r0, [sp, #20]
 8012944:	2000      	movs	r0, #0
 8012946:	9308      	str	r3, [sp, #32]
 8012948:	4605      	mov	r5, r0
 801294a:	3a30      	subs	r2, #48	; 0x30
 801294c:	f100 0301 	add.w	r3, r0, #1
 8012950:	d014      	beq.n	801297c <_strtod_l+0x244>
 8012952:	9905      	ldr	r1, [sp, #20]
 8012954:	4419      	add	r1, r3
 8012956:	9105      	str	r1, [sp, #20]
 8012958:	462b      	mov	r3, r5
 801295a:	eb00 0e05 	add.w	lr, r0, r5
 801295e:	210a      	movs	r1, #10
 8012960:	4573      	cmp	r3, lr
 8012962:	d113      	bne.n	801298c <_strtod_l+0x254>
 8012964:	182b      	adds	r3, r5, r0
 8012966:	2b08      	cmp	r3, #8
 8012968:	f105 0501 	add.w	r5, r5, #1
 801296c:	4405      	add	r5, r0
 801296e:	dc1c      	bgt.n	80129aa <_strtod_l+0x272>
 8012970:	9907      	ldr	r1, [sp, #28]
 8012972:	230a      	movs	r3, #10
 8012974:	fb03 2301 	mla	r3, r3, r1, r2
 8012978:	9307      	str	r3, [sp, #28]
 801297a:	2300      	movs	r3, #0
 801297c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801297e:	1c51      	adds	r1, r2, #1
 8012980:	9117      	str	r1, [sp, #92]	; 0x5c
 8012982:	7852      	ldrb	r2, [r2, #1]
 8012984:	4618      	mov	r0, r3
 8012986:	e7c9      	b.n	801291c <_strtod_l+0x1e4>
 8012988:	4638      	mov	r0, r7
 801298a:	e7d2      	b.n	8012932 <_strtod_l+0x1fa>
 801298c:	2b08      	cmp	r3, #8
 801298e:	dc04      	bgt.n	801299a <_strtod_l+0x262>
 8012990:	9e07      	ldr	r6, [sp, #28]
 8012992:	434e      	muls	r6, r1
 8012994:	9607      	str	r6, [sp, #28]
 8012996:	3301      	adds	r3, #1
 8012998:	e7e2      	b.n	8012960 <_strtod_l+0x228>
 801299a:	f103 0c01 	add.w	ip, r3, #1
 801299e:	f1bc 0f10 	cmp.w	ip, #16
 80129a2:	bfd8      	it	le
 80129a4:	fb01 f909 	mulle.w	r9, r1, r9
 80129a8:	e7f5      	b.n	8012996 <_strtod_l+0x25e>
 80129aa:	2d10      	cmp	r5, #16
 80129ac:	bfdc      	itt	le
 80129ae:	230a      	movle	r3, #10
 80129b0:	fb03 2909 	mlale	r9, r3, r9, r2
 80129b4:	e7e1      	b.n	801297a <_strtod_l+0x242>
 80129b6:	2300      	movs	r3, #0
 80129b8:	9305      	str	r3, [sp, #20]
 80129ba:	2301      	movs	r3, #1
 80129bc:	e77c      	b.n	80128b8 <_strtod_l+0x180>
 80129be:	f04f 0c00 	mov.w	ip, #0
 80129c2:	f108 0202 	add.w	r2, r8, #2
 80129c6:	9217      	str	r2, [sp, #92]	; 0x5c
 80129c8:	f898 2002 	ldrb.w	r2, [r8, #2]
 80129cc:	e785      	b.n	80128da <_strtod_l+0x1a2>
 80129ce:	f04f 0c01 	mov.w	ip, #1
 80129d2:	e7f6      	b.n	80129c2 <_strtod_l+0x28a>
 80129d4:	08017e50 	.word	0x08017e50
 80129d8:	08017d04 	.word	0x08017d04
 80129dc:	7ff00000 	.word	0x7ff00000
 80129e0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80129e2:	1c51      	adds	r1, r2, #1
 80129e4:	9117      	str	r1, [sp, #92]	; 0x5c
 80129e6:	7852      	ldrb	r2, [r2, #1]
 80129e8:	2a30      	cmp	r2, #48	; 0x30
 80129ea:	d0f9      	beq.n	80129e0 <_strtod_l+0x2a8>
 80129ec:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80129f0:	2908      	cmp	r1, #8
 80129f2:	f63f af79 	bhi.w	80128e8 <_strtod_l+0x1b0>
 80129f6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80129fa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80129fc:	9206      	str	r2, [sp, #24]
 80129fe:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8012a00:	1c51      	adds	r1, r2, #1
 8012a02:	9117      	str	r1, [sp, #92]	; 0x5c
 8012a04:	7852      	ldrb	r2, [r2, #1]
 8012a06:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8012a0a:	2e09      	cmp	r6, #9
 8012a0c:	d937      	bls.n	8012a7e <_strtod_l+0x346>
 8012a0e:	9e06      	ldr	r6, [sp, #24]
 8012a10:	1b89      	subs	r1, r1, r6
 8012a12:	2908      	cmp	r1, #8
 8012a14:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8012a18:	dc02      	bgt.n	8012a20 <_strtod_l+0x2e8>
 8012a1a:	4576      	cmp	r6, lr
 8012a1c:	bfa8      	it	ge
 8012a1e:	4676      	movge	r6, lr
 8012a20:	f1bc 0f00 	cmp.w	ip, #0
 8012a24:	d000      	beq.n	8012a28 <_strtod_l+0x2f0>
 8012a26:	4276      	negs	r6, r6
 8012a28:	2d00      	cmp	r5, #0
 8012a2a:	d14d      	bne.n	8012ac8 <_strtod_l+0x390>
 8012a2c:	9904      	ldr	r1, [sp, #16]
 8012a2e:	4301      	orrs	r1, r0
 8012a30:	f47f aec6 	bne.w	80127c0 <_strtod_l+0x88>
 8012a34:	2b00      	cmp	r3, #0
 8012a36:	f47f aee1 	bne.w	80127fc <_strtod_l+0xc4>
 8012a3a:	2a69      	cmp	r2, #105	; 0x69
 8012a3c:	d027      	beq.n	8012a8e <_strtod_l+0x356>
 8012a3e:	dc24      	bgt.n	8012a8a <_strtod_l+0x352>
 8012a40:	2a49      	cmp	r2, #73	; 0x49
 8012a42:	d024      	beq.n	8012a8e <_strtod_l+0x356>
 8012a44:	2a4e      	cmp	r2, #78	; 0x4e
 8012a46:	f47f aed9 	bne.w	80127fc <_strtod_l+0xc4>
 8012a4a:	499f      	ldr	r1, [pc, #636]	; (8012cc8 <_strtod_l+0x590>)
 8012a4c:	a817      	add	r0, sp, #92	; 0x5c
 8012a4e:	f001 fe85 	bl	801475c <__match>
 8012a52:	2800      	cmp	r0, #0
 8012a54:	f43f aed2 	beq.w	80127fc <_strtod_l+0xc4>
 8012a58:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012a5a:	781b      	ldrb	r3, [r3, #0]
 8012a5c:	2b28      	cmp	r3, #40	; 0x28
 8012a5e:	d12d      	bne.n	8012abc <_strtod_l+0x384>
 8012a60:	499a      	ldr	r1, [pc, #616]	; (8012ccc <_strtod_l+0x594>)
 8012a62:	aa1a      	add	r2, sp, #104	; 0x68
 8012a64:	a817      	add	r0, sp, #92	; 0x5c
 8012a66:	f001 fe8d 	bl	8014784 <__hexnan>
 8012a6a:	2805      	cmp	r0, #5
 8012a6c:	d126      	bne.n	8012abc <_strtod_l+0x384>
 8012a6e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012a70:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8012a74:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8012a78:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8012a7c:	e6a0      	b.n	80127c0 <_strtod_l+0x88>
 8012a7e:	210a      	movs	r1, #10
 8012a80:	fb01 2e0e 	mla	lr, r1, lr, r2
 8012a84:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8012a88:	e7b9      	b.n	80129fe <_strtod_l+0x2c6>
 8012a8a:	2a6e      	cmp	r2, #110	; 0x6e
 8012a8c:	e7db      	b.n	8012a46 <_strtod_l+0x30e>
 8012a8e:	4990      	ldr	r1, [pc, #576]	; (8012cd0 <_strtod_l+0x598>)
 8012a90:	a817      	add	r0, sp, #92	; 0x5c
 8012a92:	f001 fe63 	bl	801475c <__match>
 8012a96:	2800      	cmp	r0, #0
 8012a98:	f43f aeb0 	beq.w	80127fc <_strtod_l+0xc4>
 8012a9c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012a9e:	498d      	ldr	r1, [pc, #564]	; (8012cd4 <_strtod_l+0x59c>)
 8012aa0:	3b01      	subs	r3, #1
 8012aa2:	a817      	add	r0, sp, #92	; 0x5c
 8012aa4:	9317      	str	r3, [sp, #92]	; 0x5c
 8012aa6:	f001 fe59 	bl	801475c <__match>
 8012aaa:	b910      	cbnz	r0, 8012ab2 <_strtod_l+0x37a>
 8012aac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012aae:	3301      	adds	r3, #1
 8012ab0:	9317      	str	r3, [sp, #92]	; 0x5c
 8012ab2:	f8df b230 	ldr.w	fp, [pc, #560]	; 8012ce4 <_strtod_l+0x5ac>
 8012ab6:	f04f 0a00 	mov.w	sl, #0
 8012aba:	e681      	b.n	80127c0 <_strtod_l+0x88>
 8012abc:	4886      	ldr	r0, [pc, #536]	; (8012cd8 <_strtod_l+0x5a0>)
 8012abe:	f002 fe33 	bl	8015728 <nan>
 8012ac2:	ec5b ab10 	vmov	sl, fp, d0
 8012ac6:	e67b      	b.n	80127c0 <_strtod_l+0x88>
 8012ac8:	9b05      	ldr	r3, [sp, #20]
 8012aca:	9807      	ldr	r0, [sp, #28]
 8012acc:	1af3      	subs	r3, r6, r3
 8012ace:	2f00      	cmp	r7, #0
 8012ad0:	bf08      	it	eq
 8012ad2:	462f      	moveq	r7, r5
 8012ad4:	2d10      	cmp	r5, #16
 8012ad6:	9306      	str	r3, [sp, #24]
 8012ad8:	46a8      	mov	r8, r5
 8012ada:	bfa8      	it	ge
 8012adc:	f04f 0810 	movge.w	r8, #16
 8012ae0:	f7ed fd10 	bl	8000504 <__aeabi_ui2d>
 8012ae4:	2d09      	cmp	r5, #9
 8012ae6:	4682      	mov	sl, r0
 8012ae8:	468b      	mov	fp, r1
 8012aea:	dd13      	ble.n	8012b14 <_strtod_l+0x3dc>
 8012aec:	4b7b      	ldr	r3, [pc, #492]	; (8012cdc <_strtod_l+0x5a4>)
 8012aee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8012af2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8012af6:	f7ed fd7f 	bl	80005f8 <__aeabi_dmul>
 8012afa:	4682      	mov	sl, r0
 8012afc:	4648      	mov	r0, r9
 8012afe:	468b      	mov	fp, r1
 8012b00:	f7ed fd00 	bl	8000504 <__aeabi_ui2d>
 8012b04:	4602      	mov	r2, r0
 8012b06:	460b      	mov	r3, r1
 8012b08:	4650      	mov	r0, sl
 8012b0a:	4659      	mov	r1, fp
 8012b0c:	f7ed fbbe 	bl	800028c <__adddf3>
 8012b10:	4682      	mov	sl, r0
 8012b12:	468b      	mov	fp, r1
 8012b14:	2d0f      	cmp	r5, #15
 8012b16:	dc38      	bgt.n	8012b8a <_strtod_l+0x452>
 8012b18:	9b06      	ldr	r3, [sp, #24]
 8012b1a:	2b00      	cmp	r3, #0
 8012b1c:	f43f ae50 	beq.w	80127c0 <_strtod_l+0x88>
 8012b20:	dd24      	ble.n	8012b6c <_strtod_l+0x434>
 8012b22:	2b16      	cmp	r3, #22
 8012b24:	dc0b      	bgt.n	8012b3e <_strtod_l+0x406>
 8012b26:	496d      	ldr	r1, [pc, #436]	; (8012cdc <_strtod_l+0x5a4>)
 8012b28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8012b2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012b30:	4652      	mov	r2, sl
 8012b32:	465b      	mov	r3, fp
 8012b34:	f7ed fd60 	bl	80005f8 <__aeabi_dmul>
 8012b38:	4682      	mov	sl, r0
 8012b3a:	468b      	mov	fp, r1
 8012b3c:	e640      	b.n	80127c0 <_strtod_l+0x88>
 8012b3e:	9a06      	ldr	r2, [sp, #24]
 8012b40:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8012b44:	4293      	cmp	r3, r2
 8012b46:	db20      	blt.n	8012b8a <_strtod_l+0x452>
 8012b48:	4c64      	ldr	r4, [pc, #400]	; (8012cdc <_strtod_l+0x5a4>)
 8012b4a:	f1c5 050f 	rsb	r5, r5, #15
 8012b4e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8012b52:	4652      	mov	r2, sl
 8012b54:	465b      	mov	r3, fp
 8012b56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012b5a:	f7ed fd4d 	bl	80005f8 <__aeabi_dmul>
 8012b5e:	9b06      	ldr	r3, [sp, #24]
 8012b60:	1b5d      	subs	r5, r3, r5
 8012b62:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8012b66:	e9d4 2300 	ldrd	r2, r3, [r4]
 8012b6a:	e7e3      	b.n	8012b34 <_strtod_l+0x3fc>
 8012b6c:	9b06      	ldr	r3, [sp, #24]
 8012b6e:	3316      	adds	r3, #22
 8012b70:	db0b      	blt.n	8012b8a <_strtod_l+0x452>
 8012b72:	9b05      	ldr	r3, [sp, #20]
 8012b74:	1b9e      	subs	r6, r3, r6
 8012b76:	4b59      	ldr	r3, [pc, #356]	; (8012cdc <_strtod_l+0x5a4>)
 8012b78:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8012b7c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8012b80:	4650      	mov	r0, sl
 8012b82:	4659      	mov	r1, fp
 8012b84:	f7ed fe62 	bl	800084c <__aeabi_ddiv>
 8012b88:	e7d6      	b.n	8012b38 <_strtod_l+0x400>
 8012b8a:	9b06      	ldr	r3, [sp, #24]
 8012b8c:	eba5 0808 	sub.w	r8, r5, r8
 8012b90:	4498      	add	r8, r3
 8012b92:	f1b8 0f00 	cmp.w	r8, #0
 8012b96:	dd74      	ble.n	8012c82 <_strtod_l+0x54a>
 8012b98:	f018 030f 	ands.w	r3, r8, #15
 8012b9c:	d00a      	beq.n	8012bb4 <_strtod_l+0x47c>
 8012b9e:	494f      	ldr	r1, [pc, #316]	; (8012cdc <_strtod_l+0x5a4>)
 8012ba0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8012ba4:	4652      	mov	r2, sl
 8012ba6:	465b      	mov	r3, fp
 8012ba8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012bac:	f7ed fd24 	bl	80005f8 <__aeabi_dmul>
 8012bb0:	4682      	mov	sl, r0
 8012bb2:	468b      	mov	fp, r1
 8012bb4:	f038 080f 	bics.w	r8, r8, #15
 8012bb8:	d04f      	beq.n	8012c5a <_strtod_l+0x522>
 8012bba:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8012bbe:	dd22      	ble.n	8012c06 <_strtod_l+0x4ce>
 8012bc0:	2500      	movs	r5, #0
 8012bc2:	462e      	mov	r6, r5
 8012bc4:	9507      	str	r5, [sp, #28]
 8012bc6:	9505      	str	r5, [sp, #20]
 8012bc8:	2322      	movs	r3, #34	; 0x22
 8012bca:	f8df b118 	ldr.w	fp, [pc, #280]	; 8012ce4 <_strtod_l+0x5ac>
 8012bce:	6023      	str	r3, [r4, #0]
 8012bd0:	f04f 0a00 	mov.w	sl, #0
 8012bd4:	9b07      	ldr	r3, [sp, #28]
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	f43f adf2 	beq.w	80127c0 <_strtod_l+0x88>
 8012bdc:	9918      	ldr	r1, [sp, #96]	; 0x60
 8012bde:	4620      	mov	r0, r4
 8012be0:	f001 fece 	bl	8014980 <_Bfree>
 8012be4:	9905      	ldr	r1, [sp, #20]
 8012be6:	4620      	mov	r0, r4
 8012be8:	f001 feca 	bl	8014980 <_Bfree>
 8012bec:	4631      	mov	r1, r6
 8012bee:	4620      	mov	r0, r4
 8012bf0:	f001 fec6 	bl	8014980 <_Bfree>
 8012bf4:	9907      	ldr	r1, [sp, #28]
 8012bf6:	4620      	mov	r0, r4
 8012bf8:	f001 fec2 	bl	8014980 <_Bfree>
 8012bfc:	4629      	mov	r1, r5
 8012bfe:	4620      	mov	r0, r4
 8012c00:	f001 febe 	bl	8014980 <_Bfree>
 8012c04:	e5dc      	b.n	80127c0 <_strtod_l+0x88>
 8012c06:	4b36      	ldr	r3, [pc, #216]	; (8012ce0 <_strtod_l+0x5a8>)
 8012c08:	9304      	str	r3, [sp, #16]
 8012c0a:	2300      	movs	r3, #0
 8012c0c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8012c10:	4650      	mov	r0, sl
 8012c12:	4659      	mov	r1, fp
 8012c14:	4699      	mov	r9, r3
 8012c16:	f1b8 0f01 	cmp.w	r8, #1
 8012c1a:	dc21      	bgt.n	8012c60 <_strtod_l+0x528>
 8012c1c:	b10b      	cbz	r3, 8012c22 <_strtod_l+0x4ea>
 8012c1e:	4682      	mov	sl, r0
 8012c20:	468b      	mov	fp, r1
 8012c22:	4b2f      	ldr	r3, [pc, #188]	; (8012ce0 <_strtod_l+0x5a8>)
 8012c24:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8012c28:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8012c2c:	4652      	mov	r2, sl
 8012c2e:	465b      	mov	r3, fp
 8012c30:	e9d9 0100 	ldrd	r0, r1, [r9]
 8012c34:	f7ed fce0 	bl	80005f8 <__aeabi_dmul>
 8012c38:	4b2a      	ldr	r3, [pc, #168]	; (8012ce4 <_strtod_l+0x5ac>)
 8012c3a:	460a      	mov	r2, r1
 8012c3c:	400b      	ands	r3, r1
 8012c3e:	492a      	ldr	r1, [pc, #168]	; (8012ce8 <_strtod_l+0x5b0>)
 8012c40:	428b      	cmp	r3, r1
 8012c42:	4682      	mov	sl, r0
 8012c44:	d8bc      	bhi.n	8012bc0 <_strtod_l+0x488>
 8012c46:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8012c4a:	428b      	cmp	r3, r1
 8012c4c:	bf86      	itte	hi
 8012c4e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8012cec <_strtod_l+0x5b4>
 8012c52:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8012c56:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8012c5a:	2300      	movs	r3, #0
 8012c5c:	9304      	str	r3, [sp, #16]
 8012c5e:	e084      	b.n	8012d6a <_strtod_l+0x632>
 8012c60:	f018 0f01 	tst.w	r8, #1
 8012c64:	d005      	beq.n	8012c72 <_strtod_l+0x53a>
 8012c66:	9b04      	ldr	r3, [sp, #16]
 8012c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c6c:	f7ed fcc4 	bl	80005f8 <__aeabi_dmul>
 8012c70:	2301      	movs	r3, #1
 8012c72:	9a04      	ldr	r2, [sp, #16]
 8012c74:	3208      	adds	r2, #8
 8012c76:	f109 0901 	add.w	r9, r9, #1
 8012c7a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8012c7e:	9204      	str	r2, [sp, #16]
 8012c80:	e7c9      	b.n	8012c16 <_strtod_l+0x4de>
 8012c82:	d0ea      	beq.n	8012c5a <_strtod_l+0x522>
 8012c84:	f1c8 0800 	rsb	r8, r8, #0
 8012c88:	f018 020f 	ands.w	r2, r8, #15
 8012c8c:	d00a      	beq.n	8012ca4 <_strtod_l+0x56c>
 8012c8e:	4b13      	ldr	r3, [pc, #76]	; (8012cdc <_strtod_l+0x5a4>)
 8012c90:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012c94:	4650      	mov	r0, sl
 8012c96:	4659      	mov	r1, fp
 8012c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c9c:	f7ed fdd6 	bl	800084c <__aeabi_ddiv>
 8012ca0:	4682      	mov	sl, r0
 8012ca2:	468b      	mov	fp, r1
 8012ca4:	ea5f 1828 	movs.w	r8, r8, asr #4
 8012ca8:	d0d7      	beq.n	8012c5a <_strtod_l+0x522>
 8012caa:	f1b8 0f1f 	cmp.w	r8, #31
 8012cae:	dd1f      	ble.n	8012cf0 <_strtod_l+0x5b8>
 8012cb0:	2500      	movs	r5, #0
 8012cb2:	462e      	mov	r6, r5
 8012cb4:	9507      	str	r5, [sp, #28]
 8012cb6:	9505      	str	r5, [sp, #20]
 8012cb8:	2322      	movs	r3, #34	; 0x22
 8012cba:	f04f 0a00 	mov.w	sl, #0
 8012cbe:	f04f 0b00 	mov.w	fp, #0
 8012cc2:	6023      	str	r3, [r4, #0]
 8012cc4:	e786      	b.n	8012bd4 <_strtod_l+0x49c>
 8012cc6:	bf00      	nop
 8012cc8:	08017cdd 	.word	0x08017cdd
 8012ccc:	08017d18 	.word	0x08017d18
 8012cd0:	08017cd5 	.word	0x08017cd5
 8012cd4:	08017d5b 	.word	0x08017d5b
 8012cd8:	08018008 	.word	0x08018008
 8012cdc:	08017ee8 	.word	0x08017ee8
 8012ce0:	08017ec0 	.word	0x08017ec0
 8012ce4:	7ff00000 	.word	0x7ff00000
 8012ce8:	7ca00000 	.word	0x7ca00000
 8012cec:	7fefffff 	.word	0x7fefffff
 8012cf0:	f018 0310 	ands.w	r3, r8, #16
 8012cf4:	bf18      	it	ne
 8012cf6:	236a      	movne	r3, #106	; 0x6a
 8012cf8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80130a8 <_strtod_l+0x970>
 8012cfc:	9304      	str	r3, [sp, #16]
 8012cfe:	4650      	mov	r0, sl
 8012d00:	4659      	mov	r1, fp
 8012d02:	2300      	movs	r3, #0
 8012d04:	f018 0f01 	tst.w	r8, #1
 8012d08:	d004      	beq.n	8012d14 <_strtod_l+0x5dc>
 8012d0a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8012d0e:	f7ed fc73 	bl	80005f8 <__aeabi_dmul>
 8012d12:	2301      	movs	r3, #1
 8012d14:	ea5f 0868 	movs.w	r8, r8, asr #1
 8012d18:	f109 0908 	add.w	r9, r9, #8
 8012d1c:	d1f2      	bne.n	8012d04 <_strtod_l+0x5cc>
 8012d1e:	b10b      	cbz	r3, 8012d24 <_strtod_l+0x5ec>
 8012d20:	4682      	mov	sl, r0
 8012d22:	468b      	mov	fp, r1
 8012d24:	9b04      	ldr	r3, [sp, #16]
 8012d26:	b1c3      	cbz	r3, 8012d5a <_strtod_l+0x622>
 8012d28:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8012d2c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8012d30:	2b00      	cmp	r3, #0
 8012d32:	4659      	mov	r1, fp
 8012d34:	dd11      	ble.n	8012d5a <_strtod_l+0x622>
 8012d36:	2b1f      	cmp	r3, #31
 8012d38:	f340 8124 	ble.w	8012f84 <_strtod_l+0x84c>
 8012d3c:	2b34      	cmp	r3, #52	; 0x34
 8012d3e:	bfde      	ittt	le
 8012d40:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8012d44:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8012d48:	fa03 f202 	lslle.w	r2, r3, r2
 8012d4c:	f04f 0a00 	mov.w	sl, #0
 8012d50:	bfcc      	ite	gt
 8012d52:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8012d56:	ea02 0b01 	andle.w	fp, r2, r1
 8012d5a:	2200      	movs	r2, #0
 8012d5c:	2300      	movs	r3, #0
 8012d5e:	4650      	mov	r0, sl
 8012d60:	4659      	mov	r1, fp
 8012d62:	f7ed feb1 	bl	8000ac8 <__aeabi_dcmpeq>
 8012d66:	2800      	cmp	r0, #0
 8012d68:	d1a2      	bne.n	8012cb0 <_strtod_l+0x578>
 8012d6a:	9b07      	ldr	r3, [sp, #28]
 8012d6c:	9300      	str	r3, [sp, #0]
 8012d6e:	9908      	ldr	r1, [sp, #32]
 8012d70:	462b      	mov	r3, r5
 8012d72:	463a      	mov	r2, r7
 8012d74:	4620      	mov	r0, r4
 8012d76:	f001 fe6b 	bl	8014a50 <__s2b>
 8012d7a:	9007      	str	r0, [sp, #28]
 8012d7c:	2800      	cmp	r0, #0
 8012d7e:	f43f af1f 	beq.w	8012bc0 <_strtod_l+0x488>
 8012d82:	9b05      	ldr	r3, [sp, #20]
 8012d84:	1b9e      	subs	r6, r3, r6
 8012d86:	9b06      	ldr	r3, [sp, #24]
 8012d88:	2b00      	cmp	r3, #0
 8012d8a:	bfb4      	ite	lt
 8012d8c:	4633      	movlt	r3, r6
 8012d8e:	2300      	movge	r3, #0
 8012d90:	930c      	str	r3, [sp, #48]	; 0x30
 8012d92:	9b06      	ldr	r3, [sp, #24]
 8012d94:	2500      	movs	r5, #0
 8012d96:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8012d9a:	9312      	str	r3, [sp, #72]	; 0x48
 8012d9c:	462e      	mov	r6, r5
 8012d9e:	9b07      	ldr	r3, [sp, #28]
 8012da0:	4620      	mov	r0, r4
 8012da2:	6859      	ldr	r1, [r3, #4]
 8012da4:	f001 fdac 	bl	8014900 <_Balloc>
 8012da8:	9005      	str	r0, [sp, #20]
 8012daa:	2800      	cmp	r0, #0
 8012dac:	f43f af0c 	beq.w	8012bc8 <_strtod_l+0x490>
 8012db0:	9b07      	ldr	r3, [sp, #28]
 8012db2:	691a      	ldr	r2, [r3, #16]
 8012db4:	3202      	adds	r2, #2
 8012db6:	f103 010c 	add.w	r1, r3, #12
 8012dba:	0092      	lsls	r2, r2, #2
 8012dbc:	300c      	adds	r0, #12
 8012dbe:	f7fe ffa3 	bl	8011d08 <memcpy>
 8012dc2:	ec4b ab10 	vmov	d0, sl, fp
 8012dc6:	aa1a      	add	r2, sp, #104	; 0x68
 8012dc8:	a919      	add	r1, sp, #100	; 0x64
 8012dca:	4620      	mov	r0, r4
 8012dcc:	f002 f986 	bl	80150dc <__d2b>
 8012dd0:	ec4b ab18 	vmov	d8, sl, fp
 8012dd4:	9018      	str	r0, [sp, #96]	; 0x60
 8012dd6:	2800      	cmp	r0, #0
 8012dd8:	f43f aef6 	beq.w	8012bc8 <_strtod_l+0x490>
 8012ddc:	2101      	movs	r1, #1
 8012dde:	4620      	mov	r0, r4
 8012de0:	f001 fed0 	bl	8014b84 <__i2b>
 8012de4:	4606      	mov	r6, r0
 8012de6:	2800      	cmp	r0, #0
 8012de8:	f43f aeee 	beq.w	8012bc8 <_strtod_l+0x490>
 8012dec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8012dee:	9904      	ldr	r1, [sp, #16]
 8012df0:	2b00      	cmp	r3, #0
 8012df2:	bfab      	itete	ge
 8012df4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8012df6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8012df8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8012dfa:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8012dfe:	bfac      	ite	ge
 8012e00:	eb03 0902 	addge.w	r9, r3, r2
 8012e04:	1ad7      	sublt	r7, r2, r3
 8012e06:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8012e08:	eba3 0801 	sub.w	r8, r3, r1
 8012e0c:	4490      	add	r8, r2
 8012e0e:	4ba1      	ldr	r3, [pc, #644]	; (8013094 <_strtod_l+0x95c>)
 8012e10:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8012e14:	4598      	cmp	r8, r3
 8012e16:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8012e1a:	f280 80c7 	bge.w	8012fac <_strtod_l+0x874>
 8012e1e:	eba3 0308 	sub.w	r3, r3, r8
 8012e22:	2b1f      	cmp	r3, #31
 8012e24:	eba2 0203 	sub.w	r2, r2, r3
 8012e28:	f04f 0101 	mov.w	r1, #1
 8012e2c:	f300 80b1 	bgt.w	8012f92 <_strtod_l+0x85a>
 8012e30:	fa01 f303 	lsl.w	r3, r1, r3
 8012e34:	930d      	str	r3, [sp, #52]	; 0x34
 8012e36:	2300      	movs	r3, #0
 8012e38:	9308      	str	r3, [sp, #32]
 8012e3a:	eb09 0802 	add.w	r8, r9, r2
 8012e3e:	9b04      	ldr	r3, [sp, #16]
 8012e40:	45c1      	cmp	r9, r8
 8012e42:	4417      	add	r7, r2
 8012e44:	441f      	add	r7, r3
 8012e46:	464b      	mov	r3, r9
 8012e48:	bfa8      	it	ge
 8012e4a:	4643      	movge	r3, r8
 8012e4c:	42bb      	cmp	r3, r7
 8012e4e:	bfa8      	it	ge
 8012e50:	463b      	movge	r3, r7
 8012e52:	2b00      	cmp	r3, #0
 8012e54:	bfc2      	ittt	gt
 8012e56:	eba8 0803 	subgt.w	r8, r8, r3
 8012e5a:	1aff      	subgt	r7, r7, r3
 8012e5c:	eba9 0903 	subgt.w	r9, r9, r3
 8012e60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012e62:	2b00      	cmp	r3, #0
 8012e64:	dd17      	ble.n	8012e96 <_strtod_l+0x75e>
 8012e66:	4631      	mov	r1, r6
 8012e68:	461a      	mov	r2, r3
 8012e6a:	4620      	mov	r0, r4
 8012e6c:	f001 ff4a 	bl	8014d04 <__pow5mult>
 8012e70:	4606      	mov	r6, r0
 8012e72:	2800      	cmp	r0, #0
 8012e74:	f43f aea8 	beq.w	8012bc8 <_strtod_l+0x490>
 8012e78:	4601      	mov	r1, r0
 8012e7a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8012e7c:	4620      	mov	r0, r4
 8012e7e:	f001 fe97 	bl	8014bb0 <__multiply>
 8012e82:	900b      	str	r0, [sp, #44]	; 0x2c
 8012e84:	2800      	cmp	r0, #0
 8012e86:	f43f ae9f 	beq.w	8012bc8 <_strtod_l+0x490>
 8012e8a:	9918      	ldr	r1, [sp, #96]	; 0x60
 8012e8c:	4620      	mov	r0, r4
 8012e8e:	f001 fd77 	bl	8014980 <_Bfree>
 8012e92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012e94:	9318      	str	r3, [sp, #96]	; 0x60
 8012e96:	f1b8 0f00 	cmp.w	r8, #0
 8012e9a:	f300 808c 	bgt.w	8012fb6 <_strtod_l+0x87e>
 8012e9e:	9b06      	ldr	r3, [sp, #24]
 8012ea0:	2b00      	cmp	r3, #0
 8012ea2:	dd08      	ble.n	8012eb6 <_strtod_l+0x77e>
 8012ea4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012ea6:	9905      	ldr	r1, [sp, #20]
 8012ea8:	4620      	mov	r0, r4
 8012eaa:	f001 ff2b 	bl	8014d04 <__pow5mult>
 8012eae:	9005      	str	r0, [sp, #20]
 8012eb0:	2800      	cmp	r0, #0
 8012eb2:	f43f ae89 	beq.w	8012bc8 <_strtod_l+0x490>
 8012eb6:	2f00      	cmp	r7, #0
 8012eb8:	dd08      	ble.n	8012ecc <_strtod_l+0x794>
 8012eba:	9905      	ldr	r1, [sp, #20]
 8012ebc:	463a      	mov	r2, r7
 8012ebe:	4620      	mov	r0, r4
 8012ec0:	f001 ff7a 	bl	8014db8 <__lshift>
 8012ec4:	9005      	str	r0, [sp, #20]
 8012ec6:	2800      	cmp	r0, #0
 8012ec8:	f43f ae7e 	beq.w	8012bc8 <_strtod_l+0x490>
 8012ecc:	f1b9 0f00 	cmp.w	r9, #0
 8012ed0:	dd08      	ble.n	8012ee4 <_strtod_l+0x7ac>
 8012ed2:	4631      	mov	r1, r6
 8012ed4:	464a      	mov	r2, r9
 8012ed6:	4620      	mov	r0, r4
 8012ed8:	f001 ff6e 	bl	8014db8 <__lshift>
 8012edc:	4606      	mov	r6, r0
 8012ede:	2800      	cmp	r0, #0
 8012ee0:	f43f ae72 	beq.w	8012bc8 <_strtod_l+0x490>
 8012ee4:	9a05      	ldr	r2, [sp, #20]
 8012ee6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8012ee8:	4620      	mov	r0, r4
 8012eea:	f001 fff1 	bl	8014ed0 <__mdiff>
 8012eee:	4605      	mov	r5, r0
 8012ef0:	2800      	cmp	r0, #0
 8012ef2:	f43f ae69 	beq.w	8012bc8 <_strtod_l+0x490>
 8012ef6:	68c3      	ldr	r3, [r0, #12]
 8012ef8:	930b      	str	r3, [sp, #44]	; 0x2c
 8012efa:	2300      	movs	r3, #0
 8012efc:	60c3      	str	r3, [r0, #12]
 8012efe:	4631      	mov	r1, r6
 8012f00:	f001 ffca 	bl	8014e98 <__mcmp>
 8012f04:	2800      	cmp	r0, #0
 8012f06:	da60      	bge.n	8012fca <_strtod_l+0x892>
 8012f08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012f0a:	ea53 030a 	orrs.w	r3, r3, sl
 8012f0e:	f040 8082 	bne.w	8013016 <_strtod_l+0x8de>
 8012f12:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012f16:	2b00      	cmp	r3, #0
 8012f18:	d17d      	bne.n	8013016 <_strtod_l+0x8de>
 8012f1a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8012f1e:	0d1b      	lsrs	r3, r3, #20
 8012f20:	051b      	lsls	r3, r3, #20
 8012f22:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8012f26:	d976      	bls.n	8013016 <_strtod_l+0x8de>
 8012f28:	696b      	ldr	r3, [r5, #20]
 8012f2a:	b913      	cbnz	r3, 8012f32 <_strtod_l+0x7fa>
 8012f2c:	692b      	ldr	r3, [r5, #16]
 8012f2e:	2b01      	cmp	r3, #1
 8012f30:	dd71      	ble.n	8013016 <_strtod_l+0x8de>
 8012f32:	4629      	mov	r1, r5
 8012f34:	2201      	movs	r2, #1
 8012f36:	4620      	mov	r0, r4
 8012f38:	f001 ff3e 	bl	8014db8 <__lshift>
 8012f3c:	4631      	mov	r1, r6
 8012f3e:	4605      	mov	r5, r0
 8012f40:	f001 ffaa 	bl	8014e98 <__mcmp>
 8012f44:	2800      	cmp	r0, #0
 8012f46:	dd66      	ble.n	8013016 <_strtod_l+0x8de>
 8012f48:	9904      	ldr	r1, [sp, #16]
 8012f4a:	4a53      	ldr	r2, [pc, #332]	; (8013098 <_strtod_l+0x960>)
 8012f4c:	465b      	mov	r3, fp
 8012f4e:	2900      	cmp	r1, #0
 8012f50:	f000 8081 	beq.w	8013056 <_strtod_l+0x91e>
 8012f54:	ea02 010b 	and.w	r1, r2, fp
 8012f58:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8012f5c:	dc7b      	bgt.n	8013056 <_strtod_l+0x91e>
 8012f5e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8012f62:	f77f aea9 	ble.w	8012cb8 <_strtod_l+0x580>
 8012f66:	4b4d      	ldr	r3, [pc, #308]	; (801309c <_strtod_l+0x964>)
 8012f68:	4650      	mov	r0, sl
 8012f6a:	4659      	mov	r1, fp
 8012f6c:	2200      	movs	r2, #0
 8012f6e:	f7ed fb43 	bl	80005f8 <__aeabi_dmul>
 8012f72:	460b      	mov	r3, r1
 8012f74:	4303      	orrs	r3, r0
 8012f76:	bf08      	it	eq
 8012f78:	2322      	moveq	r3, #34	; 0x22
 8012f7a:	4682      	mov	sl, r0
 8012f7c:	468b      	mov	fp, r1
 8012f7e:	bf08      	it	eq
 8012f80:	6023      	streq	r3, [r4, #0]
 8012f82:	e62b      	b.n	8012bdc <_strtod_l+0x4a4>
 8012f84:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012f88:	fa02 f303 	lsl.w	r3, r2, r3
 8012f8c:	ea03 0a0a 	and.w	sl, r3, sl
 8012f90:	e6e3      	b.n	8012d5a <_strtod_l+0x622>
 8012f92:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8012f96:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8012f9a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8012f9e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8012fa2:	fa01 f308 	lsl.w	r3, r1, r8
 8012fa6:	9308      	str	r3, [sp, #32]
 8012fa8:	910d      	str	r1, [sp, #52]	; 0x34
 8012faa:	e746      	b.n	8012e3a <_strtod_l+0x702>
 8012fac:	2300      	movs	r3, #0
 8012fae:	9308      	str	r3, [sp, #32]
 8012fb0:	2301      	movs	r3, #1
 8012fb2:	930d      	str	r3, [sp, #52]	; 0x34
 8012fb4:	e741      	b.n	8012e3a <_strtod_l+0x702>
 8012fb6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8012fb8:	4642      	mov	r2, r8
 8012fba:	4620      	mov	r0, r4
 8012fbc:	f001 fefc 	bl	8014db8 <__lshift>
 8012fc0:	9018      	str	r0, [sp, #96]	; 0x60
 8012fc2:	2800      	cmp	r0, #0
 8012fc4:	f47f af6b 	bne.w	8012e9e <_strtod_l+0x766>
 8012fc8:	e5fe      	b.n	8012bc8 <_strtod_l+0x490>
 8012fca:	465f      	mov	r7, fp
 8012fcc:	d16e      	bne.n	80130ac <_strtod_l+0x974>
 8012fce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012fd0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012fd4:	b342      	cbz	r2, 8013028 <_strtod_l+0x8f0>
 8012fd6:	4a32      	ldr	r2, [pc, #200]	; (80130a0 <_strtod_l+0x968>)
 8012fd8:	4293      	cmp	r3, r2
 8012fda:	d128      	bne.n	801302e <_strtod_l+0x8f6>
 8012fdc:	9b04      	ldr	r3, [sp, #16]
 8012fde:	4651      	mov	r1, sl
 8012fe0:	b1eb      	cbz	r3, 801301e <_strtod_l+0x8e6>
 8012fe2:	4b2d      	ldr	r3, [pc, #180]	; (8013098 <_strtod_l+0x960>)
 8012fe4:	403b      	ands	r3, r7
 8012fe6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8012fea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012fee:	d819      	bhi.n	8013024 <_strtod_l+0x8ec>
 8012ff0:	0d1b      	lsrs	r3, r3, #20
 8012ff2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8012ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8012ffa:	4299      	cmp	r1, r3
 8012ffc:	d117      	bne.n	801302e <_strtod_l+0x8f6>
 8012ffe:	4b29      	ldr	r3, [pc, #164]	; (80130a4 <_strtod_l+0x96c>)
 8013000:	429f      	cmp	r7, r3
 8013002:	d102      	bne.n	801300a <_strtod_l+0x8d2>
 8013004:	3101      	adds	r1, #1
 8013006:	f43f addf 	beq.w	8012bc8 <_strtod_l+0x490>
 801300a:	4b23      	ldr	r3, [pc, #140]	; (8013098 <_strtod_l+0x960>)
 801300c:	403b      	ands	r3, r7
 801300e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8013012:	f04f 0a00 	mov.w	sl, #0
 8013016:	9b04      	ldr	r3, [sp, #16]
 8013018:	2b00      	cmp	r3, #0
 801301a:	d1a4      	bne.n	8012f66 <_strtod_l+0x82e>
 801301c:	e5de      	b.n	8012bdc <_strtod_l+0x4a4>
 801301e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013022:	e7ea      	b.n	8012ffa <_strtod_l+0x8c2>
 8013024:	4613      	mov	r3, r2
 8013026:	e7e8      	b.n	8012ffa <_strtod_l+0x8c2>
 8013028:	ea53 030a 	orrs.w	r3, r3, sl
 801302c:	d08c      	beq.n	8012f48 <_strtod_l+0x810>
 801302e:	9b08      	ldr	r3, [sp, #32]
 8013030:	b1db      	cbz	r3, 801306a <_strtod_l+0x932>
 8013032:	423b      	tst	r3, r7
 8013034:	d0ef      	beq.n	8013016 <_strtod_l+0x8de>
 8013036:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013038:	9a04      	ldr	r2, [sp, #16]
 801303a:	4650      	mov	r0, sl
 801303c:	4659      	mov	r1, fp
 801303e:	b1c3      	cbz	r3, 8013072 <_strtod_l+0x93a>
 8013040:	f7ff fb5b 	bl	80126fa <sulp>
 8013044:	4602      	mov	r2, r0
 8013046:	460b      	mov	r3, r1
 8013048:	ec51 0b18 	vmov	r0, r1, d8
 801304c:	f7ed f91e 	bl	800028c <__adddf3>
 8013050:	4682      	mov	sl, r0
 8013052:	468b      	mov	fp, r1
 8013054:	e7df      	b.n	8013016 <_strtod_l+0x8de>
 8013056:	4013      	ands	r3, r2
 8013058:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801305c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8013060:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8013064:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8013068:	e7d5      	b.n	8013016 <_strtod_l+0x8de>
 801306a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801306c:	ea13 0f0a 	tst.w	r3, sl
 8013070:	e7e0      	b.n	8013034 <_strtod_l+0x8fc>
 8013072:	f7ff fb42 	bl	80126fa <sulp>
 8013076:	4602      	mov	r2, r0
 8013078:	460b      	mov	r3, r1
 801307a:	ec51 0b18 	vmov	r0, r1, d8
 801307e:	f7ed f903 	bl	8000288 <__aeabi_dsub>
 8013082:	2200      	movs	r2, #0
 8013084:	2300      	movs	r3, #0
 8013086:	4682      	mov	sl, r0
 8013088:	468b      	mov	fp, r1
 801308a:	f7ed fd1d 	bl	8000ac8 <__aeabi_dcmpeq>
 801308e:	2800      	cmp	r0, #0
 8013090:	d0c1      	beq.n	8013016 <_strtod_l+0x8de>
 8013092:	e611      	b.n	8012cb8 <_strtod_l+0x580>
 8013094:	fffffc02 	.word	0xfffffc02
 8013098:	7ff00000 	.word	0x7ff00000
 801309c:	39500000 	.word	0x39500000
 80130a0:	000fffff 	.word	0x000fffff
 80130a4:	7fefffff 	.word	0x7fefffff
 80130a8:	08017d30 	.word	0x08017d30
 80130ac:	4631      	mov	r1, r6
 80130ae:	4628      	mov	r0, r5
 80130b0:	f002 f870 	bl	8015194 <__ratio>
 80130b4:	ec59 8b10 	vmov	r8, r9, d0
 80130b8:	ee10 0a10 	vmov	r0, s0
 80130bc:	2200      	movs	r2, #0
 80130be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80130c2:	4649      	mov	r1, r9
 80130c4:	f7ed fd14 	bl	8000af0 <__aeabi_dcmple>
 80130c8:	2800      	cmp	r0, #0
 80130ca:	d07a      	beq.n	80131c2 <_strtod_l+0xa8a>
 80130cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80130ce:	2b00      	cmp	r3, #0
 80130d0:	d04a      	beq.n	8013168 <_strtod_l+0xa30>
 80130d2:	4b95      	ldr	r3, [pc, #596]	; (8013328 <_strtod_l+0xbf0>)
 80130d4:	2200      	movs	r2, #0
 80130d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80130da:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8013328 <_strtod_l+0xbf0>
 80130de:	f04f 0800 	mov.w	r8, #0
 80130e2:	4b92      	ldr	r3, [pc, #584]	; (801332c <_strtod_l+0xbf4>)
 80130e4:	403b      	ands	r3, r7
 80130e6:	930d      	str	r3, [sp, #52]	; 0x34
 80130e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80130ea:	4b91      	ldr	r3, [pc, #580]	; (8013330 <_strtod_l+0xbf8>)
 80130ec:	429a      	cmp	r2, r3
 80130ee:	f040 80b0 	bne.w	8013252 <_strtod_l+0xb1a>
 80130f2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80130f6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80130fa:	ec4b ab10 	vmov	d0, sl, fp
 80130fe:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8013102:	f001 ff6f 	bl	8014fe4 <__ulp>
 8013106:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801310a:	ec53 2b10 	vmov	r2, r3, d0
 801310e:	f7ed fa73 	bl	80005f8 <__aeabi_dmul>
 8013112:	4652      	mov	r2, sl
 8013114:	465b      	mov	r3, fp
 8013116:	f7ed f8b9 	bl	800028c <__adddf3>
 801311a:	460b      	mov	r3, r1
 801311c:	4983      	ldr	r1, [pc, #524]	; (801332c <_strtod_l+0xbf4>)
 801311e:	4a85      	ldr	r2, [pc, #532]	; (8013334 <_strtod_l+0xbfc>)
 8013120:	4019      	ands	r1, r3
 8013122:	4291      	cmp	r1, r2
 8013124:	4682      	mov	sl, r0
 8013126:	d960      	bls.n	80131ea <_strtod_l+0xab2>
 8013128:	ee18 3a90 	vmov	r3, s17
 801312c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8013130:	4293      	cmp	r3, r2
 8013132:	d104      	bne.n	801313e <_strtod_l+0xa06>
 8013134:	ee18 3a10 	vmov	r3, s16
 8013138:	3301      	adds	r3, #1
 801313a:	f43f ad45 	beq.w	8012bc8 <_strtod_l+0x490>
 801313e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8013340 <_strtod_l+0xc08>
 8013142:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8013146:	9918      	ldr	r1, [sp, #96]	; 0x60
 8013148:	4620      	mov	r0, r4
 801314a:	f001 fc19 	bl	8014980 <_Bfree>
 801314e:	9905      	ldr	r1, [sp, #20]
 8013150:	4620      	mov	r0, r4
 8013152:	f001 fc15 	bl	8014980 <_Bfree>
 8013156:	4631      	mov	r1, r6
 8013158:	4620      	mov	r0, r4
 801315a:	f001 fc11 	bl	8014980 <_Bfree>
 801315e:	4629      	mov	r1, r5
 8013160:	4620      	mov	r0, r4
 8013162:	f001 fc0d 	bl	8014980 <_Bfree>
 8013166:	e61a      	b.n	8012d9e <_strtod_l+0x666>
 8013168:	f1ba 0f00 	cmp.w	sl, #0
 801316c:	d11b      	bne.n	80131a6 <_strtod_l+0xa6e>
 801316e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013172:	b9f3      	cbnz	r3, 80131b2 <_strtod_l+0xa7a>
 8013174:	4b6c      	ldr	r3, [pc, #432]	; (8013328 <_strtod_l+0xbf0>)
 8013176:	2200      	movs	r2, #0
 8013178:	4640      	mov	r0, r8
 801317a:	4649      	mov	r1, r9
 801317c:	f7ed fcae 	bl	8000adc <__aeabi_dcmplt>
 8013180:	b9d0      	cbnz	r0, 80131b8 <_strtod_l+0xa80>
 8013182:	4640      	mov	r0, r8
 8013184:	4649      	mov	r1, r9
 8013186:	4b6c      	ldr	r3, [pc, #432]	; (8013338 <_strtod_l+0xc00>)
 8013188:	2200      	movs	r2, #0
 801318a:	f7ed fa35 	bl	80005f8 <__aeabi_dmul>
 801318e:	4680      	mov	r8, r0
 8013190:	4689      	mov	r9, r1
 8013192:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8013196:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 801319a:	9315      	str	r3, [sp, #84]	; 0x54
 801319c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80131a0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80131a4:	e79d      	b.n	80130e2 <_strtod_l+0x9aa>
 80131a6:	f1ba 0f01 	cmp.w	sl, #1
 80131aa:	d102      	bne.n	80131b2 <_strtod_l+0xa7a>
 80131ac:	2f00      	cmp	r7, #0
 80131ae:	f43f ad83 	beq.w	8012cb8 <_strtod_l+0x580>
 80131b2:	4b62      	ldr	r3, [pc, #392]	; (801333c <_strtod_l+0xc04>)
 80131b4:	2200      	movs	r2, #0
 80131b6:	e78e      	b.n	80130d6 <_strtod_l+0x99e>
 80131b8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8013338 <_strtod_l+0xc00>
 80131bc:	f04f 0800 	mov.w	r8, #0
 80131c0:	e7e7      	b.n	8013192 <_strtod_l+0xa5a>
 80131c2:	4b5d      	ldr	r3, [pc, #372]	; (8013338 <_strtod_l+0xc00>)
 80131c4:	4640      	mov	r0, r8
 80131c6:	4649      	mov	r1, r9
 80131c8:	2200      	movs	r2, #0
 80131ca:	f7ed fa15 	bl	80005f8 <__aeabi_dmul>
 80131ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80131d0:	4680      	mov	r8, r0
 80131d2:	4689      	mov	r9, r1
 80131d4:	b933      	cbnz	r3, 80131e4 <_strtod_l+0xaac>
 80131d6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80131da:	900e      	str	r0, [sp, #56]	; 0x38
 80131dc:	930f      	str	r3, [sp, #60]	; 0x3c
 80131de:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80131e2:	e7dd      	b.n	80131a0 <_strtod_l+0xa68>
 80131e4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80131e8:	e7f9      	b.n	80131de <_strtod_l+0xaa6>
 80131ea:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80131ee:	9b04      	ldr	r3, [sp, #16]
 80131f0:	2b00      	cmp	r3, #0
 80131f2:	d1a8      	bne.n	8013146 <_strtod_l+0xa0e>
 80131f4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80131f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80131fa:	0d1b      	lsrs	r3, r3, #20
 80131fc:	051b      	lsls	r3, r3, #20
 80131fe:	429a      	cmp	r2, r3
 8013200:	d1a1      	bne.n	8013146 <_strtod_l+0xa0e>
 8013202:	4640      	mov	r0, r8
 8013204:	4649      	mov	r1, r9
 8013206:	f7ed fda7 	bl	8000d58 <__aeabi_d2lz>
 801320a:	f7ed f9c7 	bl	800059c <__aeabi_l2d>
 801320e:	4602      	mov	r2, r0
 8013210:	460b      	mov	r3, r1
 8013212:	4640      	mov	r0, r8
 8013214:	4649      	mov	r1, r9
 8013216:	f7ed f837 	bl	8000288 <__aeabi_dsub>
 801321a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801321c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013220:	ea43 030a 	orr.w	r3, r3, sl
 8013224:	4313      	orrs	r3, r2
 8013226:	4680      	mov	r8, r0
 8013228:	4689      	mov	r9, r1
 801322a:	d055      	beq.n	80132d8 <_strtod_l+0xba0>
 801322c:	a336      	add	r3, pc, #216	; (adr r3, 8013308 <_strtod_l+0xbd0>)
 801322e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013232:	f7ed fc53 	bl	8000adc <__aeabi_dcmplt>
 8013236:	2800      	cmp	r0, #0
 8013238:	f47f acd0 	bne.w	8012bdc <_strtod_l+0x4a4>
 801323c:	a334      	add	r3, pc, #208	; (adr r3, 8013310 <_strtod_l+0xbd8>)
 801323e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013242:	4640      	mov	r0, r8
 8013244:	4649      	mov	r1, r9
 8013246:	f7ed fc67 	bl	8000b18 <__aeabi_dcmpgt>
 801324a:	2800      	cmp	r0, #0
 801324c:	f43f af7b 	beq.w	8013146 <_strtod_l+0xa0e>
 8013250:	e4c4      	b.n	8012bdc <_strtod_l+0x4a4>
 8013252:	9b04      	ldr	r3, [sp, #16]
 8013254:	b333      	cbz	r3, 80132a4 <_strtod_l+0xb6c>
 8013256:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013258:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801325c:	d822      	bhi.n	80132a4 <_strtod_l+0xb6c>
 801325e:	a32e      	add	r3, pc, #184	; (adr r3, 8013318 <_strtod_l+0xbe0>)
 8013260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013264:	4640      	mov	r0, r8
 8013266:	4649      	mov	r1, r9
 8013268:	f7ed fc42 	bl	8000af0 <__aeabi_dcmple>
 801326c:	b1a0      	cbz	r0, 8013298 <_strtod_l+0xb60>
 801326e:	4649      	mov	r1, r9
 8013270:	4640      	mov	r0, r8
 8013272:	f7ed fc99 	bl	8000ba8 <__aeabi_d2uiz>
 8013276:	2801      	cmp	r0, #1
 8013278:	bf38      	it	cc
 801327a:	2001      	movcc	r0, #1
 801327c:	f7ed f942 	bl	8000504 <__aeabi_ui2d>
 8013280:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013282:	4680      	mov	r8, r0
 8013284:	4689      	mov	r9, r1
 8013286:	bb23      	cbnz	r3, 80132d2 <_strtod_l+0xb9a>
 8013288:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801328c:	9010      	str	r0, [sp, #64]	; 0x40
 801328e:	9311      	str	r3, [sp, #68]	; 0x44
 8013290:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8013294:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8013298:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801329a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801329c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80132a0:	1a9b      	subs	r3, r3, r2
 80132a2:	9309      	str	r3, [sp, #36]	; 0x24
 80132a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80132a8:	eeb0 0a48 	vmov.f32	s0, s16
 80132ac:	eef0 0a68 	vmov.f32	s1, s17
 80132b0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80132b4:	f001 fe96 	bl	8014fe4 <__ulp>
 80132b8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80132bc:	ec53 2b10 	vmov	r2, r3, d0
 80132c0:	f7ed f99a 	bl	80005f8 <__aeabi_dmul>
 80132c4:	ec53 2b18 	vmov	r2, r3, d8
 80132c8:	f7ec ffe0 	bl	800028c <__adddf3>
 80132cc:	4682      	mov	sl, r0
 80132ce:	468b      	mov	fp, r1
 80132d0:	e78d      	b.n	80131ee <_strtod_l+0xab6>
 80132d2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80132d6:	e7db      	b.n	8013290 <_strtod_l+0xb58>
 80132d8:	a311      	add	r3, pc, #68	; (adr r3, 8013320 <_strtod_l+0xbe8>)
 80132da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132de:	f7ed fbfd 	bl	8000adc <__aeabi_dcmplt>
 80132e2:	e7b2      	b.n	801324a <_strtod_l+0xb12>
 80132e4:	2300      	movs	r3, #0
 80132e6:	930a      	str	r3, [sp, #40]	; 0x28
 80132e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80132ea:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80132ec:	6013      	str	r3, [r2, #0]
 80132ee:	f7ff ba6b 	b.w	80127c8 <_strtod_l+0x90>
 80132f2:	2a65      	cmp	r2, #101	; 0x65
 80132f4:	f43f ab5f 	beq.w	80129b6 <_strtod_l+0x27e>
 80132f8:	2a45      	cmp	r2, #69	; 0x45
 80132fa:	f43f ab5c 	beq.w	80129b6 <_strtod_l+0x27e>
 80132fe:	2301      	movs	r3, #1
 8013300:	f7ff bb94 	b.w	8012a2c <_strtod_l+0x2f4>
 8013304:	f3af 8000 	nop.w
 8013308:	94a03595 	.word	0x94a03595
 801330c:	3fdfffff 	.word	0x3fdfffff
 8013310:	35afe535 	.word	0x35afe535
 8013314:	3fe00000 	.word	0x3fe00000
 8013318:	ffc00000 	.word	0xffc00000
 801331c:	41dfffff 	.word	0x41dfffff
 8013320:	94a03595 	.word	0x94a03595
 8013324:	3fcfffff 	.word	0x3fcfffff
 8013328:	3ff00000 	.word	0x3ff00000
 801332c:	7ff00000 	.word	0x7ff00000
 8013330:	7fe00000 	.word	0x7fe00000
 8013334:	7c9fffff 	.word	0x7c9fffff
 8013338:	3fe00000 	.word	0x3fe00000
 801333c:	bff00000 	.word	0xbff00000
 8013340:	7fefffff 	.word	0x7fefffff

08013344 <strtod>:
 8013344:	460a      	mov	r2, r1
 8013346:	4601      	mov	r1, r0
 8013348:	4802      	ldr	r0, [pc, #8]	; (8013354 <strtod+0x10>)
 801334a:	4b03      	ldr	r3, [pc, #12]	; (8013358 <strtod+0x14>)
 801334c:	6800      	ldr	r0, [r0, #0]
 801334e:	f7ff b9f3 	b.w	8012738 <_strtod_l>
 8013352:	bf00      	nop
 8013354:	2000024c 	.word	0x2000024c
 8013358:	200002b4 	.word	0x200002b4

0801335c <_strtol_l.constprop.0>:
 801335c:	2b01      	cmp	r3, #1
 801335e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013362:	d001      	beq.n	8013368 <_strtol_l.constprop.0+0xc>
 8013364:	2b24      	cmp	r3, #36	; 0x24
 8013366:	d906      	bls.n	8013376 <_strtol_l.constprop.0+0x1a>
 8013368:	f7fe fbf8 	bl	8011b5c <__errno>
 801336c:	2316      	movs	r3, #22
 801336e:	6003      	str	r3, [r0, #0]
 8013370:	2000      	movs	r0, #0
 8013372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013376:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 801345c <_strtol_l.constprop.0+0x100>
 801337a:	460d      	mov	r5, r1
 801337c:	462e      	mov	r6, r5
 801337e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013382:	f814 700c 	ldrb.w	r7, [r4, ip]
 8013386:	f017 0708 	ands.w	r7, r7, #8
 801338a:	d1f7      	bne.n	801337c <_strtol_l.constprop.0+0x20>
 801338c:	2c2d      	cmp	r4, #45	; 0x2d
 801338e:	d132      	bne.n	80133f6 <_strtol_l.constprop.0+0x9a>
 8013390:	782c      	ldrb	r4, [r5, #0]
 8013392:	2701      	movs	r7, #1
 8013394:	1cb5      	adds	r5, r6, #2
 8013396:	2b00      	cmp	r3, #0
 8013398:	d05b      	beq.n	8013452 <_strtol_l.constprop.0+0xf6>
 801339a:	2b10      	cmp	r3, #16
 801339c:	d109      	bne.n	80133b2 <_strtol_l.constprop.0+0x56>
 801339e:	2c30      	cmp	r4, #48	; 0x30
 80133a0:	d107      	bne.n	80133b2 <_strtol_l.constprop.0+0x56>
 80133a2:	782c      	ldrb	r4, [r5, #0]
 80133a4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80133a8:	2c58      	cmp	r4, #88	; 0x58
 80133aa:	d14d      	bne.n	8013448 <_strtol_l.constprop.0+0xec>
 80133ac:	786c      	ldrb	r4, [r5, #1]
 80133ae:	2310      	movs	r3, #16
 80133b0:	3502      	adds	r5, #2
 80133b2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80133b6:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80133ba:	f04f 0c00 	mov.w	ip, #0
 80133be:	fbb8 f9f3 	udiv	r9, r8, r3
 80133c2:	4666      	mov	r6, ip
 80133c4:	fb03 8a19 	mls	sl, r3, r9, r8
 80133c8:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80133cc:	f1be 0f09 	cmp.w	lr, #9
 80133d0:	d816      	bhi.n	8013400 <_strtol_l.constprop.0+0xa4>
 80133d2:	4674      	mov	r4, lr
 80133d4:	42a3      	cmp	r3, r4
 80133d6:	dd24      	ble.n	8013422 <_strtol_l.constprop.0+0xc6>
 80133d8:	f1bc 0f00 	cmp.w	ip, #0
 80133dc:	db1e      	blt.n	801341c <_strtol_l.constprop.0+0xc0>
 80133de:	45b1      	cmp	r9, r6
 80133e0:	d31c      	bcc.n	801341c <_strtol_l.constprop.0+0xc0>
 80133e2:	d101      	bne.n	80133e8 <_strtol_l.constprop.0+0x8c>
 80133e4:	45a2      	cmp	sl, r4
 80133e6:	db19      	blt.n	801341c <_strtol_l.constprop.0+0xc0>
 80133e8:	fb06 4603 	mla	r6, r6, r3, r4
 80133ec:	f04f 0c01 	mov.w	ip, #1
 80133f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80133f4:	e7e8      	b.n	80133c8 <_strtol_l.constprop.0+0x6c>
 80133f6:	2c2b      	cmp	r4, #43	; 0x2b
 80133f8:	bf04      	itt	eq
 80133fa:	782c      	ldrbeq	r4, [r5, #0]
 80133fc:	1cb5      	addeq	r5, r6, #2
 80133fe:	e7ca      	b.n	8013396 <_strtol_l.constprop.0+0x3a>
 8013400:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8013404:	f1be 0f19 	cmp.w	lr, #25
 8013408:	d801      	bhi.n	801340e <_strtol_l.constprop.0+0xb2>
 801340a:	3c37      	subs	r4, #55	; 0x37
 801340c:	e7e2      	b.n	80133d4 <_strtol_l.constprop.0+0x78>
 801340e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8013412:	f1be 0f19 	cmp.w	lr, #25
 8013416:	d804      	bhi.n	8013422 <_strtol_l.constprop.0+0xc6>
 8013418:	3c57      	subs	r4, #87	; 0x57
 801341a:	e7db      	b.n	80133d4 <_strtol_l.constprop.0+0x78>
 801341c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8013420:	e7e6      	b.n	80133f0 <_strtol_l.constprop.0+0x94>
 8013422:	f1bc 0f00 	cmp.w	ip, #0
 8013426:	da05      	bge.n	8013434 <_strtol_l.constprop.0+0xd8>
 8013428:	2322      	movs	r3, #34	; 0x22
 801342a:	6003      	str	r3, [r0, #0]
 801342c:	4646      	mov	r6, r8
 801342e:	b942      	cbnz	r2, 8013442 <_strtol_l.constprop.0+0xe6>
 8013430:	4630      	mov	r0, r6
 8013432:	e79e      	b.n	8013372 <_strtol_l.constprop.0+0x16>
 8013434:	b107      	cbz	r7, 8013438 <_strtol_l.constprop.0+0xdc>
 8013436:	4276      	negs	r6, r6
 8013438:	2a00      	cmp	r2, #0
 801343a:	d0f9      	beq.n	8013430 <_strtol_l.constprop.0+0xd4>
 801343c:	f1bc 0f00 	cmp.w	ip, #0
 8013440:	d000      	beq.n	8013444 <_strtol_l.constprop.0+0xe8>
 8013442:	1e69      	subs	r1, r5, #1
 8013444:	6011      	str	r1, [r2, #0]
 8013446:	e7f3      	b.n	8013430 <_strtol_l.constprop.0+0xd4>
 8013448:	2430      	movs	r4, #48	; 0x30
 801344a:	2b00      	cmp	r3, #0
 801344c:	d1b1      	bne.n	80133b2 <_strtol_l.constprop.0+0x56>
 801344e:	2308      	movs	r3, #8
 8013450:	e7af      	b.n	80133b2 <_strtol_l.constprop.0+0x56>
 8013452:	2c30      	cmp	r4, #48	; 0x30
 8013454:	d0a5      	beq.n	80133a2 <_strtol_l.constprop.0+0x46>
 8013456:	230a      	movs	r3, #10
 8013458:	e7ab      	b.n	80133b2 <_strtol_l.constprop.0+0x56>
 801345a:	bf00      	nop
 801345c:	08017bcb 	.word	0x08017bcb

08013460 <strtol>:
 8013460:	4613      	mov	r3, r2
 8013462:	460a      	mov	r2, r1
 8013464:	4601      	mov	r1, r0
 8013466:	4802      	ldr	r0, [pc, #8]	; (8013470 <strtol+0x10>)
 8013468:	6800      	ldr	r0, [r0, #0]
 801346a:	f7ff bf77 	b.w	801335c <_strtol_l.constprop.0>
 801346e:	bf00      	nop
 8013470:	2000024c 	.word	0x2000024c

08013474 <_vsniprintf_r>:
 8013474:	b530      	push	{r4, r5, lr}
 8013476:	4614      	mov	r4, r2
 8013478:	2c00      	cmp	r4, #0
 801347a:	b09b      	sub	sp, #108	; 0x6c
 801347c:	4605      	mov	r5, r0
 801347e:	461a      	mov	r2, r3
 8013480:	da05      	bge.n	801348e <_vsniprintf_r+0x1a>
 8013482:	238b      	movs	r3, #139	; 0x8b
 8013484:	6003      	str	r3, [r0, #0]
 8013486:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801348a:	b01b      	add	sp, #108	; 0x6c
 801348c:	bd30      	pop	{r4, r5, pc}
 801348e:	f44f 7302 	mov.w	r3, #520	; 0x208
 8013492:	f8ad 300c 	strh.w	r3, [sp, #12]
 8013496:	bf14      	ite	ne
 8013498:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 801349c:	4623      	moveq	r3, r4
 801349e:	9302      	str	r3, [sp, #8]
 80134a0:	9305      	str	r3, [sp, #20]
 80134a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80134a6:	9100      	str	r1, [sp, #0]
 80134a8:	9104      	str	r1, [sp, #16]
 80134aa:	f8ad 300e 	strh.w	r3, [sp, #14]
 80134ae:	4669      	mov	r1, sp
 80134b0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80134b2:	f002 f839 	bl	8015528 <_svfiprintf_r>
 80134b6:	1c43      	adds	r3, r0, #1
 80134b8:	bfbc      	itt	lt
 80134ba:	238b      	movlt	r3, #139	; 0x8b
 80134bc:	602b      	strlt	r3, [r5, #0]
 80134be:	2c00      	cmp	r4, #0
 80134c0:	d0e3      	beq.n	801348a <_vsniprintf_r+0x16>
 80134c2:	9b00      	ldr	r3, [sp, #0]
 80134c4:	2200      	movs	r2, #0
 80134c6:	701a      	strb	r2, [r3, #0]
 80134c8:	e7df      	b.n	801348a <_vsniprintf_r+0x16>
	...

080134cc <vsniprintf>:
 80134cc:	b507      	push	{r0, r1, r2, lr}
 80134ce:	9300      	str	r3, [sp, #0]
 80134d0:	4613      	mov	r3, r2
 80134d2:	460a      	mov	r2, r1
 80134d4:	4601      	mov	r1, r0
 80134d6:	4803      	ldr	r0, [pc, #12]	; (80134e4 <vsniprintf+0x18>)
 80134d8:	6800      	ldr	r0, [r0, #0]
 80134da:	f7ff ffcb 	bl	8013474 <_vsniprintf_r>
 80134de:	b003      	add	sp, #12
 80134e0:	f85d fb04 	ldr.w	pc, [sp], #4
 80134e4:	2000024c 	.word	0x2000024c

080134e8 <quorem>:
 80134e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134ec:	6903      	ldr	r3, [r0, #16]
 80134ee:	690c      	ldr	r4, [r1, #16]
 80134f0:	42a3      	cmp	r3, r4
 80134f2:	4607      	mov	r7, r0
 80134f4:	f2c0 8081 	blt.w	80135fa <quorem+0x112>
 80134f8:	3c01      	subs	r4, #1
 80134fa:	f101 0814 	add.w	r8, r1, #20
 80134fe:	f100 0514 	add.w	r5, r0, #20
 8013502:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013506:	9301      	str	r3, [sp, #4]
 8013508:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801350c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013510:	3301      	adds	r3, #1
 8013512:	429a      	cmp	r2, r3
 8013514:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8013518:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801351c:	fbb2 f6f3 	udiv	r6, r2, r3
 8013520:	d331      	bcc.n	8013586 <quorem+0x9e>
 8013522:	f04f 0e00 	mov.w	lr, #0
 8013526:	4640      	mov	r0, r8
 8013528:	46ac      	mov	ip, r5
 801352a:	46f2      	mov	sl, lr
 801352c:	f850 2b04 	ldr.w	r2, [r0], #4
 8013530:	b293      	uxth	r3, r2
 8013532:	fb06 e303 	mla	r3, r6, r3, lr
 8013536:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801353a:	b29b      	uxth	r3, r3
 801353c:	ebaa 0303 	sub.w	r3, sl, r3
 8013540:	f8dc a000 	ldr.w	sl, [ip]
 8013544:	0c12      	lsrs	r2, r2, #16
 8013546:	fa13 f38a 	uxtah	r3, r3, sl
 801354a:	fb06 e202 	mla	r2, r6, r2, lr
 801354e:	9300      	str	r3, [sp, #0]
 8013550:	9b00      	ldr	r3, [sp, #0]
 8013552:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8013556:	b292      	uxth	r2, r2
 8013558:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801355c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013560:	f8bd 3000 	ldrh.w	r3, [sp]
 8013564:	4581      	cmp	r9, r0
 8013566:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801356a:	f84c 3b04 	str.w	r3, [ip], #4
 801356e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8013572:	d2db      	bcs.n	801352c <quorem+0x44>
 8013574:	f855 300b 	ldr.w	r3, [r5, fp]
 8013578:	b92b      	cbnz	r3, 8013586 <quorem+0x9e>
 801357a:	9b01      	ldr	r3, [sp, #4]
 801357c:	3b04      	subs	r3, #4
 801357e:	429d      	cmp	r5, r3
 8013580:	461a      	mov	r2, r3
 8013582:	d32e      	bcc.n	80135e2 <quorem+0xfa>
 8013584:	613c      	str	r4, [r7, #16]
 8013586:	4638      	mov	r0, r7
 8013588:	f001 fc86 	bl	8014e98 <__mcmp>
 801358c:	2800      	cmp	r0, #0
 801358e:	db24      	blt.n	80135da <quorem+0xf2>
 8013590:	3601      	adds	r6, #1
 8013592:	4628      	mov	r0, r5
 8013594:	f04f 0c00 	mov.w	ip, #0
 8013598:	f858 2b04 	ldr.w	r2, [r8], #4
 801359c:	f8d0 e000 	ldr.w	lr, [r0]
 80135a0:	b293      	uxth	r3, r2
 80135a2:	ebac 0303 	sub.w	r3, ip, r3
 80135a6:	0c12      	lsrs	r2, r2, #16
 80135a8:	fa13 f38e 	uxtah	r3, r3, lr
 80135ac:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80135b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80135b4:	b29b      	uxth	r3, r3
 80135b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80135ba:	45c1      	cmp	r9, r8
 80135bc:	f840 3b04 	str.w	r3, [r0], #4
 80135c0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80135c4:	d2e8      	bcs.n	8013598 <quorem+0xb0>
 80135c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80135ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80135ce:	b922      	cbnz	r2, 80135da <quorem+0xf2>
 80135d0:	3b04      	subs	r3, #4
 80135d2:	429d      	cmp	r5, r3
 80135d4:	461a      	mov	r2, r3
 80135d6:	d30a      	bcc.n	80135ee <quorem+0x106>
 80135d8:	613c      	str	r4, [r7, #16]
 80135da:	4630      	mov	r0, r6
 80135dc:	b003      	add	sp, #12
 80135de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80135e2:	6812      	ldr	r2, [r2, #0]
 80135e4:	3b04      	subs	r3, #4
 80135e6:	2a00      	cmp	r2, #0
 80135e8:	d1cc      	bne.n	8013584 <quorem+0x9c>
 80135ea:	3c01      	subs	r4, #1
 80135ec:	e7c7      	b.n	801357e <quorem+0x96>
 80135ee:	6812      	ldr	r2, [r2, #0]
 80135f0:	3b04      	subs	r3, #4
 80135f2:	2a00      	cmp	r2, #0
 80135f4:	d1f0      	bne.n	80135d8 <quorem+0xf0>
 80135f6:	3c01      	subs	r4, #1
 80135f8:	e7eb      	b.n	80135d2 <quorem+0xea>
 80135fa:	2000      	movs	r0, #0
 80135fc:	e7ee      	b.n	80135dc <quorem+0xf4>
	...

08013600 <_dtoa_r>:
 8013600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013604:	ed2d 8b04 	vpush	{d8-d9}
 8013608:	ec57 6b10 	vmov	r6, r7, d0
 801360c:	b093      	sub	sp, #76	; 0x4c
 801360e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8013610:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8013614:	9106      	str	r1, [sp, #24]
 8013616:	ee10 aa10 	vmov	sl, s0
 801361a:	4604      	mov	r4, r0
 801361c:	9209      	str	r2, [sp, #36]	; 0x24
 801361e:	930c      	str	r3, [sp, #48]	; 0x30
 8013620:	46bb      	mov	fp, r7
 8013622:	b975      	cbnz	r5, 8013642 <_dtoa_r+0x42>
 8013624:	2010      	movs	r0, #16
 8013626:	f001 f951 	bl	80148cc <malloc>
 801362a:	4602      	mov	r2, r0
 801362c:	6260      	str	r0, [r4, #36]	; 0x24
 801362e:	b920      	cbnz	r0, 801363a <_dtoa_r+0x3a>
 8013630:	4ba7      	ldr	r3, [pc, #668]	; (80138d0 <_dtoa_r+0x2d0>)
 8013632:	21ea      	movs	r1, #234	; 0xea
 8013634:	48a7      	ldr	r0, [pc, #668]	; (80138d4 <_dtoa_r+0x2d4>)
 8013636:	f002 f8f1 	bl	801581c <__assert_func>
 801363a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801363e:	6005      	str	r5, [r0, #0]
 8013640:	60c5      	str	r5, [r0, #12]
 8013642:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013644:	6819      	ldr	r1, [r3, #0]
 8013646:	b151      	cbz	r1, 801365e <_dtoa_r+0x5e>
 8013648:	685a      	ldr	r2, [r3, #4]
 801364a:	604a      	str	r2, [r1, #4]
 801364c:	2301      	movs	r3, #1
 801364e:	4093      	lsls	r3, r2
 8013650:	608b      	str	r3, [r1, #8]
 8013652:	4620      	mov	r0, r4
 8013654:	f001 f994 	bl	8014980 <_Bfree>
 8013658:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801365a:	2200      	movs	r2, #0
 801365c:	601a      	str	r2, [r3, #0]
 801365e:	1e3b      	subs	r3, r7, #0
 8013660:	bfaa      	itet	ge
 8013662:	2300      	movge	r3, #0
 8013664:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8013668:	f8c8 3000 	strge.w	r3, [r8]
 801366c:	4b9a      	ldr	r3, [pc, #616]	; (80138d8 <_dtoa_r+0x2d8>)
 801366e:	bfbc      	itt	lt
 8013670:	2201      	movlt	r2, #1
 8013672:	f8c8 2000 	strlt.w	r2, [r8]
 8013676:	ea33 030b 	bics.w	r3, r3, fp
 801367a:	d11b      	bne.n	80136b4 <_dtoa_r+0xb4>
 801367c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801367e:	f242 730f 	movw	r3, #9999	; 0x270f
 8013682:	6013      	str	r3, [r2, #0]
 8013684:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013688:	4333      	orrs	r3, r6
 801368a:	f000 8592 	beq.w	80141b2 <_dtoa_r+0xbb2>
 801368e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013690:	b963      	cbnz	r3, 80136ac <_dtoa_r+0xac>
 8013692:	4b92      	ldr	r3, [pc, #584]	; (80138dc <_dtoa_r+0x2dc>)
 8013694:	e022      	b.n	80136dc <_dtoa_r+0xdc>
 8013696:	4b92      	ldr	r3, [pc, #584]	; (80138e0 <_dtoa_r+0x2e0>)
 8013698:	9301      	str	r3, [sp, #4]
 801369a:	3308      	adds	r3, #8
 801369c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801369e:	6013      	str	r3, [r2, #0]
 80136a0:	9801      	ldr	r0, [sp, #4]
 80136a2:	b013      	add	sp, #76	; 0x4c
 80136a4:	ecbd 8b04 	vpop	{d8-d9}
 80136a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80136ac:	4b8b      	ldr	r3, [pc, #556]	; (80138dc <_dtoa_r+0x2dc>)
 80136ae:	9301      	str	r3, [sp, #4]
 80136b0:	3303      	adds	r3, #3
 80136b2:	e7f3      	b.n	801369c <_dtoa_r+0x9c>
 80136b4:	2200      	movs	r2, #0
 80136b6:	2300      	movs	r3, #0
 80136b8:	4650      	mov	r0, sl
 80136ba:	4659      	mov	r1, fp
 80136bc:	f7ed fa04 	bl	8000ac8 <__aeabi_dcmpeq>
 80136c0:	ec4b ab19 	vmov	d9, sl, fp
 80136c4:	4680      	mov	r8, r0
 80136c6:	b158      	cbz	r0, 80136e0 <_dtoa_r+0xe0>
 80136c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80136ca:	2301      	movs	r3, #1
 80136cc:	6013      	str	r3, [r2, #0]
 80136ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	f000 856b 	beq.w	80141ac <_dtoa_r+0xbac>
 80136d6:	4883      	ldr	r0, [pc, #524]	; (80138e4 <_dtoa_r+0x2e4>)
 80136d8:	6018      	str	r0, [r3, #0]
 80136da:	1e43      	subs	r3, r0, #1
 80136dc:	9301      	str	r3, [sp, #4]
 80136de:	e7df      	b.n	80136a0 <_dtoa_r+0xa0>
 80136e0:	ec4b ab10 	vmov	d0, sl, fp
 80136e4:	aa10      	add	r2, sp, #64	; 0x40
 80136e6:	a911      	add	r1, sp, #68	; 0x44
 80136e8:	4620      	mov	r0, r4
 80136ea:	f001 fcf7 	bl	80150dc <__d2b>
 80136ee:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80136f2:	ee08 0a10 	vmov	s16, r0
 80136f6:	2d00      	cmp	r5, #0
 80136f8:	f000 8084 	beq.w	8013804 <_dtoa_r+0x204>
 80136fc:	ee19 3a90 	vmov	r3, s19
 8013700:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013704:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8013708:	4656      	mov	r6, sl
 801370a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801370e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8013712:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8013716:	4b74      	ldr	r3, [pc, #464]	; (80138e8 <_dtoa_r+0x2e8>)
 8013718:	2200      	movs	r2, #0
 801371a:	4630      	mov	r0, r6
 801371c:	4639      	mov	r1, r7
 801371e:	f7ec fdb3 	bl	8000288 <__aeabi_dsub>
 8013722:	a365      	add	r3, pc, #404	; (adr r3, 80138b8 <_dtoa_r+0x2b8>)
 8013724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013728:	f7ec ff66 	bl	80005f8 <__aeabi_dmul>
 801372c:	a364      	add	r3, pc, #400	; (adr r3, 80138c0 <_dtoa_r+0x2c0>)
 801372e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013732:	f7ec fdab 	bl	800028c <__adddf3>
 8013736:	4606      	mov	r6, r0
 8013738:	4628      	mov	r0, r5
 801373a:	460f      	mov	r7, r1
 801373c:	f7ec fef2 	bl	8000524 <__aeabi_i2d>
 8013740:	a361      	add	r3, pc, #388	; (adr r3, 80138c8 <_dtoa_r+0x2c8>)
 8013742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013746:	f7ec ff57 	bl	80005f8 <__aeabi_dmul>
 801374a:	4602      	mov	r2, r0
 801374c:	460b      	mov	r3, r1
 801374e:	4630      	mov	r0, r6
 8013750:	4639      	mov	r1, r7
 8013752:	f7ec fd9b 	bl	800028c <__adddf3>
 8013756:	4606      	mov	r6, r0
 8013758:	460f      	mov	r7, r1
 801375a:	f7ed f9fd 	bl	8000b58 <__aeabi_d2iz>
 801375e:	2200      	movs	r2, #0
 8013760:	9000      	str	r0, [sp, #0]
 8013762:	2300      	movs	r3, #0
 8013764:	4630      	mov	r0, r6
 8013766:	4639      	mov	r1, r7
 8013768:	f7ed f9b8 	bl	8000adc <__aeabi_dcmplt>
 801376c:	b150      	cbz	r0, 8013784 <_dtoa_r+0x184>
 801376e:	9800      	ldr	r0, [sp, #0]
 8013770:	f7ec fed8 	bl	8000524 <__aeabi_i2d>
 8013774:	4632      	mov	r2, r6
 8013776:	463b      	mov	r3, r7
 8013778:	f7ed f9a6 	bl	8000ac8 <__aeabi_dcmpeq>
 801377c:	b910      	cbnz	r0, 8013784 <_dtoa_r+0x184>
 801377e:	9b00      	ldr	r3, [sp, #0]
 8013780:	3b01      	subs	r3, #1
 8013782:	9300      	str	r3, [sp, #0]
 8013784:	9b00      	ldr	r3, [sp, #0]
 8013786:	2b16      	cmp	r3, #22
 8013788:	d85a      	bhi.n	8013840 <_dtoa_r+0x240>
 801378a:	9a00      	ldr	r2, [sp, #0]
 801378c:	4b57      	ldr	r3, [pc, #348]	; (80138ec <_dtoa_r+0x2ec>)
 801378e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013796:	ec51 0b19 	vmov	r0, r1, d9
 801379a:	f7ed f99f 	bl	8000adc <__aeabi_dcmplt>
 801379e:	2800      	cmp	r0, #0
 80137a0:	d050      	beq.n	8013844 <_dtoa_r+0x244>
 80137a2:	9b00      	ldr	r3, [sp, #0]
 80137a4:	3b01      	subs	r3, #1
 80137a6:	9300      	str	r3, [sp, #0]
 80137a8:	2300      	movs	r3, #0
 80137aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80137ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80137ae:	1b5d      	subs	r5, r3, r5
 80137b0:	1e6b      	subs	r3, r5, #1
 80137b2:	9305      	str	r3, [sp, #20]
 80137b4:	bf45      	ittet	mi
 80137b6:	f1c5 0301 	rsbmi	r3, r5, #1
 80137ba:	9304      	strmi	r3, [sp, #16]
 80137bc:	2300      	movpl	r3, #0
 80137be:	2300      	movmi	r3, #0
 80137c0:	bf4c      	ite	mi
 80137c2:	9305      	strmi	r3, [sp, #20]
 80137c4:	9304      	strpl	r3, [sp, #16]
 80137c6:	9b00      	ldr	r3, [sp, #0]
 80137c8:	2b00      	cmp	r3, #0
 80137ca:	db3d      	blt.n	8013848 <_dtoa_r+0x248>
 80137cc:	9b05      	ldr	r3, [sp, #20]
 80137ce:	9a00      	ldr	r2, [sp, #0]
 80137d0:	920a      	str	r2, [sp, #40]	; 0x28
 80137d2:	4413      	add	r3, r2
 80137d4:	9305      	str	r3, [sp, #20]
 80137d6:	2300      	movs	r3, #0
 80137d8:	9307      	str	r3, [sp, #28]
 80137da:	9b06      	ldr	r3, [sp, #24]
 80137dc:	2b09      	cmp	r3, #9
 80137de:	f200 8089 	bhi.w	80138f4 <_dtoa_r+0x2f4>
 80137e2:	2b05      	cmp	r3, #5
 80137e4:	bfc4      	itt	gt
 80137e6:	3b04      	subgt	r3, #4
 80137e8:	9306      	strgt	r3, [sp, #24]
 80137ea:	9b06      	ldr	r3, [sp, #24]
 80137ec:	f1a3 0302 	sub.w	r3, r3, #2
 80137f0:	bfcc      	ite	gt
 80137f2:	2500      	movgt	r5, #0
 80137f4:	2501      	movle	r5, #1
 80137f6:	2b03      	cmp	r3, #3
 80137f8:	f200 8087 	bhi.w	801390a <_dtoa_r+0x30a>
 80137fc:	e8df f003 	tbb	[pc, r3]
 8013800:	59383a2d 	.word	0x59383a2d
 8013804:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8013808:	441d      	add	r5, r3
 801380a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801380e:	2b20      	cmp	r3, #32
 8013810:	bfc1      	itttt	gt
 8013812:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8013816:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 801381a:	fa0b f303 	lslgt.w	r3, fp, r3
 801381e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8013822:	bfda      	itte	le
 8013824:	f1c3 0320 	rsble	r3, r3, #32
 8013828:	fa06 f003 	lslle.w	r0, r6, r3
 801382c:	4318      	orrgt	r0, r3
 801382e:	f7ec fe69 	bl	8000504 <__aeabi_ui2d>
 8013832:	2301      	movs	r3, #1
 8013834:	4606      	mov	r6, r0
 8013836:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 801383a:	3d01      	subs	r5, #1
 801383c:	930e      	str	r3, [sp, #56]	; 0x38
 801383e:	e76a      	b.n	8013716 <_dtoa_r+0x116>
 8013840:	2301      	movs	r3, #1
 8013842:	e7b2      	b.n	80137aa <_dtoa_r+0x1aa>
 8013844:	900b      	str	r0, [sp, #44]	; 0x2c
 8013846:	e7b1      	b.n	80137ac <_dtoa_r+0x1ac>
 8013848:	9b04      	ldr	r3, [sp, #16]
 801384a:	9a00      	ldr	r2, [sp, #0]
 801384c:	1a9b      	subs	r3, r3, r2
 801384e:	9304      	str	r3, [sp, #16]
 8013850:	4253      	negs	r3, r2
 8013852:	9307      	str	r3, [sp, #28]
 8013854:	2300      	movs	r3, #0
 8013856:	930a      	str	r3, [sp, #40]	; 0x28
 8013858:	e7bf      	b.n	80137da <_dtoa_r+0x1da>
 801385a:	2300      	movs	r3, #0
 801385c:	9308      	str	r3, [sp, #32]
 801385e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013860:	2b00      	cmp	r3, #0
 8013862:	dc55      	bgt.n	8013910 <_dtoa_r+0x310>
 8013864:	2301      	movs	r3, #1
 8013866:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801386a:	461a      	mov	r2, r3
 801386c:	9209      	str	r2, [sp, #36]	; 0x24
 801386e:	e00c      	b.n	801388a <_dtoa_r+0x28a>
 8013870:	2301      	movs	r3, #1
 8013872:	e7f3      	b.n	801385c <_dtoa_r+0x25c>
 8013874:	2300      	movs	r3, #0
 8013876:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013878:	9308      	str	r3, [sp, #32]
 801387a:	9b00      	ldr	r3, [sp, #0]
 801387c:	4413      	add	r3, r2
 801387e:	9302      	str	r3, [sp, #8]
 8013880:	3301      	adds	r3, #1
 8013882:	2b01      	cmp	r3, #1
 8013884:	9303      	str	r3, [sp, #12]
 8013886:	bfb8      	it	lt
 8013888:	2301      	movlt	r3, #1
 801388a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801388c:	2200      	movs	r2, #0
 801388e:	6042      	str	r2, [r0, #4]
 8013890:	2204      	movs	r2, #4
 8013892:	f102 0614 	add.w	r6, r2, #20
 8013896:	429e      	cmp	r6, r3
 8013898:	6841      	ldr	r1, [r0, #4]
 801389a:	d93d      	bls.n	8013918 <_dtoa_r+0x318>
 801389c:	4620      	mov	r0, r4
 801389e:	f001 f82f 	bl	8014900 <_Balloc>
 80138a2:	9001      	str	r0, [sp, #4]
 80138a4:	2800      	cmp	r0, #0
 80138a6:	d13b      	bne.n	8013920 <_dtoa_r+0x320>
 80138a8:	4b11      	ldr	r3, [pc, #68]	; (80138f0 <_dtoa_r+0x2f0>)
 80138aa:	4602      	mov	r2, r0
 80138ac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80138b0:	e6c0      	b.n	8013634 <_dtoa_r+0x34>
 80138b2:	2301      	movs	r3, #1
 80138b4:	e7df      	b.n	8013876 <_dtoa_r+0x276>
 80138b6:	bf00      	nop
 80138b8:	636f4361 	.word	0x636f4361
 80138bc:	3fd287a7 	.word	0x3fd287a7
 80138c0:	8b60c8b3 	.word	0x8b60c8b3
 80138c4:	3fc68a28 	.word	0x3fc68a28
 80138c8:	509f79fb 	.word	0x509f79fb
 80138cc:	3fd34413 	.word	0x3fd34413
 80138d0:	08017d65 	.word	0x08017d65
 80138d4:	08017d7c 	.word	0x08017d7c
 80138d8:	7ff00000 	.word	0x7ff00000
 80138dc:	08017d61 	.word	0x08017d61
 80138e0:	08017d58 	.word	0x08017d58
 80138e4:	08017ce1 	.word	0x08017ce1
 80138e8:	3ff80000 	.word	0x3ff80000
 80138ec:	08017ee8 	.word	0x08017ee8
 80138f0:	08017dd7 	.word	0x08017dd7
 80138f4:	2501      	movs	r5, #1
 80138f6:	2300      	movs	r3, #0
 80138f8:	9306      	str	r3, [sp, #24]
 80138fa:	9508      	str	r5, [sp, #32]
 80138fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013900:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8013904:	2200      	movs	r2, #0
 8013906:	2312      	movs	r3, #18
 8013908:	e7b0      	b.n	801386c <_dtoa_r+0x26c>
 801390a:	2301      	movs	r3, #1
 801390c:	9308      	str	r3, [sp, #32]
 801390e:	e7f5      	b.n	80138fc <_dtoa_r+0x2fc>
 8013910:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013912:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8013916:	e7b8      	b.n	801388a <_dtoa_r+0x28a>
 8013918:	3101      	adds	r1, #1
 801391a:	6041      	str	r1, [r0, #4]
 801391c:	0052      	lsls	r2, r2, #1
 801391e:	e7b8      	b.n	8013892 <_dtoa_r+0x292>
 8013920:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013922:	9a01      	ldr	r2, [sp, #4]
 8013924:	601a      	str	r2, [r3, #0]
 8013926:	9b03      	ldr	r3, [sp, #12]
 8013928:	2b0e      	cmp	r3, #14
 801392a:	f200 809d 	bhi.w	8013a68 <_dtoa_r+0x468>
 801392e:	2d00      	cmp	r5, #0
 8013930:	f000 809a 	beq.w	8013a68 <_dtoa_r+0x468>
 8013934:	9b00      	ldr	r3, [sp, #0]
 8013936:	2b00      	cmp	r3, #0
 8013938:	dd32      	ble.n	80139a0 <_dtoa_r+0x3a0>
 801393a:	4ab7      	ldr	r2, [pc, #732]	; (8013c18 <_dtoa_r+0x618>)
 801393c:	f003 030f 	and.w	r3, r3, #15
 8013940:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8013944:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013948:	9b00      	ldr	r3, [sp, #0]
 801394a:	05d8      	lsls	r0, r3, #23
 801394c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8013950:	d516      	bpl.n	8013980 <_dtoa_r+0x380>
 8013952:	4bb2      	ldr	r3, [pc, #712]	; (8013c1c <_dtoa_r+0x61c>)
 8013954:	ec51 0b19 	vmov	r0, r1, d9
 8013958:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801395c:	f7ec ff76 	bl	800084c <__aeabi_ddiv>
 8013960:	f007 070f 	and.w	r7, r7, #15
 8013964:	4682      	mov	sl, r0
 8013966:	468b      	mov	fp, r1
 8013968:	2503      	movs	r5, #3
 801396a:	4eac      	ldr	r6, [pc, #688]	; (8013c1c <_dtoa_r+0x61c>)
 801396c:	b957      	cbnz	r7, 8013984 <_dtoa_r+0x384>
 801396e:	4642      	mov	r2, r8
 8013970:	464b      	mov	r3, r9
 8013972:	4650      	mov	r0, sl
 8013974:	4659      	mov	r1, fp
 8013976:	f7ec ff69 	bl	800084c <__aeabi_ddiv>
 801397a:	4682      	mov	sl, r0
 801397c:	468b      	mov	fp, r1
 801397e:	e028      	b.n	80139d2 <_dtoa_r+0x3d2>
 8013980:	2502      	movs	r5, #2
 8013982:	e7f2      	b.n	801396a <_dtoa_r+0x36a>
 8013984:	07f9      	lsls	r1, r7, #31
 8013986:	d508      	bpl.n	801399a <_dtoa_r+0x39a>
 8013988:	4640      	mov	r0, r8
 801398a:	4649      	mov	r1, r9
 801398c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8013990:	f7ec fe32 	bl	80005f8 <__aeabi_dmul>
 8013994:	3501      	adds	r5, #1
 8013996:	4680      	mov	r8, r0
 8013998:	4689      	mov	r9, r1
 801399a:	107f      	asrs	r7, r7, #1
 801399c:	3608      	adds	r6, #8
 801399e:	e7e5      	b.n	801396c <_dtoa_r+0x36c>
 80139a0:	f000 809b 	beq.w	8013ada <_dtoa_r+0x4da>
 80139a4:	9b00      	ldr	r3, [sp, #0]
 80139a6:	4f9d      	ldr	r7, [pc, #628]	; (8013c1c <_dtoa_r+0x61c>)
 80139a8:	425e      	negs	r6, r3
 80139aa:	4b9b      	ldr	r3, [pc, #620]	; (8013c18 <_dtoa_r+0x618>)
 80139ac:	f006 020f 	and.w	r2, r6, #15
 80139b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80139b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139b8:	ec51 0b19 	vmov	r0, r1, d9
 80139bc:	f7ec fe1c 	bl	80005f8 <__aeabi_dmul>
 80139c0:	1136      	asrs	r6, r6, #4
 80139c2:	4682      	mov	sl, r0
 80139c4:	468b      	mov	fp, r1
 80139c6:	2300      	movs	r3, #0
 80139c8:	2502      	movs	r5, #2
 80139ca:	2e00      	cmp	r6, #0
 80139cc:	d17a      	bne.n	8013ac4 <_dtoa_r+0x4c4>
 80139ce:	2b00      	cmp	r3, #0
 80139d0:	d1d3      	bne.n	801397a <_dtoa_r+0x37a>
 80139d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80139d4:	2b00      	cmp	r3, #0
 80139d6:	f000 8082 	beq.w	8013ade <_dtoa_r+0x4de>
 80139da:	4b91      	ldr	r3, [pc, #580]	; (8013c20 <_dtoa_r+0x620>)
 80139dc:	2200      	movs	r2, #0
 80139de:	4650      	mov	r0, sl
 80139e0:	4659      	mov	r1, fp
 80139e2:	f7ed f87b 	bl	8000adc <__aeabi_dcmplt>
 80139e6:	2800      	cmp	r0, #0
 80139e8:	d079      	beq.n	8013ade <_dtoa_r+0x4de>
 80139ea:	9b03      	ldr	r3, [sp, #12]
 80139ec:	2b00      	cmp	r3, #0
 80139ee:	d076      	beq.n	8013ade <_dtoa_r+0x4de>
 80139f0:	9b02      	ldr	r3, [sp, #8]
 80139f2:	2b00      	cmp	r3, #0
 80139f4:	dd36      	ble.n	8013a64 <_dtoa_r+0x464>
 80139f6:	9b00      	ldr	r3, [sp, #0]
 80139f8:	4650      	mov	r0, sl
 80139fa:	4659      	mov	r1, fp
 80139fc:	1e5f      	subs	r7, r3, #1
 80139fe:	2200      	movs	r2, #0
 8013a00:	4b88      	ldr	r3, [pc, #544]	; (8013c24 <_dtoa_r+0x624>)
 8013a02:	f7ec fdf9 	bl	80005f8 <__aeabi_dmul>
 8013a06:	9e02      	ldr	r6, [sp, #8]
 8013a08:	4682      	mov	sl, r0
 8013a0a:	468b      	mov	fp, r1
 8013a0c:	3501      	adds	r5, #1
 8013a0e:	4628      	mov	r0, r5
 8013a10:	f7ec fd88 	bl	8000524 <__aeabi_i2d>
 8013a14:	4652      	mov	r2, sl
 8013a16:	465b      	mov	r3, fp
 8013a18:	f7ec fdee 	bl	80005f8 <__aeabi_dmul>
 8013a1c:	4b82      	ldr	r3, [pc, #520]	; (8013c28 <_dtoa_r+0x628>)
 8013a1e:	2200      	movs	r2, #0
 8013a20:	f7ec fc34 	bl	800028c <__adddf3>
 8013a24:	46d0      	mov	r8, sl
 8013a26:	46d9      	mov	r9, fp
 8013a28:	4682      	mov	sl, r0
 8013a2a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8013a2e:	2e00      	cmp	r6, #0
 8013a30:	d158      	bne.n	8013ae4 <_dtoa_r+0x4e4>
 8013a32:	4b7e      	ldr	r3, [pc, #504]	; (8013c2c <_dtoa_r+0x62c>)
 8013a34:	2200      	movs	r2, #0
 8013a36:	4640      	mov	r0, r8
 8013a38:	4649      	mov	r1, r9
 8013a3a:	f7ec fc25 	bl	8000288 <__aeabi_dsub>
 8013a3e:	4652      	mov	r2, sl
 8013a40:	465b      	mov	r3, fp
 8013a42:	4680      	mov	r8, r0
 8013a44:	4689      	mov	r9, r1
 8013a46:	f7ed f867 	bl	8000b18 <__aeabi_dcmpgt>
 8013a4a:	2800      	cmp	r0, #0
 8013a4c:	f040 8295 	bne.w	8013f7a <_dtoa_r+0x97a>
 8013a50:	4652      	mov	r2, sl
 8013a52:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8013a56:	4640      	mov	r0, r8
 8013a58:	4649      	mov	r1, r9
 8013a5a:	f7ed f83f 	bl	8000adc <__aeabi_dcmplt>
 8013a5e:	2800      	cmp	r0, #0
 8013a60:	f040 8289 	bne.w	8013f76 <_dtoa_r+0x976>
 8013a64:	ec5b ab19 	vmov	sl, fp, d9
 8013a68:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013a6a:	2b00      	cmp	r3, #0
 8013a6c:	f2c0 8148 	blt.w	8013d00 <_dtoa_r+0x700>
 8013a70:	9a00      	ldr	r2, [sp, #0]
 8013a72:	2a0e      	cmp	r2, #14
 8013a74:	f300 8144 	bgt.w	8013d00 <_dtoa_r+0x700>
 8013a78:	4b67      	ldr	r3, [pc, #412]	; (8013c18 <_dtoa_r+0x618>)
 8013a7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013a7e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013a82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013a84:	2b00      	cmp	r3, #0
 8013a86:	f280 80d5 	bge.w	8013c34 <_dtoa_r+0x634>
 8013a8a:	9b03      	ldr	r3, [sp, #12]
 8013a8c:	2b00      	cmp	r3, #0
 8013a8e:	f300 80d1 	bgt.w	8013c34 <_dtoa_r+0x634>
 8013a92:	f040 826f 	bne.w	8013f74 <_dtoa_r+0x974>
 8013a96:	4b65      	ldr	r3, [pc, #404]	; (8013c2c <_dtoa_r+0x62c>)
 8013a98:	2200      	movs	r2, #0
 8013a9a:	4640      	mov	r0, r8
 8013a9c:	4649      	mov	r1, r9
 8013a9e:	f7ec fdab 	bl	80005f8 <__aeabi_dmul>
 8013aa2:	4652      	mov	r2, sl
 8013aa4:	465b      	mov	r3, fp
 8013aa6:	f7ed f82d 	bl	8000b04 <__aeabi_dcmpge>
 8013aaa:	9e03      	ldr	r6, [sp, #12]
 8013aac:	4637      	mov	r7, r6
 8013aae:	2800      	cmp	r0, #0
 8013ab0:	f040 8245 	bne.w	8013f3e <_dtoa_r+0x93e>
 8013ab4:	9d01      	ldr	r5, [sp, #4]
 8013ab6:	2331      	movs	r3, #49	; 0x31
 8013ab8:	f805 3b01 	strb.w	r3, [r5], #1
 8013abc:	9b00      	ldr	r3, [sp, #0]
 8013abe:	3301      	adds	r3, #1
 8013ac0:	9300      	str	r3, [sp, #0]
 8013ac2:	e240      	b.n	8013f46 <_dtoa_r+0x946>
 8013ac4:	07f2      	lsls	r2, r6, #31
 8013ac6:	d505      	bpl.n	8013ad4 <_dtoa_r+0x4d4>
 8013ac8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013acc:	f7ec fd94 	bl	80005f8 <__aeabi_dmul>
 8013ad0:	3501      	adds	r5, #1
 8013ad2:	2301      	movs	r3, #1
 8013ad4:	1076      	asrs	r6, r6, #1
 8013ad6:	3708      	adds	r7, #8
 8013ad8:	e777      	b.n	80139ca <_dtoa_r+0x3ca>
 8013ada:	2502      	movs	r5, #2
 8013adc:	e779      	b.n	80139d2 <_dtoa_r+0x3d2>
 8013ade:	9f00      	ldr	r7, [sp, #0]
 8013ae0:	9e03      	ldr	r6, [sp, #12]
 8013ae2:	e794      	b.n	8013a0e <_dtoa_r+0x40e>
 8013ae4:	9901      	ldr	r1, [sp, #4]
 8013ae6:	4b4c      	ldr	r3, [pc, #304]	; (8013c18 <_dtoa_r+0x618>)
 8013ae8:	4431      	add	r1, r6
 8013aea:	910d      	str	r1, [sp, #52]	; 0x34
 8013aec:	9908      	ldr	r1, [sp, #32]
 8013aee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8013af2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8013af6:	2900      	cmp	r1, #0
 8013af8:	d043      	beq.n	8013b82 <_dtoa_r+0x582>
 8013afa:	494d      	ldr	r1, [pc, #308]	; (8013c30 <_dtoa_r+0x630>)
 8013afc:	2000      	movs	r0, #0
 8013afe:	f7ec fea5 	bl	800084c <__aeabi_ddiv>
 8013b02:	4652      	mov	r2, sl
 8013b04:	465b      	mov	r3, fp
 8013b06:	f7ec fbbf 	bl	8000288 <__aeabi_dsub>
 8013b0a:	9d01      	ldr	r5, [sp, #4]
 8013b0c:	4682      	mov	sl, r0
 8013b0e:	468b      	mov	fp, r1
 8013b10:	4649      	mov	r1, r9
 8013b12:	4640      	mov	r0, r8
 8013b14:	f7ed f820 	bl	8000b58 <__aeabi_d2iz>
 8013b18:	4606      	mov	r6, r0
 8013b1a:	f7ec fd03 	bl	8000524 <__aeabi_i2d>
 8013b1e:	4602      	mov	r2, r0
 8013b20:	460b      	mov	r3, r1
 8013b22:	4640      	mov	r0, r8
 8013b24:	4649      	mov	r1, r9
 8013b26:	f7ec fbaf 	bl	8000288 <__aeabi_dsub>
 8013b2a:	3630      	adds	r6, #48	; 0x30
 8013b2c:	f805 6b01 	strb.w	r6, [r5], #1
 8013b30:	4652      	mov	r2, sl
 8013b32:	465b      	mov	r3, fp
 8013b34:	4680      	mov	r8, r0
 8013b36:	4689      	mov	r9, r1
 8013b38:	f7ec ffd0 	bl	8000adc <__aeabi_dcmplt>
 8013b3c:	2800      	cmp	r0, #0
 8013b3e:	d163      	bne.n	8013c08 <_dtoa_r+0x608>
 8013b40:	4642      	mov	r2, r8
 8013b42:	464b      	mov	r3, r9
 8013b44:	4936      	ldr	r1, [pc, #216]	; (8013c20 <_dtoa_r+0x620>)
 8013b46:	2000      	movs	r0, #0
 8013b48:	f7ec fb9e 	bl	8000288 <__aeabi_dsub>
 8013b4c:	4652      	mov	r2, sl
 8013b4e:	465b      	mov	r3, fp
 8013b50:	f7ec ffc4 	bl	8000adc <__aeabi_dcmplt>
 8013b54:	2800      	cmp	r0, #0
 8013b56:	f040 80b5 	bne.w	8013cc4 <_dtoa_r+0x6c4>
 8013b5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013b5c:	429d      	cmp	r5, r3
 8013b5e:	d081      	beq.n	8013a64 <_dtoa_r+0x464>
 8013b60:	4b30      	ldr	r3, [pc, #192]	; (8013c24 <_dtoa_r+0x624>)
 8013b62:	2200      	movs	r2, #0
 8013b64:	4650      	mov	r0, sl
 8013b66:	4659      	mov	r1, fp
 8013b68:	f7ec fd46 	bl	80005f8 <__aeabi_dmul>
 8013b6c:	4b2d      	ldr	r3, [pc, #180]	; (8013c24 <_dtoa_r+0x624>)
 8013b6e:	4682      	mov	sl, r0
 8013b70:	468b      	mov	fp, r1
 8013b72:	4640      	mov	r0, r8
 8013b74:	4649      	mov	r1, r9
 8013b76:	2200      	movs	r2, #0
 8013b78:	f7ec fd3e 	bl	80005f8 <__aeabi_dmul>
 8013b7c:	4680      	mov	r8, r0
 8013b7e:	4689      	mov	r9, r1
 8013b80:	e7c6      	b.n	8013b10 <_dtoa_r+0x510>
 8013b82:	4650      	mov	r0, sl
 8013b84:	4659      	mov	r1, fp
 8013b86:	f7ec fd37 	bl	80005f8 <__aeabi_dmul>
 8013b8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013b8c:	9d01      	ldr	r5, [sp, #4]
 8013b8e:	930f      	str	r3, [sp, #60]	; 0x3c
 8013b90:	4682      	mov	sl, r0
 8013b92:	468b      	mov	fp, r1
 8013b94:	4649      	mov	r1, r9
 8013b96:	4640      	mov	r0, r8
 8013b98:	f7ec ffde 	bl	8000b58 <__aeabi_d2iz>
 8013b9c:	4606      	mov	r6, r0
 8013b9e:	f7ec fcc1 	bl	8000524 <__aeabi_i2d>
 8013ba2:	3630      	adds	r6, #48	; 0x30
 8013ba4:	4602      	mov	r2, r0
 8013ba6:	460b      	mov	r3, r1
 8013ba8:	4640      	mov	r0, r8
 8013baa:	4649      	mov	r1, r9
 8013bac:	f7ec fb6c 	bl	8000288 <__aeabi_dsub>
 8013bb0:	f805 6b01 	strb.w	r6, [r5], #1
 8013bb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013bb6:	429d      	cmp	r5, r3
 8013bb8:	4680      	mov	r8, r0
 8013bba:	4689      	mov	r9, r1
 8013bbc:	f04f 0200 	mov.w	r2, #0
 8013bc0:	d124      	bne.n	8013c0c <_dtoa_r+0x60c>
 8013bc2:	4b1b      	ldr	r3, [pc, #108]	; (8013c30 <_dtoa_r+0x630>)
 8013bc4:	4650      	mov	r0, sl
 8013bc6:	4659      	mov	r1, fp
 8013bc8:	f7ec fb60 	bl	800028c <__adddf3>
 8013bcc:	4602      	mov	r2, r0
 8013bce:	460b      	mov	r3, r1
 8013bd0:	4640      	mov	r0, r8
 8013bd2:	4649      	mov	r1, r9
 8013bd4:	f7ec ffa0 	bl	8000b18 <__aeabi_dcmpgt>
 8013bd8:	2800      	cmp	r0, #0
 8013bda:	d173      	bne.n	8013cc4 <_dtoa_r+0x6c4>
 8013bdc:	4652      	mov	r2, sl
 8013bde:	465b      	mov	r3, fp
 8013be0:	4913      	ldr	r1, [pc, #76]	; (8013c30 <_dtoa_r+0x630>)
 8013be2:	2000      	movs	r0, #0
 8013be4:	f7ec fb50 	bl	8000288 <__aeabi_dsub>
 8013be8:	4602      	mov	r2, r0
 8013bea:	460b      	mov	r3, r1
 8013bec:	4640      	mov	r0, r8
 8013bee:	4649      	mov	r1, r9
 8013bf0:	f7ec ff74 	bl	8000adc <__aeabi_dcmplt>
 8013bf4:	2800      	cmp	r0, #0
 8013bf6:	f43f af35 	beq.w	8013a64 <_dtoa_r+0x464>
 8013bfa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8013bfc:	1e6b      	subs	r3, r5, #1
 8013bfe:	930f      	str	r3, [sp, #60]	; 0x3c
 8013c00:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8013c04:	2b30      	cmp	r3, #48	; 0x30
 8013c06:	d0f8      	beq.n	8013bfa <_dtoa_r+0x5fa>
 8013c08:	9700      	str	r7, [sp, #0]
 8013c0a:	e049      	b.n	8013ca0 <_dtoa_r+0x6a0>
 8013c0c:	4b05      	ldr	r3, [pc, #20]	; (8013c24 <_dtoa_r+0x624>)
 8013c0e:	f7ec fcf3 	bl	80005f8 <__aeabi_dmul>
 8013c12:	4680      	mov	r8, r0
 8013c14:	4689      	mov	r9, r1
 8013c16:	e7bd      	b.n	8013b94 <_dtoa_r+0x594>
 8013c18:	08017ee8 	.word	0x08017ee8
 8013c1c:	08017ec0 	.word	0x08017ec0
 8013c20:	3ff00000 	.word	0x3ff00000
 8013c24:	40240000 	.word	0x40240000
 8013c28:	401c0000 	.word	0x401c0000
 8013c2c:	40140000 	.word	0x40140000
 8013c30:	3fe00000 	.word	0x3fe00000
 8013c34:	9d01      	ldr	r5, [sp, #4]
 8013c36:	4656      	mov	r6, sl
 8013c38:	465f      	mov	r7, fp
 8013c3a:	4642      	mov	r2, r8
 8013c3c:	464b      	mov	r3, r9
 8013c3e:	4630      	mov	r0, r6
 8013c40:	4639      	mov	r1, r7
 8013c42:	f7ec fe03 	bl	800084c <__aeabi_ddiv>
 8013c46:	f7ec ff87 	bl	8000b58 <__aeabi_d2iz>
 8013c4a:	4682      	mov	sl, r0
 8013c4c:	f7ec fc6a 	bl	8000524 <__aeabi_i2d>
 8013c50:	4642      	mov	r2, r8
 8013c52:	464b      	mov	r3, r9
 8013c54:	f7ec fcd0 	bl	80005f8 <__aeabi_dmul>
 8013c58:	4602      	mov	r2, r0
 8013c5a:	460b      	mov	r3, r1
 8013c5c:	4630      	mov	r0, r6
 8013c5e:	4639      	mov	r1, r7
 8013c60:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8013c64:	f7ec fb10 	bl	8000288 <__aeabi_dsub>
 8013c68:	f805 6b01 	strb.w	r6, [r5], #1
 8013c6c:	9e01      	ldr	r6, [sp, #4]
 8013c6e:	9f03      	ldr	r7, [sp, #12]
 8013c70:	1bae      	subs	r6, r5, r6
 8013c72:	42b7      	cmp	r7, r6
 8013c74:	4602      	mov	r2, r0
 8013c76:	460b      	mov	r3, r1
 8013c78:	d135      	bne.n	8013ce6 <_dtoa_r+0x6e6>
 8013c7a:	f7ec fb07 	bl	800028c <__adddf3>
 8013c7e:	4642      	mov	r2, r8
 8013c80:	464b      	mov	r3, r9
 8013c82:	4606      	mov	r6, r0
 8013c84:	460f      	mov	r7, r1
 8013c86:	f7ec ff47 	bl	8000b18 <__aeabi_dcmpgt>
 8013c8a:	b9d0      	cbnz	r0, 8013cc2 <_dtoa_r+0x6c2>
 8013c8c:	4642      	mov	r2, r8
 8013c8e:	464b      	mov	r3, r9
 8013c90:	4630      	mov	r0, r6
 8013c92:	4639      	mov	r1, r7
 8013c94:	f7ec ff18 	bl	8000ac8 <__aeabi_dcmpeq>
 8013c98:	b110      	cbz	r0, 8013ca0 <_dtoa_r+0x6a0>
 8013c9a:	f01a 0f01 	tst.w	sl, #1
 8013c9e:	d110      	bne.n	8013cc2 <_dtoa_r+0x6c2>
 8013ca0:	4620      	mov	r0, r4
 8013ca2:	ee18 1a10 	vmov	r1, s16
 8013ca6:	f000 fe6b 	bl	8014980 <_Bfree>
 8013caa:	2300      	movs	r3, #0
 8013cac:	9800      	ldr	r0, [sp, #0]
 8013cae:	702b      	strb	r3, [r5, #0]
 8013cb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013cb2:	3001      	adds	r0, #1
 8013cb4:	6018      	str	r0, [r3, #0]
 8013cb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013cb8:	2b00      	cmp	r3, #0
 8013cba:	f43f acf1 	beq.w	80136a0 <_dtoa_r+0xa0>
 8013cbe:	601d      	str	r5, [r3, #0]
 8013cc0:	e4ee      	b.n	80136a0 <_dtoa_r+0xa0>
 8013cc2:	9f00      	ldr	r7, [sp, #0]
 8013cc4:	462b      	mov	r3, r5
 8013cc6:	461d      	mov	r5, r3
 8013cc8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013ccc:	2a39      	cmp	r2, #57	; 0x39
 8013cce:	d106      	bne.n	8013cde <_dtoa_r+0x6de>
 8013cd0:	9a01      	ldr	r2, [sp, #4]
 8013cd2:	429a      	cmp	r2, r3
 8013cd4:	d1f7      	bne.n	8013cc6 <_dtoa_r+0x6c6>
 8013cd6:	9901      	ldr	r1, [sp, #4]
 8013cd8:	2230      	movs	r2, #48	; 0x30
 8013cda:	3701      	adds	r7, #1
 8013cdc:	700a      	strb	r2, [r1, #0]
 8013cde:	781a      	ldrb	r2, [r3, #0]
 8013ce0:	3201      	adds	r2, #1
 8013ce2:	701a      	strb	r2, [r3, #0]
 8013ce4:	e790      	b.n	8013c08 <_dtoa_r+0x608>
 8013ce6:	4ba6      	ldr	r3, [pc, #664]	; (8013f80 <_dtoa_r+0x980>)
 8013ce8:	2200      	movs	r2, #0
 8013cea:	f7ec fc85 	bl	80005f8 <__aeabi_dmul>
 8013cee:	2200      	movs	r2, #0
 8013cf0:	2300      	movs	r3, #0
 8013cf2:	4606      	mov	r6, r0
 8013cf4:	460f      	mov	r7, r1
 8013cf6:	f7ec fee7 	bl	8000ac8 <__aeabi_dcmpeq>
 8013cfa:	2800      	cmp	r0, #0
 8013cfc:	d09d      	beq.n	8013c3a <_dtoa_r+0x63a>
 8013cfe:	e7cf      	b.n	8013ca0 <_dtoa_r+0x6a0>
 8013d00:	9a08      	ldr	r2, [sp, #32]
 8013d02:	2a00      	cmp	r2, #0
 8013d04:	f000 80d7 	beq.w	8013eb6 <_dtoa_r+0x8b6>
 8013d08:	9a06      	ldr	r2, [sp, #24]
 8013d0a:	2a01      	cmp	r2, #1
 8013d0c:	f300 80ba 	bgt.w	8013e84 <_dtoa_r+0x884>
 8013d10:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013d12:	2a00      	cmp	r2, #0
 8013d14:	f000 80b2 	beq.w	8013e7c <_dtoa_r+0x87c>
 8013d18:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8013d1c:	9e07      	ldr	r6, [sp, #28]
 8013d1e:	9d04      	ldr	r5, [sp, #16]
 8013d20:	9a04      	ldr	r2, [sp, #16]
 8013d22:	441a      	add	r2, r3
 8013d24:	9204      	str	r2, [sp, #16]
 8013d26:	9a05      	ldr	r2, [sp, #20]
 8013d28:	2101      	movs	r1, #1
 8013d2a:	441a      	add	r2, r3
 8013d2c:	4620      	mov	r0, r4
 8013d2e:	9205      	str	r2, [sp, #20]
 8013d30:	f000 ff28 	bl	8014b84 <__i2b>
 8013d34:	4607      	mov	r7, r0
 8013d36:	2d00      	cmp	r5, #0
 8013d38:	dd0c      	ble.n	8013d54 <_dtoa_r+0x754>
 8013d3a:	9b05      	ldr	r3, [sp, #20]
 8013d3c:	2b00      	cmp	r3, #0
 8013d3e:	dd09      	ble.n	8013d54 <_dtoa_r+0x754>
 8013d40:	42ab      	cmp	r3, r5
 8013d42:	9a04      	ldr	r2, [sp, #16]
 8013d44:	bfa8      	it	ge
 8013d46:	462b      	movge	r3, r5
 8013d48:	1ad2      	subs	r2, r2, r3
 8013d4a:	9204      	str	r2, [sp, #16]
 8013d4c:	9a05      	ldr	r2, [sp, #20]
 8013d4e:	1aed      	subs	r5, r5, r3
 8013d50:	1ad3      	subs	r3, r2, r3
 8013d52:	9305      	str	r3, [sp, #20]
 8013d54:	9b07      	ldr	r3, [sp, #28]
 8013d56:	b31b      	cbz	r3, 8013da0 <_dtoa_r+0x7a0>
 8013d58:	9b08      	ldr	r3, [sp, #32]
 8013d5a:	2b00      	cmp	r3, #0
 8013d5c:	f000 80af 	beq.w	8013ebe <_dtoa_r+0x8be>
 8013d60:	2e00      	cmp	r6, #0
 8013d62:	dd13      	ble.n	8013d8c <_dtoa_r+0x78c>
 8013d64:	4639      	mov	r1, r7
 8013d66:	4632      	mov	r2, r6
 8013d68:	4620      	mov	r0, r4
 8013d6a:	f000 ffcb 	bl	8014d04 <__pow5mult>
 8013d6e:	ee18 2a10 	vmov	r2, s16
 8013d72:	4601      	mov	r1, r0
 8013d74:	4607      	mov	r7, r0
 8013d76:	4620      	mov	r0, r4
 8013d78:	f000 ff1a 	bl	8014bb0 <__multiply>
 8013d7c:	ee18 1a10 	vmov	r1, s16
 8013d80:	4680      	mov	r8, r0
 8013d82:	4620      	mov	r0, r4
 8013d84:	f000 fdfc 	bl	8014980 <_Bfree>
 8013d88:	ee08 8a10 	vmov	s16, r8
 8013d8c:	9b07      	ldr	r3, [sp, #28]
 8013d8e:	1b9a      	subs	r2, r3, r6
 8013d90:	d006      	beq.n	8013da0 <_dtoa_r+0x7a0>
 8013d92:	ee18 1a10 	vmov	r1, s16
 8013d96:	4620      	mov	r0, r4
 8013d98:	f000 ffb4 	bl	8014d04 <__pow5mult>
 8013d9c:	ee08 0a10 	vmov	s16, r0
 8013da0:	2101      	movs	r1, #1
 8013da2:	4620      	mov	r0, r4
 8013da4:	f000 feee 	bl	8014b84 <__i2b>
 8013da8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013daa:	2b00      	cmp	r3, #0
 8013dac:	4606      	mov	r6, r0
 8013dae:	f340 8088 	ble.w	8013ec2 <_dtoa_r+0x8c2>
 8013db2:	461a      	mov	r2, r3
 8013db4:	4601      	mov	r1, r0
 8013db6:	4620      	mov	r0, r4
 8013db8:	f000 ffa4 	bl	8014d04 <__pow5mult>
 8013dbc:	9b06      	ldr	r3, [sp, #24]
 8013dbe:	2b01      	cmp	r3, #1
 8013dc0:	4606      	mov	r6, r0
 8013dc2:	f340 8081 	ble.w	8013ec8 <_dtoa_r+0x8c8>
 8013dc6:	f04f 0800 	mov.w	r8, #0
 8013dca:	6933      	ldr	r3, [r6, #16]
 8013dcc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8013dd0:	6918      	ldr	r0, [r3, #16]
 8013dd2:	f000 fe87 	bl	8014ae4 <__hi0bits>
 8013dd6:	f1c0 0020 	rsb	r0, r0, #32
 8013dda:	9b05      	ldr	r3, [sp, #20]
 8013ddc:	4418      	add	r0, r3
 8013dde:	f010 001f 	ands.w	r0, r0, #31
 8013de2:	f000 8092 	beq.w	8013f0a <_dtoa_r+0x90a>
 8013de6:	f1c0 0320 	rsb	r3, r0, #32
 8013dea:	2b04      	cmp	r3, #4
 8013dec:	f340 808a 	ble.w	8013f04 <_dtoa_r+0x904>
 8013df0:	f1c0 001c 	rsb	r0, r0, #28
 8013df4:	9b04      	ldr	r3, [sp, #16]
 8013df6:	4403      	add	r3, r0
 8013df8:	9304      	str	r3, [sp, #16]
 8013dfa:	9b05      	ldr	r3, [sp, #20]
 8013dfc:	4403      	add	r3, r0
 8013dfe:	4405      	add	r5, r0
 8013e00:	9305      	str	r3, [sp, #20]
 8013e02:	9b04      	ldr	r3, [sp, #16]
 8013e04:	2b00      	cmp	r3, #0
 8013e06:	dd07      	ble.n	8013e18 <_dtoa_r+0x818>
 8013e08:	ee18 1a10 	vmov	r1, s16
 8013e0c:	461a      	mov	r2, r3
 8013e0e:	4620      	mov	r0, r4
 8013e10:	f000 ffd2 	bl	8014db8 <__lshift>
 8013e14:	ee08 0a10 	vmov	s16, r0
 8013e18:	9b05      	ldr	r3, [sp, #20]
 8013e1a:	2b00      	cmp	r3, #0
 8013e1c:	dd05      	ble.n	8013e2a <_dtoa_r+0x82a>
 8013e1e:	4631      	mov	r1, r6
 8013e20:	461a      	mov	r2, r3
 8013e22:	4620      	mov	r0, r4
 8013e24:	f000 ffc8 	bl	8014db8 <__lshift>
 8013e28:	4606      	mov	r6, r0
 8013e2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013e2c:	2b00      	cmp	r3, #0
 8013e2e:	d06e      	beq.n	8013f0e <_dtoa_r+0x90e>
 8013e30:	ee18 0a10 	vmov	r0, s16
 8013e34:	4631      	mov	r1, r6
 8013e36:	f001 f82f 	bl	8014e98 <__mcmp>
 8013e3a:	2800      	cmp	r0, #0
 8013e3c:	da67      	bge.n	8013f0e <_dtoa_r+0x90e>
 8013e3e:	9b00      	ldr	r3, [sp, #0]
 8013e40:	3b01      	subs	r3, #1
 8013e42:	ee18 1a10 	vmov	r1, s16
 8013e46:	9300      	str	r3, [sp, #0]
 8013e48:	220a      	movs	r2, #10
 8013e4a:	2300      	movs	r3, #0
 8013e4c:	4620      	mov	r0, r4
 8013e4e:	f000 fdb9 	bl	80149c4 <__multadd>
 8013e52:	9b08      	ldr	r3, [sp, #32]
 8013e54:	ee08 0a10 	vmov	s16, r0
 8013e58:	2b00      	cmp	r3, #0
 8013e5a:	f000 81b1 	beq.w	80141c0 <_dtoa_r+0xbc0>
 8013e5e:	2300      	movs	r3, #0
 8013e60:	4639      	mov	r1, r7
 8013e62:	220a      	movs	r2, #10
 8013e64:	4620      	mov	r0, r4
 8013e66:	f000 fdad 	bl	80149c4 <__multadd>
 8013e6a:	9b02      	ldr	r3, [sp, #8]
 8013e6c:	2b00      	cmp	r3, #0
 8013e6e:	4607      	mov	r7, r0
 8013e70:	f300 808e 	bgt.w	8013f90 <_dtoa_r+0x990>
 8013e74:	9b06      	ldr	r3, [sp, #24]
 8013e76:	2b02      	cmp	r3, #2
 8013e78:	dc51      	bgt.n	8013f1e <_dtoa_r+0x91e>
 8013e7a:	e089      	b.n	8013f90 <_dtoa_r+0x990>
 8013e7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8013e7e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8013e82:	e74b      	b.n	8013d1c <_dtoa_r+0x71c>
 8013e84:	9b03      	ldr	r3, [sp, #12]
 8013e86:	1e5e      	subs	r6, r3, #1
 8013e88:	9b07      	ldr	r3, [sp, #28]
 8013e8a:	42b3      	cmp	r3, r6
 8013e8c:	bfbf      	itttt	lt
 8013e8e:	9b07      	ldrlt	r3, [sp, #28]
 8013e90:	9607      	strlt	r6, [sp, #28]
 8013e92:	1af2      	sublt	r2, r6, r3
 8013e94:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8013e96:	bfb6      	itet	lt
 8013e98:	189b      	addlt	r3, r3, r2
 8013e9a:	1b9e      	subge	r6, r3, r6
 8013e9c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8013e9e:	9b03      	ldr	r3, [sp, #12]
 8013ea0:	bfb8      	it	lt
 8013ea2:	2600      	movlt	r6, #0
 8013ea4:	2b00      	cmp	r3, #0
 8013ea6:	bfb7      	itett	lt
 8013ea8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8013eac:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8013eb0:	1a9d      	sublt	r5, r3, r2
 8013eb2:	2300      	movlt	r3, #0
 8013eb4:	e734      	b.n	8013d20 <_dtoa_r+0x720>
 8013eb6:	9e07      	ldr	r6, [sp, #28]
 8013eb8:	9d04      	ldr	r5, [sp, #16]
 8013eba:	9f08      	ldr	r7, [sp, #32]
 8013ebc:	e73b      	b.n	8013d36 <_dtoa_r+0x736>
 8013ebe:	9a07      	ldr	r2, [sp, #28]
 8013ec0:	e767      	b.n	8013d92 <_dtoa_r+0x792>
 8013ec2:	9b06      	ldr	r3, [sp, #24]
 8013ec4:	2b01      	cmp	r3, #1
 8013ec6:	dc18      	bgt.n	8013efa <_dtoa_r+0x8fa>
 8013ec8:	f1ba 0f00 	cmp.w	sl, #0
 8013ecc:	d115      	bne.n	8013efa <_dtoa_r+0x8fa>
 8013ece:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013ed2:	b993      	cbnz	r3, 8013efa <_dtoa_r+0x8fa>
 8013ed4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8013ed8:	0d1b      	lsrs	r3, r3, #20
 8013eda:	051b      	lsls	r3, r3, #20
 8013edc:	b183      	cbz	r3, 8013f00 <_dtoa_r+0x900>
 8013ede:	9b04      	ldr	r3, [sp, #16]
 8013ee0:	3301      	adds	r3, #1
 8013ee2:	9304      	str	r3, [sp, #16]
 8013ee4:	9b05      	ldr	r3, [sp, #20]
 8013ee6:	3301      	adds	r3, #1
 8013ee8:	9305      	str	r3, [sp, #20]
 8013eea:	f04f 0801 	mov.w	r8, #1
 8013eee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013ef0:	2b00      	cmp	r3, #0
 8013ef2:	f47f af6a 	bne.w	8013dca <_dtoa_r+0x7ca>
 8013ef6:	2001      	movs	r0, #1
 8013ef8:	e76f      	b.n	8013dda <_dtoa_r+0x7da>
 8013efa:	f04f 0800 	mov.w	r8, #0
 8013efe:	e7f6      	b.n	8013eee <_dtoa_r+0x8ee>
 8013f00:	4698      	mov	r8, r3
 8013f02:	e7f4      	b.n	8013eee <_dtoa_r+0x8ee>
 8013f04:	f43f af7d 	beq.w	8013e02 <_dtoa_r+0x802>
 8013f08:	4618      	mov	r0, r3
 8013f0a:	301c      	adds	r0, #28
 8013f0c:	e772      	b.n	8013df4 <_dtoa_r+0x7f4>
 8013f0e:	9b03      	ldr	r3, [sp, #12]
 8013f10:	2b00      	cmp	r3, #0
 8013f12:	dc37      	bgt.n	8013f84 <_dtoa_r+0x984>
 8013f14:	9b06      	ldr	r3, [sp, #24]
 8013f16:	2b02      	cmp	r3, #2
 8013f18:	dd34      	ble.n	8013f84 <_dtoa_r+0x984>
 8013f1a:	9b03      	ldr	r3, [sp, #12]
 8013f1c:	9302      	str	r3, [sp, #8]
 8013f1e:	9b02      	ldr	r3, [sp, #8]
 8013f20:	b96b      	cbnz	r3, 8013f3e <_dtoa_r+0x93e>
 8013f22:	4631      	mov	r1, r6
 8013f24:	2205      	movs	r2, #5
 8013f26:	4620      	mov	r0, r4
 8013f28:	f000 fd4c 	bl	80149c4 <__multadd>
 8013f2c:	4601      	mov	r1, r0
 8013f2e:	4606      	mov	r6, r0
 8013f30:	ee18 0a10 	vmov	r0, s16
 8013f34:	f000 ffb0 	bl	8014e98 <__mcmp>
 8013f38:	2800      	cmp	r0, #0
 8013f3a:	f73f adbb 	bgt.w	8013ab4 <_dtoa_r+0x4b4>
 8013f3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013f40:	9d01      	ldr	r5, [sp, #4]
 8013f42:	43db      	mvns	r3, r3
 8013f44:	9300      	str	r3, [sp, #0]
 8013f46:	f04f 0800 	mov.w	r8, #0
 8013f4a:	4631      	mov	r1, r6
 8013f4c:	4620      	mov	r0, r4
 8013f4e:	f000 fd17 	bl	8014980 <_Bfree>
 8013f52:	2f00      	cmp	r7, #0
 8013f54:	f43f aea4 	beq.w	8013ca0 <_dtoa_r+0x6a0>
 8013f58:	f1b8 0f00 	cmp.w	r8, #0
 8013f5c:	d005      	beq.n	8013f6a <_dtoa_r+0x96a>
 8013f5e:	45b8      	cmp	r8, r7
 8013f60:	d003      	beq.n	8013f6a <_dtoa_r+0x96a>
 8013f62:	4641      	mov	r1, r8
 8013f64:	4620      	mov	r0, r4
 8013f66:	f000 fd0b 	bl	8014980 <_Bfree>
 8013f6a:	4639      	mov	r1, r7
 8013f6c:	4620      	mov	r0, r4
 8013f6e:	f000 fd07 	bl	8014980 <_Bfree>
 8013f72:	e695      	b.n	8013ca0 <_dtoa_r+0x6a0>
 8013f74:	2600      	movs	r6, #0
 8013f76:	4637      	mov	r7, r6
 8013f78:	e7e1      	b.n	8013f3e <_dtoa_r+0x93e>
 8013f7a:	9700      	str	r7, [sp, #0]
 8013f7c:	4637      	mov	r7, r6
 8013f7e:	e599      	b.n	8013ab4 <_dtoa_r+0x4b4>
 8013f80:	40240000 	.word	0x40240000
 8013f84:	9b08      	ldr	r3, [sp, #32]
 8013f86:	2b00      	cmp	r3, #0
 8013f88:	f000 80ca 	beq.w	8014120 <_dtoa_r+0xb20>
 8013f8c:	9b03      	ldr	r3, [sp, #12]
 8013f8e:	9302      	str	r3, [sp, #8]
 8013f90:	2d00      	cmp	r5, #0
 8013f92:	dd05      	ble.n	8013fa0 <_dtoa_r+0x9a0>
 8013f94:	4639      	mov	r1, r7
 8013f96:	462a      	mov	r2, r5
 8013f98:	4620      	mov	r0, r4
 8013f9a:	f000 ff0d 	bl	8014db8 <__lshift>
 8013f9e:	4607      	mov	r7, r0
 8013fa0:	f1b8 0f00 	cmp.w	r8, #0
 8013fa4:	d05b      	beq.n	801405e <_dtoa_r+0xa5e>
 8013fa6:	6879      	ldr	r1, [r7, #4]
 8013fa8:	4620      	mov	r0, r4
 8013faa:	f000 fca9 	bl	8014900 <_Balloc>
 8013fae:	4605      	mov	r5, r0
 8013fb0:	b928      	cbnz	r0, 8013fbe <_dtoa_r+0x9be>
 8013fb2:	4b87      	ldr	r3, [pc, #540]	; (80141d0 <_dtoa_r+0xbd0>)
 8013fb4:	4602      	mov	r2, r0
 8013fb6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8013fba:	f7ff bb3b 	b.w	8013634 <_dtoa_r+0x34>
 8013fbe:	693a      	ldr	r2, [r7, #16]
 8013fc0:	3202      	adds	r2, #2
 8013fc2:	0092      	lsls	r2, r2, #2
 8013fc4:	f107 010c 	add.w	r1, r7, #12
 8013fc8:	300c      	adds	r0, #12
 8013fca:	f7fd fe9d 	bl	8011d08 <memcpy>
 8013fce:	2201      	movs	r2, #1
 8013fd0:	4629      	mov	r1, r5
 8013fd2:	4620      	mov	r0, r4
 8013fd4:	f000 fef0 	bl	8014db8 <__lshift>
 8013fd8:	9b01      	ldr	r3, [sp, #4]
 8013fda:	f103 0901 	add.w	r9, r3, #1
 8013fde:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8013fe2:	4413      	add	r3, r2
 8013fe4:	9305      	str	r3, [sp, #20]
 8013fe6:	f00a 0301 	and.w	r3, sl, #1
 8013fea:	46b8      	mov	r8, r7
 8013fec:	9304      	str	r3, [sp, #16]
 8013fee:	4607      	mov	r7, r0
 8013ff0:	4631      	mov	r1, r6
 8013ff2:	ee18 0a10 	vmov	r0, s16
 8013ff6:	f7ff fa77 	bl	80134e8 <quorem>
 8013ffa:	4641      	mov	r1, r8
 8013ffc:	9002      	str	r0, [sp, #8]
 8013ffe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8014002:	ee18 0a10 	vmov	r0, s16
 8014006:	f000 ff47 	bl	8014e98 <__mcmp>
 801400a:	463a      	mov	r2, r7
 801400c:	9003      	str	r0, [sp, #12]
 801400e:	4631      	mov	r1, r6
 8014010:	4620      	mov	r0, r4
 8014012:	f000 ff5d 	bl	8014ed0 <__mdiff>
 8014016:	68c2      	ldr	r2, [r0, #12]
 8014018:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 801401c:	4605      	mov	r5, r0
 801401e:	bb02      	cbnz	r2, 8014062 <_dtoa_r+0xa62>
 8014020:	4601      	mov	r1, r0
 8014022:	ee18 0a10 	vmov	r0, s16
 8014026:	f000 ff37 	bl	8014e98 <__mcmp>
 801402a:	4602      	mov	r2, r0
 801402c:	4629      	mov	r1, r5
 801402e:	4620      	mov	r0, r4
 8014030:	9207      	str	r2, [sp, #28]
 8014032:	f000 fca5 	bl	8014980 <_Bfree>
 8014036:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801403a:	ea43 0102 	orr.w	r1, r3, r2
 801403e:	9b04      	ldr	r3, [sp, #16]
 8014040:	430b      	orrs	r3, r1
 8014042:	464d      	mov	r5, r9
 8014044:	d10f      	bne.n	8014066 <_dtoa_r+0xa66>
 8014046:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801404a:	d02a      	beq.n	80140a2 <_dtoa_r+0xaa2>
 801404c:	9b03      	ldr	r3, [sp, #12]
 801404e:	2b00      	cmp	r3, #0
 8014050:	dd02      	ble.n	8014058 <_dtoa_r+0xa58>
 8014052:	9b02      	ldr	r3, [sp, #8]
 8014054:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8014058:	f88b a000 	strb.w	sl, [fp]
 801405c:	e775      	b.n	8013f4a <_dtoa_r+0x94a>
 801405e:	4638      	mov	r0, r7
 8014060:	e7ba      	b.n	8013fd8 <_dtoa_r+0x9d8>
 8014062:	2201      	movs	r2, #1
 8014064:	e7e2      	b.n	801402c <_dtoa_r+0xa2c>
 8014066:	9b03      	ldr	r3, [sp, #12]
 8014068:	2b00      	cmp	r3, #0
 801406a:	db04      	blt.n	8014076 <_dtoa_r+0xa76>
 801406c:	9906      	ldr	r1, [sp, #24]
 801406e:	430b      	orrs	r3, r1
 8014070:	9904      	ldr	r1, [sp, #16]
 8014072:	430b      	orrs	r3, r1
 8014074:	d122      	bne.n	80140bc <_dtoa_r+0xabc>
 8014076:	2a00      	cmp	r2, #0
 8014078:	ddee      	ble.n	8014058 <_dtoa_r+0xa58>
 801407a:	ee18 1a10 	vmov	r1, s16
 801407e:	2201      	movs	r2, #1
 8014080:	4620      	mov	r0, r4
 8014082:	f000 fe99 	bl	8014db8 <__lshift>
 8014086:	4631      	mov	r1, r6
 8014088:	ee08 0a10 	vmov	s16, r0
 801408c:	f000 ff04 	bl	8014e98 <__mcmp>
 8014090:	2800      	cmp	r0, #0
 8014092:	dc03      	bgt.n	801409c <_dtoa_r+0xa9c>
 8014094:	d1e0      	bne.n	8014058 <_dtoa_r+0xa58>
 8014096:	f01a 0f01 	tst.w	sl, #1
 801409a:	d0dd      	beq.n	8014058 <_dtoa_r+0xa58>
 801409c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80140a0:	d1d7      	bne.n	8014052 <_dtoa_r+0xa52>
 80140a2:	2339      	movs	r3, #57	; 0x39
 80140a4:	f88b 3000 	strb.w	r3, [fp]
 80140a8:	462b      	mov	r3, r5
 80140aa:	461d      	mov	r5, r3
 80140ac:	3b01      	subs	r3, #1
 80140ae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80140b2:	2a39      	cmp	r2, #57	; 0x39
 80140b4:	d071      	beq.n	801419a <_dtoa_r+0xb9a>
 80140b6:	3201      	adds	r2, #1
 80140b8:	701a      	strb	r2, [r3, #0]
 80140ba:	e746      	b.n	8013f4a <_dtoa_r+0x94a>
 80140bc:	2a00      	cmp	r2, #0
 80140be:	dd07      	ble.n	80140d0 <_dtoa_r+0xad0>
 80140c0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80140c4:	d0ed      	beq.n	80140a2 <_dtoa_r+0xaa2>
 80140c6:	f10a 0301 	add.w	r3, sl, #1
 80140ca:	f88b 3000 	strb.w	r3, [fp]
 80140ce:	e73c      	b.n	8013f4a <_dtoa_r+0x94a>
 80140d0:	9b05      	ldr	r3, [sp, #20]
 80140d2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80140d6:	4599      	cmp	r9, r3
 80140d8:	d047      	beq.n	801416a <_dtoa_r+0xb6a>
 80140da:	ee18 1a10 	vmov	r1, s16
 80140de:	2300      	movs	r3, #0
 80140e0:	220a      	movs	r2, #10
 80140e2:	4620      	mov	r0, r4
 80140e4:	f000 fc6e 	bl	80149c4 <__multadd>
 80140e8:	45b8      	cmp	r8, r7
 80140ea:	ee08 0a10 	vmov	s16, r0
 80140ee:	f04f 0300 	mov.w	r3, #0
 80140f2:	f04f 020a 	mov.w	r2, #10
 80140f6:	4641      	mov	r1, r8
 80140f8:	4620      	mov	r0, r4
 80140fa:	d106      	bne.n	801410a <_dtoa_r+0xb0a>
 80140fc:	f000 fc62 	bl	80149c4 <__multadd>
 8014100:	4680      	mov	r8, r0
 8014102:	4607      	mov	r7, r0
 8014104:	f109 0901 	add.w	r9, r9, #1
 8014108:	e772      	b.n	8013ff0 <_dtoa_r+0x9f0>
 801410a:	f000 fc5b 	bl	80149c4 <__multadd>
 801410e:	4639      	mov	r1, r7
 8014110:	4680      	mov	r8, r0
 8014112:	2300      	movs	r3, #0
 8014114:	220a      	movs	r2, #10
 8014116:	4620      	mov	r0, r4
 8014118:	f000 fc54 	bl	80149c4 <__multadd>
 801411c:	4607      	mov	r7, r0
 801411e:	e7f1      	b.n	8014104 <_dtoa_r+0xb04>
 8014120:	9b03      	ldr	r3, [sp, #12]
 8014122:	9302      	str	r3, [sp, #8]
 8014124:	9d01      	ldr	r5, [sp, #4]
 8014126:	ee18 0a10 	vmov	r0, s16
 801412a:	4631      	mov	r1, r6
 801412c:	f7ff f9dc 	bl	80134e8 <quorem>
 8014130:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8014134:	9b01      	ldr	r3, [sp, #4]
 8014136:	f805 ab01 	strb.w	sl, [r5], #1
 801413a:	1aea      	subs	r2, r5, r3
 801413c:	9b02      	ldr	r3, [sp, #8]
 801413e:	4293      	cmp	r3, r2
 8014140:	dd09      	ble.n	8014156 <_dtoa_r+0xb56>
 8014142:	ee18 1a10 	vmov	r1, s16
 8014146:	2300      	movs	r3, #0
 8014148:	220a      	movs	r2, #10
 801414a:	4620      	mov	r0, r4
 801414c:	f000 fc3a 	bl	80149c4 <__multadd>
 8014150:	ee08 0a10 	vmov	s16, r0
 8014154:	e7e7      	b.n	8014126 <_dtoa_r+0xb26>
 8014156:	9b02      	ldr	r3, [sp, #8]
 8014158:	2b00      	cmp	r3, #0
 801415a:	bfc8      	it	gt
 801415c:	461d      	movgt	r5, r3
 801415e:	9b01      	ldr	r3, [sp, #4]
 8014160:	bfd8      	it	le
 8014162:	2501      	movle	r5, #1
 8014164:	441d      	add	r5, r3
 8014166:	f04f 0800 	mov.w	r8, #0
 801416a:	ee18 1a10 	vmov	r1, s16
 801416e:	2201      	movs	r2, #1
 8014170:	4620      	mov	r0, r4
 8014172:	f000 fe21 	bl	8014db8 <__lshift>
 8014176:	4631      	mov	r1, r6
 8014178:	ee08 0a10 	vmov	s16, r0
 801417c:	f000 fe8c 	bl	8014e98 <__mcmp>
 8014180:	2800      	cmp	r0, #0
 8014182:	dc91      	bgt.n	80140a8 <_dtoa_r+0xaa8>
 8014184:	d102      	bne.n	801418c <_dtoa_r+0xb8c>
 8014186:	f01a 0f01 	tst.w	sl, #1
 801418a:	d18d      	bne.n	80140a8 <_dtoa_r+0xaa8>
 801418c:	462b      	mov	r3, r5
 801418e:	461d      	mov	r5, r3
 8014190:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014194:	2a30      	cmp	r2, #48	; 0x30
 8014196:	d0fa      	beq.n	801418e <_dtoa_r+0xb8e>
 8014198:	e6d7      	b.n	8013f4a <_dtoa_r+0x94a>
 801419a:	9a01      	ldr	r2, [sp, #4]
 801419c:	429a      	cmp	r2, r3
 801419e:	d184      	bne.n	80140aa <_dtoa_r+0xaaa>
 80141a0:	9b00      	ldr	r3, [sp, #0]
 80141a2:	3301      	adds	r3, #1
 80141a4:	9300      	str	r3, [sp, #0]
 80141a6:	2331      	movs	r3, #49	; 0x31
 80141a8:	7013      	strb	r3, [r2, #0]
 80141aa:	e6ce      	b.n	8013f4a <_dtoa_r+0x94a>
 80141ac:	4b09      	ldr	r3, [pc, #36]	; (80141d4 <_dtoa_r+0xbd4>)
 80141ae:	f7ff ba95 	b.w	80136dc <_dtoa_r+0xdc>
 80141b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80141b4:	2b00      	cmp	r3, #0
 80141b6:	f47f aa6e 	bne.w	8013696 <_dtoa_r+0x96>
 80141ba:	4b07      	ldr	r3, [pc, #28]	; (80141d8 <_dtoa_r+0xbd8>)
 80141bc:	f7ff ba8e 	b.w	80136dc <_dtoa_r+0xdc>
 80141c0:	9b02      	ldr	r3, [sp, #8]
 80141c2:	2b00      	cmp	r3, #0
 80141c4:	dcae      	bgt.n	8014124 <_dtoa_r+0xb24>
 80141c6:	9b06      	ldr	r3, [sp, #24]
 80141c8:	2b02      	cmp	r3, #2
 80141ca:	f73f aea8 	bgt.w	8013f1e <_dtoa_r+0x91e>
 80141ce:	e7a9      	b.n	8014124 <_dtoa_r+0xb24>
 80141d0:	08017dd7 	.word	0x08017dd7
 80141d4:	08017ce0 	.word	0x08017ce0
 80141d8:	08017d58 	.word	0x08017d58

080141dc <rshift>:
 80141dc:	6903      	ldr	r3, [r0, #16]
 80141de:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80141e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80141e6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80141ea:	f100 0414 	add.w	r4, r0, #20
 80141ee:	dd45      	ble.n	801427c <rshift+0xa0>
 80141f0:	f011 011f 	ands.w	r1, r1, #31
 80141f4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80141f8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80141fc:	d10c      	bne.n	8014218 <rshift+0x3c>
 80141fe:	f100 0710 	add.w	r7, r0, #16
 8014202:	4629      	mov	r1, r5
 8014204:	42b1      	cmp	r1, r6
 8014206:	d334      	bcc.n	8014272 <rshift+0x96>
 8014208:	1a9b      	subs	r3, r3, r2
 801420a:	009b      	lsls	r3, r3, #2
 801420c:	1eea      	subs	r2, r5, #3
 801420e:	4296      	cmp	r6, r2
 8014210:	bf38      	it	cc
 8014212:	2300      	movcc	r3, #0
 8014214:	4423      	add	r3, r4
 8014216:	e015      	b.n	8014244 <rshift+0x68>
 8014218:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801421c:	f1c1 0820 	rsb	r8, r1, #32
 8014220:	40cf      	lsrs	r7, r1
 8014222:	f105 0e04 	add.w	lr, r5, #4
 8014226:	46a1      	mov	r9, r4
 8014228:	4576      	cmp	r6, lr
 801422a:	46f4      	mov	ip, lr
 801422c:	d815      	bhi.n	801425a <rshift+0x7e>
 801422e:	1a9a      	subs	r2, r3, r2
 8014230:	0092      	lsls	r2, r2, #2
 8014232:	3a04      	subs	r2, #4
 8014234:	3501      	adds	r5, #1
 8014236:	42ae      	cmp	r6, r5
 8014238:	bf38      	it	cc
 801423a:	2200      	movcc	r2, #0
 801423c:	18a3      	adds	r3, r4, r2
 801423e:	50a7      	str	r7, [r4, r2]
 8014240:	b107      	cbz	r7, 8014244 <rshift+0x68>
 8014242:	3304      	adds	r3, #4
 8014244:	1b1a      	subs	r2, r3, r4
 8014246:	42a3      	cmp	r3, r4
 8014248:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801424c:	bf08      	it	eq
 801424e:	2300      	moveq	r3, #0
 8014250:	6102      	str	r2, [r0, #16]
 8014252:	bf08      	it	eq
 8014254:	6143      	streq	r3, [r0, #20]
 8014256:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801425a:	f8dc c000 	ldr.w	ip, [ip]
 801425e:	fa0c fc08 	lsl.w	ip, ip, r8
 8014262:	ea4c 0707 	orr.w	r7, ip, r7
 8014266:	f849 7b04 	str.w	r7, [r9], #4
 801426a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801426e:	40cf      	lsrs	r7, r1
 8014270:	e7da      	b.n	8014228 <rshift+0x4c>
 8014272:	f851 cb04 	ldr.w	ip, [r1], #4
 8014276:	f847 cf04 	str.w	ip, [r7, #4]!
 801427a:	e7c3      	b.n	8014204 <rshift+0x28>
 801427c:	4623      	mov	r3, r4
 801427e:	e7e1      	b.n	8014244 <rshift+0x68>

08014280 <__hexdig_fun>:
 8014280:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8014284:	2b09      	cmp	r3, #9
 8014286:	d802      	bhi.n	801428e <__hexdig_fun+0xe>
 8014288:	3820      	subs	r0, #32
 801428a:	b2c0      	uxtb	r0, r0
 801428c:	4770      	bx	lr
 801428e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8014292:	2b05      	cmp	r3, #5
 8014294:	d801      	bhi.n	801429a <__hexdig_fun+0x1a>
 8014296:	3847      	subs	r0, #71	; 0x47
 8014298:	e7f7      	b.n	801428a <__hexdig_fun+0xa>
 801429a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801429e:	2b05      	cmp	r3, #5
 80142a0:	d801      	bhi.n	80142a6 <__hexdig_fun+0x26>
 80142a2:	3827      	subs	r0, #39	; 0x27
 80142a4:	e7f1      	b.n	801428a <__hexdig_fun+0xa>
 80142a6:	2000      	movs	r0, #0
 80142a8:	4770      	bx	lr
	...

080142ac <__gethex>:
 80142ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80142b0:	ed2d 8b02 	vpush	{d8}
 80142b4:	b089      	sub	sp, #36	; 0x24
 80142b6:	ee08 0a10 	vmov	s16, r0
 80142ba:	9304      	str	r3, [sp, #16]
 80142bc:	4bb4      	ldr	r3, [pc, #720]	; (8014590 <__gethex+0x2e4>)
 80142be:	681b      	ldr	r3, [r3, #0]
 80142c0:	9301      	str	r3, [sp, #4]
 80142c2:	4618      	mov	r0, r3
 80142c4:	468b      	mov	fp, r1
 80142c6:	4690      	mov	r8, r2
 80142c8:	f7eb ff82 	bl	80001d0 <strlen>
 80142cc:	9b01      	ldr	r3, [sp, #4]
 80142ce:	f8db 2000 	ldr.w	r2, [fp]
 80142d2:	4403      	add	r3, r0
 80142d4:	4682      	mov	sl, r0
 80142d6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80142da:	9305      	str	r3, [sp, #20]
 80142dc:	1c93      	adds	r3, r2, #2
 80142de:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80142e2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80142e6:	32fe      	adds	r2, #254	; 0xfe
 80142e8:	18d1      	adds	r1, r2, r3
 80142ea:	461f      	mov	r7, r3
 80142ec:	f813 0b01 	ldrb.w	r0, [r3], #1
 80142f0:	9100      	str	r1, [sp, #0]
 80142f2:	2830      	cmp	r0, #48	; 0x30
 80142f4:	d0f8      	beq.n	80142e8 <__gethex+0x3c>
 80142f6:	f7ff ffc3 	bl	8014280 <__hexdig_fun>
 80142fa:	4604      	mov	r4, r0
 80142fc:	2800      	cmp	r0, #0
 80142fe:	d13a      	bne.n	8014376 <__gethex+0xca>
 8014300:	9901      	ldr	r1, [sp, #4]
 8014302:	4652      	mov	r2, sl
 8014304:	4638      	mov	r0, r7
 8014306:	f7fe f9bb 	bl	8012680 <strncmp>
 801430a:	4605      	mov	r5, r0
 801430c:	2800      	cmp	r0, #0
 801430e:	d168      	bne.n	80143e2 <__gethex+0x136>
 8014310:	f817 000a 	ldrb.w	r0, [r7, sl]
 8014314:	eb07 060a 	add.w	r6, r7, sl
 8014318:	f7ff ffb2 	bl	8014280 <__hexdig_fun>
 801431c:	2800      	cmp	r0, #0
 801431e:	d062      	beq.n	80143e6 <__gethex+0x13a>
 8014320:	4633      	mov	r3, r6
 8014322:	7818      	ldrb	r0, [r3, #0]
 8014324:	2830      	cmp	r0, #48	; 0x30
 8014326:	461f      	mov	r7, r3
 8014328:	f103 0301 	add.w	r3, r3, #1
 801432c:	d0f9      	beq.n	8014322 <__gethex+0x76>
 801432e:	f7ff ffa7 	bl	8014280 <__hexdig_fun>
 8014332:	2301      	movs	r3, #1
 8014334:	fab0 f480 	clz	r4, r0
 8014338:	0964      	lsrs	r4, r4, #5
 801433a:	4635      	mov	r5, r6
 801433c:	9300      	str	r3, [sp, #0]
 801433e:	463a      	mov	r2, r7
 8014340:	4616      	mov	r6, r2
 8014342:	3201      	adds	r2, #1
 8014344:	7830      	ldrb	r0, [r6, #0]
 8014346:	f7ff ff9b 	bl	8014280 <__hexdig_fun>
 801434a:	2800      	cmp	r0, #0
 801434c:	d1f8      	bne.n	8014340 <__gethex+0x94>
 801434e:	9901      	ldr	r1, [sp, #4]
 8014350:	4652      	mov	r2, sl
 8014352:	4630      	mov	r0, r6
 8014354:	f7fe f994 	bl	8012680 <strncmp>
 8014358:	b980      	cbnz	r0, 801437c <__gethex+0xd0>
 801435a:	b94d      	cbnz	r5, 8014370 <__gethex+0xc4>
 801435c:	eb06 050a 	add.w	r5, r6, sl
 8014360:	462a      	mov	r2, r5
 8014362:	4616      	mov	r6, r2
 8014364:	3201      	adds	r2, #1
 8014366:	7830      	ldrb	r0, [r6, #0]
 8014368:	f7ff ff8a 	bl	8014280 <__hexdig_fun>
 801436c:	2800      	cmp	r0, #0
 801436e:	d1f8      	bne.n	8014362 <__gethex+0xb6>
 8014370:	1bad      	subs	r5, r5, r6
 8014372:	00ad      	lsls	r5, r5, #2
 8014374:	e004      	b.n	8014380 <__gethex+0xd4>
 8014376:	2400      	movs	r4, #0
 8014378:	4625      	mov	r5, r4
 801437a:	e7e0      	b.n	801433e <__gethex+0x92>
 801437c:	2d00      	cmp	r5, #0
 801437e:	d1f7      	bne.n	8014370 <__gethex+0xc4>
 8014380:	7833      	ldrb	r3, [r6, #0]
 8014382:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8014386:	2b50      	cmp	r3, #80	; 0x50
 8014388:	d13b      	bne.n	8014402 <__gethex+0x156>
 801438a:	7873      	ldrb	r3, [r6, #1]
 801438c:	2b2b      	cmp	r3, #43	; 0x2b
 801438e:	d02c      	beq.n	80143ea <__gethex+0x13e>
 8014390:	2b2d      	cmp	r3, #45	; 0x2d
 8014392:	d02e      	beq.n	80143f2 <__gethex+0x146>
 8014394:	1c71      	adds	r1, r6, #1
 8014396:	f04f 0900 	mov.w	r9, #0
 801439a:	7808      	ldrb	r0, [r1, #0]
 801439c:	f7ff ff70 	bl	8014280 <__hexdig_fun>
 80143a0:	1e43      	subs	r3, r0, #1
 80143a2:	b2db      	uxtb	r3, r3
 80143a4:	2b18      	cmp	r3, #24
 80143a6:	d82c      	bhi.n	8014402 <__gethex+0x156>
 80143a8:	f1a0 0210 	sub.w	r2, r0, #16
 80143ac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80143b0:	f7ff ff66 	bl	8014280 <__hexdig_fun>
 80143b4:	1e43      	subs	r3, r0, #1
 80143b6:	b2db      	uxtb	r3, r3
 80143b8:	2b18      	cmp	r3, #24
 80143ba:	d91d      	bls.n	80143f8 <__gethex+0x14c>
 80143bc:	f1b9 0f00 	cmp.w	r9, #0
 80143c0:	d000      	beq.n	80143c4 <__gethex+0x118>
 80143c2:	4252      	negs	r2, r2
 80143c4:	4415      	add	r5, r2
 80143c6:	f8cb 1000 	str.w	r1, [fp]
 80143ca:	b1e4      	cbz	r4, 8014406 <__gethex+0x15a>
 80143cc:	9b00      	ldr	r3, [sp, #0]
 80143ce:	2b00      	cmp	r3, #0
 80143d0:	bf14      	ite	ne
 80143d2:	2700      	movne	r7, #0
 80143d4:	2706      	moveq	r7, #6
 80143d6:	4638      	mov	r0, r7
 80143d8:	b009      	add	sp, #36	; 0x24
 80143da:	ecbd 8b02 	vpop	{d8}
 80143de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143e2:	463e      	mov	r6, r7
 80143e4:	4625      	mov	r5, r4
 80143e6:	2401      	movs	r4, #1
 80143e8:	e7ca      	b.n	8014380 <__gethex+0xd4>
 80143ea:	f04f 0900 	mov.w	r9, #0
 80143ee:	1cb1      	adds	r1, r6, #2
 80143f0:	e7d3      	b.n	801439a <__gethex+0xee>
 80143f2:	f04f 0901 	mov.w	r9, #1
 80143f6:	e7fa      	b.n	80143ee <__gethex+0x142>
 80143f8:	230a      	movs	r3, #10
 80143fa:	fb03 0202 	mla	r2, r3, r2, r0
 80143fe:	3a10      	subs	r2, #16
 8014400:	e7d4      	b.n	80143ac <__gethex+0x100>
 8014402:	4631      	mov	r1, r6
 8014404:	e7df      	b.n	80143c6 <__gethex+0x11a>
 8014406:	1bf3      	subs	r3, r6, r7
 8014408:	3b01      	subs	r3, #1
 801440a:	4621      	mov	r1, r4
 801440c:	2b07      	cmp	r3, #7
 801440e:	dc0b      	bgt.n	8014428 <__gethex+0x17c>
 8014410:	ee18 0a10 	vmov	r0, s16
 8014414:	f000 fa74 	bl	8014900 <_Balloc>
 8014418:	4604      	mov	r4, r0
 801441a:	b940      	cbnz	r0, 801442e <__gethex+0x182>
 801441c:	4b5d      	ldr	r3, [pc, #372]	; (8014594 <__gethex+0x2e8>)
 801441e:	4602      	mov	r2, r0
 8014420:	21de      	movs	r1, #222	; 0xde
 8014422:	485d      	ldr	r0, [pc, #372]	; (8014598 <__gethex+0x2ec>)
 8014424:	f001 f9fa 	bl	801581c <__assert_func>
 8014428:	3101      	adds	r1, #1
 801442a:	105b      	asrs	r3, r3, #1
 801442c:	e7ee      	b.n	801440c <__gethex+0x160>
 801442e:	f100 0914 	add.w	r9, r0, #20
 8014432:	f04f 0b00 	mov.w	fp, #0
 8014436:	f1ca 0301 	rsb	r3, sl, #1
 801443a:	f8cd 9008 	str.w	r9, [sp, #8]
 801443e:	f8cd b000 	str.w	fp, [sp]
 8014442:	9306      	str	r3, [sp, #24]
 8014444:	42b7      	cmp	r7, r6
 8014446:	d340      	bcc.n	80144ca <__gethex+0x21e>
 8014448:	9802      	ldr	r0, [sp, #8]
 801444a:	9b00      	ldr	r3, [sp, #0]
 801444c:	f840 3b04 	str.w	r3, [r0], #4
 8014450:	eba0 0009 	sub.w	r0, r0, r9
 8014454:	1080      	asrs	r0, r0, #2
 8014456:	0146      	lsls	r6, r0, #5
 8014458:	6120      	str	r0, [r4, #16]
 801445a:	4618      	mov	r0, r3
 801445c:	f000 fb42 	bl	8014ae4 <__hi0bits>
 8014460:	1a30      	subs	r0, r6, r0
 8014462:	f8d8 6000 	ldr.w	r6, [r8]
 8014466:	42b0      	cmp	r0, r6
 8014468:	dd63      	ble.n	8014532 <__gethex+0x286>
 801446a:	1b87      	subs	r7, r0, r6
 801446c:	4639      	mov	r1, r7
 801446e:	4620      	mov	r0, r4
 8014470:	f000 fee6 	bl	8015240 <__any_on>
 8014474:	4682      	mov	sl, r0
 8014476:	b1a8      	cbz	r0, 80144a4 <__gethex+0x1f8>
 8014478:	1e7b      	subs	r3, r7, #1
 801447a:	1159      	asrs	r1, r3, #5
 801447c:	f003 021f 	and.w	r2, r3, #31
 8014480:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8014484:	f04f 0a01 	mov.w	sl, #1
 8014488:	fa0a f202 	lsl.w	r2, sl, r2
 801448c:	420a      	tst	r2, r1
 801448e:	d009      	beq.n	80144a4 <__gethex+0x1f8>
 8014490:	4553      	cmp	r3, sl
 8014492:	dd05      	ble.n	80144a0 <__gethex+0x1f4>
 8014494:	1eb9      	subs	r1, r7, #2
 8014496:	4620      	mov	r0, r4
 8014498:	f000 fed2 	bl	8015240 <__any_on>
 801449c:	2800      	cmp	r0, #0
 801449e:	d145      	bne.n	801452c <__gethex+0x280>
 80144a0:	f04f 0a02 	mov.w	sl, #2
 80144a4:	4639      	mov	r1, r7
 80144a6:	4620      	mov	r0, r4
 80144a8:	f7ff fe98 	bl	80141dc <rshift>
 80144ac:	443d      	add	r5, r7
 80144ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80144b2:	42ab      	cmp	r3, r5
 80144b4:	da4c      	bge.n	8014550 <__gethex+0x2a4>
 80144b6:	ee18 0a10 	vmov	r0, s16
 80144ba:	4621      	mov	r1, r4
 80144bc:	f000 fa60 	bl	8014980 <_Bfree>
 80144c0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80144c2:	2300      	movs	r3, #0
 80144c4:	6013      	str	r3, [r2, #0]
 80144c6:	27a3      	movs	r7, #163	; 0xa3
 80144c8:	e785      	b.n	80143d6 <__gethex+0x12a>
 80144ca:	1e73      	subs	r3, r6, #1
 80144cc:	9a05      	ldr	r2, [sp, #20]
 80144ce:	9303      	str	r3, [sp, #12]
 80144d0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80144d4:	4293      	cmp	r3, r2
 80144d6:	d019      	beq.n	801450c <__gethex+0x260>
 80144d8:	f1bb 0f20 	cmp.w	fp, #32
 80144dc:	d107      	bne.n	80144ee <__gethex+0x242>
 80144de:	9b02      	ldr	r3, [sp, #8]
 80144e0:	9a00      	ldr	r2, [sp, #0]
 80144e2:	f843 2b04 	str.w	r2, [r3], #4
 80144e6:	9302      	str	r3, [sp, #8]
 80144e8:	2300      	movs	r3, #0
 80144ea:	9300      	str	r3, [sp, #0]
 80144ec:	469b      	mov	fp, r3
 80144ee:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80144f2:	f7ff fec5 	bl	8014280 <__hexdig_fun>
 80144f6:	9b00      	ldr	r3, [sp, #0]
 80144f8:	f000 000f 	and.w	r0, r0, #15
 80144fc:	fa00 f00b 	lsl.w	r0, r0, fp
 8014500:	4303      	orrs	r3, r0
 8014502:	9300      	str	r3, [sp, #0]
 8014504:	f10b 0b04 	add.w	fp, fp, #4
 8014508:	9b03      	ldr	r3, [sp, #12]
 801450a:	e00d      	b.n	8014528 <__gethex+0x27c>
 801450c:	9b03      	ldr	r3, [sp, #12]
 801450e:	9a06      	ldr	r2, [sp, #24]
 8014510:	4413      	add	r3, r2
 8014512:	42bb      	cmp	r3, r7
 8014514:	d3e0      	bcc.n	80144d8 <__gethex+0x22c>
 8014516:	4618      	mov	r0, r3
 8014518:	9901      	ldr	r1, [sp, #4]
 801451a:	9307      	str	r3, [sp, #28]
 801451c:	4652      	mov	r2, sl
 801451e:	f7fe f8af 	bl	8012680 <strncmp>
 8014522:	9b07      	ldr	r3, [sp, #28]
 8014524:	2800      	cmp	r0, #0
 8014526:	d1d7      	bne.n	80144d8 <__gethex+0x22c>
 8014528:	461e      	mov	r6, r3
 801452a:	e78b      	b.n	8014444 <__gethex+0x198>
 801452c:	f04f 0a03 	mov.w	sl, #3
 8014530:	e7b8      	b.n	80144a4 <__gethex+0x1f8>
 8014532:	da0a      	bge.n	801454a <__gethex+0x29e>
 8014534:	1a37      	subs	r7, r6, r0
 8014536:	4621      	mov	r1, r4
 8014538:	ee18 0a10 	vmov	r0, s16
 801453c:	463a      	mov	r2, r7
 801453e:	f000 fc3b 	bl	8014db8 <__lshift>
 8014542:	1bed      	subs	r5, r5, r7
 8014544:	4604      	mov	r4, r0
 8014546:	f100 0914 	add.w	r9, r0, #20
 801454a:	f04f 0a00 	mov.w	sl, #0
 801454e:	e7ae      	b.n	80144ae <__gethex+0x202>
 8014550:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8014554:	42a8      	cmp	r0, r5
 8014556:	dd72      	ble.n	801463e <__gethex+0x392>
 8014558:	1b45      	subs	r5, r0, r5
 801455a:	42ae      	cmp	r6, r5
 801455c:	dc36      	bgt.n	80145cc <__gethex+0x320>
 801455e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014562:	2b02      	cmp	r3, #2
 8014564:	d02a      	beq.n	80145bc <__gethex+0x310>
 8014566:	2b03      	cmp	r3, #3
 8014568:	d02c      	beq.n	80145c4 <__gethex+0x318>
 801456a:	2b01      	cmp	r3, #1
 801456c:	d11c      	bne.n	80145a8 <__gethex+0x2fc>
 801456e:	42ae      	cmp	r6, r5
 8014570:	d11a      	bne.n	80145a8 <__gethex+0x2fc>
 8014572:	2e01      	cmp	r6, #1
 8014574:	d112      	bne.n	801459c <__gethex+0x2f0>
 8014576:	9a04      	ldr	r2, [sp, #16]
 8014578:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801457c:	6013      	str	r3, [r2, #0]
 801457e:	2301      	movs	r3, #1
 8014580:	6123      	str	r3, [r4, #16]
 8014582:	f8c9 3000 	str.w	r3, [r9]
 8014586:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014588:	2762      	movs	r7, #98	; 0x62
 801458a:	601c      	str	r4, [r3, #0]
 801458c:	e723      	b.n	80143d6 <__gethex+0x12a>
 801458e:	bf00      	nop
 8014590:	08017e50 	.word	0x08017e50
 8014594:	08017dd7 	.word	0x08017dd7
 8014598:	08017de8 	.word	0x08017de8
 801459c:	1e71      	subs	r1, r6, #1
 801459e:	4620      	mov	r0, r4
 80145a0:	f000 fe4e 	bl	8015240 <__any_on>
 80145a4:	2800      	cmp	r0, #0
 80145a6:	d1e6      	bne.n	8014576 <__gethex+0x2ca>
 80145a8:	ee18 0a10 	vmov	r0, s16
 80145ac:	4621      	mov	r1, r4
 80145ae:	f000 f9e7 	bl	8014980 <_Bfree>
 80145b2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80145b4:	2300      	movs	r3, #0
 80145b6:	6013      	str	r3, [r2, #0]
 80145b8:	2750      	movs	r7, #80	; 0x50
 80145ba:	e70c      	b.n	80143d6 <__gethex+0x12a>
 80145bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80145be:	2b00      	cmp	r3, #0
 80145c0:	d1f2      	bne.n	80145a8 <__gethex+0x2fc>
 80145c2:	e7d8      	b.n	8014576 <__gethex+0x2ca>
 80145c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80145c6:	2b00      	cmp	r3, #0
 80145c8:	d1d5      	bne.n	8014576 <__gethex+0x2ca>
 80145ca:	e7ed      	b.n	80145a8 <__gethex+0x2fc>
 80145cc:	1e6f      	subs	r7, r5, #1
 80145ce:	f1ba 0f00 	cmp.w	sl, #0
 80145d2:	d131      	bne.n	8014638 <__gethex+0x38c>
 80145d4:	b127      	cbz	r7, 80145e0 <__gethex+0x334>
 80145d6:	4639      	mov	r1, r7
 80145d8:	4620      	mov	r0, r4
 80145da:	f000 fe31 	bl	8015240 <__any_on>
 80145de:	4682      	mov	sl, r0
 80145e0:	117b      	asrs	r3, r7, #5
 80145e2:	2101      	movs	r1, #1
 80145e4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80145e8:	f007 071f 	and.w	r7, r7, #31
 80145ec:	fa01 f707 	lsl.w	r7, r1, r7
 80145f0:	421f      	tst	r7, r3
 80145f2:	4629      	mov	r1, r5
 80145f4:	4620      	mov	r0, r4
 80145f6:	bf18      	it	ne
 80145f8:	f04a 0a02 	orrne.w	sl, sl, #2
 80145fc:	1b76      	subs	r6, r6, r5
 80145fe:	f7ff fded 	bl	80141dc <rshift>
 8014602:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8014606:	2702      	movs	r7, #2
 8014608:	f1ba 0f00 	cmp.w	sl, #0
 801460c:	d048      	beq.n	80146a0 <__gethex+0x3f4>
 801460e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014612:	2b02      	cmp	r3, #2
 8014614:	d015      	beq.n	8014642 <__gethex+0x396>
 8014616:	2b03      	cmp	r3, #3
 8014618:	d017      	beq.n	801464a <__gethex+0x39e>
 801461a:	2b01      	cmp	r3, #1
 801461c:	d109      	bne.n	8014632 <__gethex+0x386>
 801461e:	f01a 0f02 	tst.w	sl, #2
 8014622:	d006      	beq.n	8014632 <__gethex+0x386>
 8014624:	f8d9 0000 	ldr.w	r0, [r9]
 8014628:	ea4a 0a00 	orr.w	sl, sl, r0
 801462c:	f01a 0f01 	tst.w	sl, #1
 8014630:	d10e      	bne.n	8014650 <__gethex+0x3a4>
 8014632:	f047 0710 	orr.w	r7, r7, #16
 8014636:	e033      	b.n	80146a0 <__gethex+0x3f4>
 8014638:	f04f 0a01 	mov.w	sl, #1
 801463c:	e7d0      	b.n	80145e0 <__gethex+0x334>
 801463e:	2701      	movs	r7, #1
 8014640:	e7e2      	b.n	8014608 <__gethex+0x35c>
 8014642:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014644:	f1c3 0301 	rsb	r3, r3, #1
 8014648:	9315      	str	r3, [sp, #84]	; 0x54
 801464a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801464c:	2b00      	cmp	r3, #0
 801464e:	d0f0      	beq.n	8014632 <__gethex+0x386>
 8014650:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8014654:	f104 0314 	add.w	r3, r4, #20
 8014658:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801465c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8014660:	f04f 0c00 	mov.w	ip, #0
 8014664:	4618      	mov	r0, r3
 8014666:	f853 2b04 	ldr.w	r2, [r3], #4
 801466a:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 801466e:	d01c      	beq.n	80146aa <__gethex+0x3fe>
 8014670:	3201      	adds	r2, #1
 8014672:	6002      	str	r2, [r0, #0]
 8014674:	2f02      	cmp	r7, #2
 8014676:	f104 0314 	add.w	r3, r4, #20
 801467a:	d13f      	bne.n	80146fc <__gethex+0x450>
 801467c:	f8d8 2000 	ldr.w	r2, [r8]
 8014680:	3a01      	subs	r2, #1
 8014682:	42b2      	cmp	r2, r6
 8014684:	d10a      	bne.n	801469c <__gethex+0x3f0>
 8014686:	1171      	asrs	r1, r6, #5
 8014688:	2201      	movs	r2, #1
 801468a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801468e:	f006 061f 	and.w	r6, r6, #31
 8014692:	fa02 f606 	lsl.w	r6, r2, r6
 8014696:	421e      	tst	r6, r3
 8014698:	bf18      	it	ne
 801469a:	4617      	movne	r7, r2
 801469c:	f047 0720 	orr.w	r7, r7, #32
 80146a0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80146a2:	601c      	str	r4, [r3, #0]
 80146a4:	9b04      	ldr	r3, [sp, #16]
 80146a6:	601d      	str	r5, [r3, #0]
 80146a8:	e695      	b.n	80143d6 <__gethex+0x12a>
 80146aa:	4299      	cmp	r1, r3
 80146ac:	f843 cc04 	str.w	ip, [r3, #-4]
 80146b0:	d8d8      	bhi.n	8014664 <__gethex+0x3b8>
 80146b2:	68a3      	ldr	r3, [r4, #8]
 80146b4:	459b      	cmp	fp, r3
 80146b6:	db19      	blt.n	80146ec <__gethex+0x440>
 80146b8:	6861      	ldr	r1, [r4, #4]
 80146ba:	ee18 0a10 	vmov	r0, s16
 80146be:	3101      	adds	r1, #1
 80146c0:	f000 f91e 	bl	8014900 <_Balloc>
 80146c4:	4681      	mov	r9, r0
 80146c6:	b918      	cbnz	r0, 80146d0 <__gethex+0x424>
 80146c8:	4b1a      	ldr	r3, [pc, #104]	; (8014734 <__gethex+0x488>)
 80146ca:	4602      	mov	r2, r0
 80146cc:	2184      	movs	r1, #132	; 0x84
 80146ce:	e6a8      	b.n	8014422 <__gethex+0x176>
 80146d0:	6922      	ldr	r2, [r4, #16]
 80146d2:	3202      	adds	r2, #2
 80146d4:	f104 010c 	add.w	r1, r4, #12
 80146d8:	0092      	lsls	r2, r2, #2
 80146da:	300c      	adds	r0, #12
 80146dc:	f7fd fb14 	bl	8011d08 <memcpy>
 80146e0:	4621      	mov	r1, r4
 80146e2:	ee18 0a10 	vmov	r0, s16
 80146e6:	f000 f94b 	bl	8014980 <_Bfree>
 80146ea:	464c      	mov	r4, r9
 80146ec:	6923      	ldr	r3, [r4, #16]
 80146ee:	1c5a      	adds	r2, r3, #1
 80146f0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80146f4:	6122      	str	r2, [r4, #16]
 80146f6:	2201      	movs	r2, #1
 80146f8:	615a      	str	r2, [r3, #20]
 80146fa:	e7bb      	b.n	8014674 <__gethex+0x3c8>
 80146fc:	6922      	ldr	r2, [r4, #16]
 80146fe:	455a      	cmp	r2, fp
 8014700:	dd0b      	ble.n	801471a <__gethex+0x46e>
 8014702:	2101      	movs	r1, #1
 8014704:	4620      	mov	r0, r4
 8014706:	f7ff fd69 	bl	80141dc <rshift>
 801470a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801470e:	3501      	adds	r5, #1
 8014710:	42ab      	cmp	r3, r5
 8014712:	f6ff aed0 	blt.w	80144b6 <__gethex+0x20a>
 8014716:	2701      	movs	r7, #1
 8014718:	e7c0      	b.n	801469c <__gethex+0x3f0>
 801471a:	f016 061f 	ands.w	r6, r6, #31
 801471e:	d0fa      	beq.n	8014716 <__gethex+0x46a>
 8014720:	4453      	add	r3, sl
 8014722:	f1c6 0620 	rsb	r6, r6, #32
 8014726:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801472a:	f000 f9db 	bl	8014ae4 <__hi0bits>
 801472e:	42b0      	cmp	r0, r6
 8014730:	dbe7      	blt.n	8014702 <__gethex+0x456>
 8014732:	e7f0      	b.n	8014716 <__gethex+0x46a>
 8014734:	08017dd7 	.word	0x08017dd7

08014738 <L_shift>:
 8014738:	f1c2 0208 	rsb	r2, r2, #8
 801473c:	0092      	lsls	r2, r2, #2
 801473e:	b570      	push	{r4, r5, r6, lr}
 8014740:	f1c2 0620 	rsb	r6, r2, #32
 8014744:	6843      	ldr	r3, [r0, #4]
 8014746:	6804      	ldr	r4, [r0, #0]
 8014748:	fa03 f506 	lsl.w	r5, r3, r6
 801474c:	432c      	orrs	r4, r5
 801474e:	40d3      	lsrs	r3, r2
 8014750:	6004      	str	r4, [r0, #0]
 8014752:	f840 3f04 	str.w	r3, [r0, #4]!
 8014756:	4288      	cmp	r0, r1
 8014758:	d3f4      	bcc.n	8014744 <L_shift+0xc>
 801475a:	bd70      	pop	{r4, r5, r6, pc}

0801475c <__match>:
 801475c:	b530      	push	{r4, r5, lr}
 801475e:	6803      	ldr	r3, [r0, #0]
 8014760:	3301      	adds	r3, #1
 8014762:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014766:	b914      	cbnz	r4, 801476e <__match+0x12>
 8014768:	6003      	str	r3, [r0, #0]
 801476a:	2001      	movs	r0, #1
 801476c:	bd30      	pop	{r4, r5, pc}
 801476e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014772:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8014776:	2d19      	cmp	r5, #25
 8014778:	bf98      	it	ls
 801477a:	3220      	addls	r2, #32
 801477c:	42a2      	cmp	r2, r4
 801477e:	d0f0      	beq.n	8014762 <__match+0x6>
 8014780:	2000      	movs	r0, #0
 8014782:	e7f3      	b.n	801476c <__match+0x10>

08014784 <__hexnan>:
 8014784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014788:	680b      	ldr	r3, [r1, #0]
 801478a:	115e      	asrs	r6, r3, #5
 801478c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8014790:	f013 031f 	ands.w	r3, r3, #31
 8014794:	b087      	sub	sp, #28
 8014796:	bf18      	it	ne
 8014798:	3604      	addne	r6, #4
 801479a:	2500      	movs	r5, #0
 801479c:	1f37      	subs	r7, r6, #4
 801479e:	4690      	mov	r8, r2
 80147a0:	6802      	ldr	r2, [r0, #0]
 80147a2:	9301      	str	r3, [sp, #4]
 80147a4:	4682      	mov	sl, r0
 80147a6:	f846 5c04 	str.w	r5, [r6, #-4]
 80147aa:	46b9      	mov	r9, r7
 80147ac:	463c      	mov	r4, r7
 80147ae:	9502      	str	r5, [sp, #8]
 80147b0:	46ab      	mov	fp, r5
 80147b2:	7851      	ldrb	r1, [r2, #1]
 80147b4:	1c53      	adds	r3, r2, #1
 80147b6:	9303      	str	r3, [sp, #12]
 80147b8:	b341      	cbz	r1, 801480c <__hexnan+0x88>
 80147ba:	4608      	mov	r0, r1
 80147bc:	9205      	str	r2, [sp, #20]
 80147be:	9104      	str	r1, [sp, #16]
 80147c0:	f7ff fd5e 	bl	8014280 <__hexdig_fun>
 80147c4:	2800      	cmp	r0, #0
 80147c6:	d14f      	bne.n	8014868 <__hexnan+0xe4>
 80147c8:	9904      	ldr	r1, [sp, #16]
 80147ca:	9a05      	ldr	r2, [sp, #20]
 80147cc:	2920      	cmp	r1, #32
 80147ce:	d818      	bhi.n	8014802 <__hexnan+0x7e>
 80147d0:	9b02      	ldr	r3, [sp, #8]
 80147d2:	459b      	cmp	fp, r3
 80147d4:	dd13      	ble.n	80147fe <__hexnan+0x7a>
 80147d6:	454c      	cmp	r4, r9
 80147d8:	d206      	bcs.n	80147e8 <__hexnan+0x64>
 80147da:	2d07      	cmp	r5, #7
 80147dc:	dc04      	bgt.n	80147e8 <__hexnan+0x64>
 80147de:	462a      	mov	r2, r5
 80147e0:	4649      	mov	r1, r9
 80147e2:	4620      	mov	r0, r4
 80147e4:	f7ff ffa8 	bl	8014738 <L_shift>
 80147e8:	4544      	cmp	r4, r8
 80147ea:	d950      	bls.n	801488e <__hexnan+0x10a>
 80147ec:	2300      	movs	r3, #0
 80147ee:	f1a4 0904 	sub.w	r9, r4, #4
 80147f2:	f844 3c04 	str.w	r3, [r4, #-4]
 80147f6:	f8cd b008 	str.w	fp, [sp, #8]
 80147fa:	464c      	mov	r4, r9
 80147fc:	461d      	mov	r5, r3
 80147fe:	9a03      	ldr	r2, [sp, #12]
 8014800:	e7d7      	b.n	80147b2 <__hexnan+0x2e>
 8014802:	2929      	cmp	r1, #41	; 0x29
 8014804:	d156      	bne.n	80148b4 <__hexnan+0x130>
 8014806:	3202      	adds	r2, #2
 8014808:	f8ca 2000 	str.w	r2, [sl]
 801480c:	f1bb 0f00 	cmp.w	fp, #0
 8014810:	d050      	beq.n	80148b4 <__hexnan+0x130>
 8014812:	454c      	cmp	r4, r9
 8014814:	d206      	bcs.n	8014824 <__hexnan+0xa0>
 8014816:	2d07      	cmp	r5, #7
 8014818:	dc04      	bgt.n	8014824 <__hexnan+0xa0>
 801481a:	462a      	mov	r2, r5
 801481c:	4649      	mov	r1, r9
 801481e:	4620      	mov	r0, r4
 8014820:	f7ff ff8a 	bl	8014738 <L_shift>
 8014824:	4544      	cmp	r4, r8
 8014826:	d934      	bls.n	8014892 <__hexnan+0x10e>
 8014828:	f1a8 0204 	sub.w	r2, r8, #4
 801482c:	4623      	mov	r3, r4
 801482e:	f853 1b04 	ldr.w	r1, [r3], #4
 8014832:	f842 1f04 	str.w	r1, [r2, #4]!
 8014836:	429f      	cmp	r7, r3
 8014838:	d2f9      	bcs.n	801482e <__hexnan+0xaa>
 801483a:	1b3b      	subs	r3, r7, r4
 801483c:	f023 0303 	bic.w	r3, r3, #3
 8014840:	3304      	adds	r3, #4
 8014842:	3401      	adds	r4, #1
 8014844:	3e03      	subs	r6, #3
 8014846:	42b4      	cmp	r4, r6
 8014848:	bf88      	it	hi
 801484a:	2304      	movhi	r3, #4
 801484c:	4443      	add	r3, r8
 801484e:	2200      	movs	r2, #0
 8014850:	f843 2b04 	str.w	r2, [r3], #4
 8014854:	429f      	cmp	r7, r3
 8014856:	d2fb      	bcs.n	8014850 <__hexnan+0xcc>
 8014858:	683b      	ldr	r3, [r7, #0]
 801485a:	b91b      	cbnz	r3, 8014864 <__hexnan+0xe0>
 801485c:	4547      	cmp	r7, r8
 801485e:	d127      	bne.n	80148b0 <__hexnan+0x12c>
 8014860:	2301      	movs	r3, #1
 8014862:	603b      	str	r3, [r7, #0]
 8014864:	2005      	movs	r0, #5
 8014866:	e026      	b.n	80148b6 <__hexnan+0x132>
 8014868:	3501      	adds	r5, #1
 801486a:	2d08      	cmp	r5, #8
 801486c:	f10b 0b01 	add.w	fp, fp, #1
 8014870:	dd06      	ble.n	8014880 <__hexnan+0xfc>
 8014872:	4544      	cmp	r4, r8
 8014874:	d9c3      	bls.n	80147fe <__hexnan+0x7a>
 8014876:	2300      	movs	r3, #0
 8014878:	f844 3c04 	str.w	r3, [r4, #-4]
 801487c:	2501      	movs	r5, #1
 801487e:	3c04      	subs	r4, #4
 8014880:	6822      	ldr	r2, [r4, #0]
 8014882:	f000 000f 	and.w	r0, r0, #15
 8014886:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801488a:	6022      	str	r2, [r4, #0]
 801488c:	e7b7      	b.n	80147fe <__hexnan+0x7a>
 801488e:	2508      	movs	r5, #8
 8014890:	e7b5      	b.n	80147fe <__hexnan+0x7a>
 8014892:	9b01      	ldr	r3, [sp, #4]
 8014894:	2b00      	cmp	r3, #0
 8014896:	d0df      	beq.n	8014858 <__hexnan+0xd4>
 8014898:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801489c:	f1c3 0320 	rsb	r3, r3, #32
 80148a0:	fa22 f303 	lsr.w	r3, r2, r3
 80148a4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80148a8:	401a      	ands	r2, r3
 80148aa:	f846 2c04 	str.w	r2, [r6, #-4]
 80148ae:	e7d3      	b.n	8014858 <__hexnan+0xd4>
 80148b0:	3f04      	subs	r7, #4
 80148b2:	e7d1      	b.n	8014858 <__hexnan+0xd4>
 80148b4:	2004      	movs	r0, #4
 80148b6:	b007      	add	sp, #28
 80148b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080148bc <_localeconv_r>:
 80148bc:	4800      	ldr	r0, [pc, #0]	; (80148c0 <_localeconv_r+0x4>)
 80148be:	4770      	bx	lr
 80148c0:	200003a4 	.word	0x200003a4

080148c4 <__retarget_lock_init_recursive>:
 80148c4:	4770      	bx	lr

080148c6 <__retarget_lock_acquire_recursive>:
 80148c6:	4770      	bx	lr

080148c8 <__retarget_lock_release_recursive>:
 80148c8:	4770      	bx	lr
	...

080148cc <malloc>:
 80148cc:	4b02      	ldr	r3, [pc, #8]	; (80148d8 <malloc+0xc>)
 80148ce:	4601      	mov	r1, r0
 80148d0:	6818      	ldr	r0, [r3, #0]
 80148d2:	f000 bd59 	b.w	8015388 <_malloc_r>
 80148d6:	bf00      	nop
 80148d8:	2000024c 	.word	0x2000024c

080148dc <__ascii_mbtowc>:
 80148dc:	b082      	sub	sp, #8
 80148de:	b901      	cbnz	r1, 80148e2 <__ascii_mbtowc+0x6>
 80148e0:	a901      	add	r1, sp, #4
 80148e2:	b142      	cbz	r2, 80148f6 <__ascii_mbtowc+0x1a>
 80148e4:	b14b      	cbz	r3, 80148fa <__ascii_mbtowc+0x1e>
 80148e6:	7813      	ldrb	r3, [r2, #0]
 80148e8:	600b      	str	r3, [r1, #0]
 80148ea:	7812      	ldrb	r2, [r2, #0]
 80148ec:	1e10      	subs	r0, r2, #0
 80148ee:	bf18      	it	ne
 80148f0:	2001      	movne	r0, #1
 80148f2:	b002      	add	sp, #8
 80148f4:	4770      	bx	lr
 80148f6:	4610      	mov	r0, r2
 80148f8:	e7fb      	b.n	80148f2 <__ascii_mbtowc+0x16>
 80148fa:	f06f 0001 	mvn.w	r0, #1
 80148fe:	e7f8      	b.n	80148f2 <__ascii_mbtowc+0x16>

08014900 <_Balloc>:
 8014900:	b570      	push	{r4, r5, r6, lr}
 8014902:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8014904:	4604      	mov	r4, r0
 8014906:	460d      	mov	r5, r1
 8014908:	b976      	cbnz	r6, 8014928 <_Balloc+0x28>
 801490a:	2010      	movs	r0, #16
 801490c:	f7ff ffde 	bl	80148cc <malloc>
 8014910:	4602      	mov	r2, r0
 8014912:	6260      	str	r0, [r4, #36]	; 0x24
 8014914:	b920      	cbnz	r0, 8014920 <_Balloc+0x20>
 8014916:	4b18      	ldr	r3, [pc, #96]	; (8014978 <_Balloc+0x78>)
 8014918:	4818      	ldr	r0, [pc, #96]	; (801497c <_Balloc+0x7c>)
 801491a:	2166      	movs	r1, #102	; 0x66
 801491c:	f000 ff7e 	bl	801581c <__assert_func>
 8014920:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014924:	6006      	str	r6, [r0, #0]
 8014926:	60c6      	str	r6, [r0, #12]
 8014928:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801492a:	68f3      	ldr	r3, [r6, #12]
 801492c:	b183      	cbz	r3, 8014950 <_Balloc+0x50>
 801492e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014930:	68db      	ldr	r3, [r3, #12]
 8014932:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8014936:	b9b8      	cbnz	r0, 8014968 <_Balloc+0x68>
 8014938:	2101      	movs	r1, #1
 801493a:	fa01 f605 	lsl.w	r6, r1, r5
 801493e:	1d72      	adds	r2, r6, #5
 8014940:	0092      	lsls	r2, r2, #2
 8014942:	4620      	mov	r0, r4
 8014944:	f000 fc9d 	bl	8015282 <_calloc_r>
 8014948:	b160      	cbz	r0, 8014964 <_Balloc+0x64>
 801494a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801494e:	e00e      	b.n	801496e <_Balloc+0x6e>
 8014950:	2221      	movs	r2, #33	; 0x21
 8014952:	2104      	movs	r1, #4
 8014954:	4620      	mov	r0, r4
 8014956:	f000 fc94 	bl	8015282 <_calloc_r>
 801495a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801495c:	60f0      	str	r0, [r6, #12]
 801495e:	68db      	ldr	r3, [r3, #12]
 8014960:	2b00      	cmp	r3, #0
 8014962:	d1e4      	bne.n	801492e <_Balloc+0x2e>
 8014964:	2000      	movs	r0, #0
 8014966:	bd70      	pop	{r4, r5, r6, pc}
 8014968:	6802      	ldr	r2, [r0, #0]
 801496a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801496e:	2300      	movs	r3, #0
 8014970:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8014974:	e7f7      	b.n	8014966 <_Balloc+0x66>
 8014976:	bf00      	nop
 8014978:	08017d65 	.word	0x08017d65
 801497c:	08017e64 	.word	0x08017e64

08014980 <_Bfree>:
 8014980:	b570      	push	{r4, r5, r6, lr}
 8014982:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8014984:	4605      	mov	r5, r0
 8014986:	460c      	mov	r4, r1
 8014988:	b976      	cbnz	r6, 80149a8 <_Bfree+0x28>
 801498a:	2010      	movs	r0, #16
 801498c:	f7ff ff9e 	bl	80148cc <malloc>
 8014990:	4602      	mov	r2, r0
 8014992:	6268      	str	r0, [r5, #36]	; 0x24
 8014994:	b920      	cbnz	r0, 80149a0 <_Bfree+0x20>
 8014996:	4b09      	ldr	r3, [pc, #36]	; (80149bc <_Bfree+0x3c>)
 8014998:	4809      	ldr	r0, [pc, #36]	; (80149c0 <_Bfree+0x40>)
 801499a:	218a      	movs	r1, #138	; 0x8a
 801499c:	f000 ff3e 	bl	801581c <__assert_func>
 80149a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80149a4:	6006      	str	r6, [r0, #0]
 80149a6:	60c6      	str	r6, [r0, #12]
 80149a8:	b13c      	cbz	r4, 80149ba <_Bfree+0x3a>
 80149aa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80149ac:	6862      	ldr	r2, [r4, #4]
 80149ae:	68db      	ldr	r3, [r3, #12]
 80149b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80149b4:	6021      	str	r1, [r4, #0]
 80149b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80149ba:	bd70      	pop	{r4, r5, r6, pc}
 80149bc:	08017d65 	.word	0x08017d65
 80149c0:	08017e64 	.word	0x08017e64

080149c4 <__multadd>:
 80149c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80149c8:	690d      	ldr	r5, [r1, #16]
 80149ca:	4607      	mov	r7, r0
 80149cc:	460c      	mov	r4, r1
 80149ce:	461e      	mov	r6, r3
 80149d0:	f101 0c14 	add.w	ip, r1, #20
 80149d4:	2000      	movs	r0, #0
 80149d6:	f8dc 3000 	ldr.w	r3, [ip]
 80149da:	b299      	uxth	r1, r3
 80149dc:	fb02 6101 	mla	r1, r2, r1, r6
 80149e0:	0c1e      	lsrs	r6, r3, #16
 80149e2:	0c0b      	lsrs	r3, r1, #16
 80149e4:	fb02 3306 	mla	r3, r2, r6, r3
 80149e8:	b289      	uxth	r1, r1
 80149ea:	3001      	adds	r0, #1
 80149ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80149f0:	4285      	cmp	r5, r0
 80149f2:	f84c 1b04 	str.w	r1, [ip], #4
 80149f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80149fa:	dcec      	bgt.n	80149d6 <__multadd+0x12>
 80149fc:	b30e      	cbz	r6, 8014a42 <__multadd+0x7e>
 80149fe:	68a3      	ldr	r3, [r4, #8]
 8014a00:	42ab      	cmp	r3, r5
 8014a02:	dc19      	bgt.n	8014a38 <__multadd+0x74>
 8014a04:	6861      	ldr	r1, [r4, #4]
 8014a06:	4638      	mov	r0, r7
 8014a08:	3101      	adds	r1, #1
 8014a0a:	f7ff ff79 	bl	8014900 <_Balloc>
 8014a0e:	4680      	mov	r8, r0
 8014a10:	b928      	cbnz	r0, 8014a1e <__multadd+0x5a>
 8014a12:	4602      	mov	r2, r0
 8014a14:	4b0c      	ldr	r3, [pc, #48]	; (8014a48 <__multadd+0x84>)
 8014a16:	480d      	ldr	r0, [pc, #52]	; (8014a4c <__multadd+0x88>)
 8014a18:	21b5      	movs	r1, #181	; 0xb5
 8014a1a:	f000 feff 	bl	801581c <__assert_func>
 8014a1e:	6922      	ldr	r2, [r4, #16]
 8014a20:	3202      	adds	r2, #2
 8014a22:	f104 010c 	add.w	r1, r4, #12
 8014a26:	0092      	lsls	r2, r2, #2
 8014a28:	300c      	adds	r0, #12
 8014a2a:	f7fd f96d 	bl	8011d08 <memcpy>
 8014a2e:	4621      	mov	r1, r4
 8014a30:	4638      	mov	r0, r7
 8014a32:	f7ff ffa5 	bl	8014980 <_Bfree>
 8014a36:	4644      	mov	r4, r8
 8014a38:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8014a3c:	3501      	adds	r5, #1
 8014a3e:	615e      	str	r6, [r3, #20]
 8014a40:	6125      	str	r5, [r4, #16]
 8014a42:	4620      	mov	r0, r4
 8014a44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014a48:	08017dd7 	.word	0x08017dd7
 8014a4c:	08017e64 	.word	0x08017e64

08014a50 <__s2b>:
 8014a50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014a54:	460c      	mov	r4, r1
 8014a56:	4615      	mov	r5, r2
 8014a58:	461f      	mov	r7, r3
 8014a5a:	2209      	movs	r2, #9
 8014a5c:	3308      	adds	r3, #8
 8014a5e:	4606      	mov	r6, r0
 8014a60:	fb93 f3f2 	sdiv	r3, r3, r2
 8014a64:	2100      	movs	r1, #0
 8014a66:	2201      	movs	r2, #1
 8014a68:	429a      	cmp	r2, r3
 8014a6a:	db09      	blt.n	8014a80 <__s2b+0x30>
 8014a6c:	4630      	mov	r0, r6
 8014a6e:	f7ff ff47 	bl	8014900 <_Balloc>
 8014a72:	b940      	cbnz	r0, 8014a86 <__s2b+0x36>
 8014a74:	4602      	mov	r2, r0
 8014a76:	4b19      	ldr	r3, [pc, #100]	; (8014adc <__s2b+0x8c>)
 8014a78:	4819      	ldr	r0, [pc, #100]	; (8014ae0 <__s2b+0x90>)
 8014a7a:	21ce      	movs	r1, #206	; 0xce
 8014a7c:	f000 fece 	bl	801581c <__assert_func>
 8014a80:	0052      	lsls	r2, r2, #1
 8014a82:	3101      	adds	r1, #1
 8014a84:	e7f0      	b.n	8014a68 <__s2b+0x18>
 8014a86:	9b08      	ldr	r3, [sp, #32]
 8014a88:	6143      	str	r3, [r0, #20]
 8014a8a:	2d09      	cmp	r5, #9
 8014a8c:	f04f 0301 	mov.w	r3, #1
 8014a90:	6103      	str	r3, [r0, #16]
 8014a92:	dd16      	ble.n	8014ac2 <__s2b+0x72>
 8014a94:	f104 0909 	add.w	r9, r4, #9
 8014a98:	46c8      	mov	r8, r9
 8014a9a:	442c      	add	r4, r5
 8014a9c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8014aa0:	4601      	mov	r1, r0
 8014aa2:	3b30      	subs	r3, #48	; 0x30
 8014aa4:	220a      	movs	r2, #10
 8014aa6:	4630      	mov	r0, r6
 8014aa8:	f7ff ff8c 	bl	80149c4 <__multadd>
 8014aac:	45a0      	cmp	r8, r4
 8014aae:	d1f5      	bne.n	8014a9c <__s2b+0x4c>
 8014ab0:	f1a5 0408 	sub.w	r4, r5, #8
 8014ab4:	444c      	add	r4, r9
 8014ab6:	1b2d      	subs	r5, r5, r4
 8014ab8:	1963      	adds	r3, r4, r5
 8014aba:	42bb      	cmp	r3, r7
 8014abc:	db04      	blt.n	8014ac8 <__s2b+0x78>
 8014abe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014ac2:	340a      	adds	r4, #10
 8014ac4:	2509      	movs	r5, #9
 8014ac6:	e7f6      	b.n	8014ab6 <__s2b+0x66>
 8014ac8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8014acc:	4601      	mov	r1, r0
 8014ace:	3b30      	subs	r3, #48	; 0x30
 8014ad0:	220a      	movs	r2, #10
 8014ad2:	4630      	mov	r0, r6
 8014ad4:	f7ff ff76 	bl	80149c4 <__multadd>
 8014ad8:	e7ee      	b.n	8014ab8 <__s2b+0x68>
 8014ada:	bf00      	nop
 8014adc:	08017dd7 	.word	0x08017dd7
 8014ae0:	08017e64 	.word	0x08017e64

08014ae4 <__hi0bits>:
 8014ae4:	0c03      	lsrs	r3, r0, #16
 8014ae6:	041b      	lsls	r3, r3, #16
 8014ae8:	b9d3      	cbnz	r3, 8014b20 <__hi0bits+0x3c>
 8014aea:	0400      	lsls	r0, r0, #16
 8014aec:	2310      	movs	r3, #16
 8014aee:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8014af2:	bf04      	itt	eq
 8014af4:	0200      	lsleq	r0, r0, #8
 8014af6:	3308      	addeq	r3, #8
 8014af8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8014afc:	bf04      	itt	eq
 8014afe:	0100      	lsleq	r0, r0, #4
 8014b00:	3304      	addeq	r3, #4
 8014b02:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8014b06:	bf04      	itt	eq
 8014b08:	0080      	lsleq	r0, r0, #2
 8014b0a:	3302      	addeq	r3, #2
 8014b0c:	2800      	cmp	r0, #0
 8014b0e:	db05      	blt.n	8014b1c <__hi0bits+0x38>
 8014b10:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8014b14:	f103 0301 	add.w	r3, r3, #1
 8014b18:	bf08      	it	eq
 8014b1a:	2320      	moveq	r3, #32
 8014b1c:	4618      	mov	r0, r3
 8014b1e:	4770      	bx	lr
 8014b20:	2300      	movs	r3, #0
 8014b22:	e7e4      	b.n	8014aee <__hi0bits+0xa>

08014b24 <__lo0bits>:
 8014b24:	6803      	ldr	r3, [r0, #0]
 8014b26:	f013 0207 	ands.w	r2, r3, #7
 8014b2a:	4601      	mov	r1, r0
 8014b2c:	d00b      	beq.n	8014b46 <__lo0bits+0x22>
 8014b2e:	07da      	lsls	r2, r3, #31
 8014b30:	d423      	bmi.n	8014b7a <__lo0bits+0x56>
 8014b32:	0798      	lsls	r0, r3, #30
 8014b34:	bf49      	itett	mi
 8014b36:	085b      	lsrmi	r3, r3, #1
 8014b38:	089b      	lsrpl	r3, r3, #2
 8014b3a:	2001      	movmi	r0, #1
 8014b3c:	600b      	strmi	r3, [r1, #0]
 8014b3e:	bf5c      	itt	pl
 8014b40:	600b      	strpl	r3, [r1, #0]
 8014b42:	2002      	movpl	r0, #2
 8014b44:	4770      	bx	lr
 8014b46:	b298      	uxth	r0, r3
 8014b48:	b9a8      	cbnz	r0, 8014b76 <__lo0bits+0x52>
 8014b4a:	0c1b      	lsrs	r3, r3, #16
 8014b4c:	2010      	movs	r0, #16
 8014b4e:	b2da      	uxtb	r2, r3
 8014b50:	b90a      	cbnz	r2, 8014b56 <__lo0bits+0x32>
 8014b52:	3008      	adds	r0, #8
 8014b54:	0a1b      	lsrs	r3, r3, #8
 8014b56:	071a      	lsls	r2, r3, #28
 8014b58:	bf04      	itt	eq
 8014b5a:	091b      	lsreq	r3, r3, #4
 8014b5c:	3004      	addeq	r0, #4
 8014b5e:	079a      	lsls	r2, r3, #30
 8014b60:	bf04      	itt	eq
 8014b62:	089b      	lsreq	r3, r3, #2
 8014b64:	3002      	addeq	r0, #2
 8014b66:	07da      	lsls	r2, r3, #31
 8014b68:	d403      	bmi.n	8014b72 <__lo0bits+0x4e>
 8014b6a:	085b      	lsrs	r3, r3, #1
 8014b6c:	f100 0001 	add.w	r0, r0, #1
 8014b70:	d005      	beq.n	8014b7e <__lo0bits+0x5a>
 8014b72:	600b      	str	r3, [r1, #0]
 8014b74:	4770      	bx	lr
 8014b76:	4610      	mov	r0, r2
 8014b78:	e7e9      	b.n	8014b4e <__lo0bits+0x2a>
 8014b7a:	2000      	movs	r0, #0
 8014b7c:	4770      	bx	lr
 8014b7e:	2020      	movs	r0, #32
 8014b80:	4770      	bx	lr
	...

08014b84 <__i2b>:
 8014b84:	b510      	push	{r4, lr}
 8014b86:	460c      	mov	r4, r1
 8014b88:	2101      	movs	r1, #1
 8014b8a:	f7ff feb9 	bl	8014900 <_Balloc>
 8014b8e:	4602      	mov	r2, r0
 8014b90:	b928      	cbnz	r0, 8014b9e <__i2b+0x1a>
 8014b92:	4b05      	ldr	r3, [pc, #20]	; (8014ba8 <__i2b+0x24>)
 8014b94:	4805      	ldr	r0, [pc, #20]	; (8014bac <__i2b+0x28>)
 8014b96:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8014b9a:	f000 fe3f 	bl	801581c <__assert_func>
 8014b9e:	2301      	movs	r3, #1
 8014ba0:	6144      	str	r4, [r0, #20]
 8014ba2:	6103      	str	r3, [r0, #16]
 8014ba4:	bd10      	pop	{r4, pc}
 8014ba6:	bf00      	nop
 8014ba8:	08017dd7 	.word	0x08017dd7
 8014bac:	08017e64 	.word	0x08017e64

08014bb0 <__multiply>:
 8014bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014bb4:	4691      	mov	r9, r2
 8014bb6:	690a      	ldr	r2, [r1, #16]
 8014bb8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8014bbc:	429a      	cmp	r2, r3
 8014bbe:	bfb8      	it	lt
 8014bc0:	460b      	movlt	r3, r1
 8014bc2:	460c      	mov	r4, r1
 8014bc4:	bfbc      	itt	lt
 8014bc6:	464c      	movlt	r4, r9
 8014bc8:	4699      	movlt	r9, r3
 8014bca:	6927      	ldr	r7, [r4, #16]
 8014bcc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8014bd0:	68a3      	ldr	r3, [r4, #8]
 8014bd2:	6861      	ldr	r1, [r4, #4]
 8014bd4:	eb07 060a 	add.w	r6, r7, sl
 8014bd8:	42b3      	cmp	r3, r6
 8014bda:	b085      	sub	sp, #20
 8014bdc:	bfb8      	it	lt
 8014bde:	3101      	addlt	r1, #1
 8014be0:	f7ff fe8e 	bl	8014900 <_Balloc>
 8014be4:	b930      	cbnz	r0, 8014bf4 <__multiply+0x44>
 8014be6:	4602      	mov	r2, r0
 8014be8:	4b44      	ldr	r3, [pc, #272]	; (8014cfc <__multiply+0x14c>)
 8014bea:	4845      	ldr	r0, [pc, #276]	; (8014d00 <__multiply+0x150>)
 8014bec:	f240 115d 	movw	r1, #349	; 0x15d
 8014bf0:	f000 fe14 	bl	801581c <__assert_func>
 8014bf4:	f100 0514 	add.w	r5, r0, #20
 8014bf8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8014bfc:	462b      	mov	r3, r5
 8014bfe:	2200      	movs	r2, #0
 8014c00:	4543      	cmp	r3, r8
 8014c02:	d321      	bcc.n	8014c48 <__multiply+0x98>
 8014c04:	f104 0314 	add.w	r3, r4, #20
 8014c08:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8014c0c:	f109 0314 	add.w	r3, r9, #20
 8014c10:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8014c14:	9202      	str	r2, [sp, #8]
 8014c16:	1b3a      	subs	r2, r7, r4
 8014c18:	3a15      	subs	r2, #21
 8014c1a:	f022 0203 	bic.w	r2, r2, #3
 8014c1e:	3204      	adds	r2, #4
 8014c20:	f104 0115 	add.w	r1, r4, #21
 8014c24:	428f      	cmp	r7, r1
 8014c26:	bf38      	it	cc
 8014c28:	2204      	movcc	r2, #4
 8014c2a:	9201      	str	r2, [sp, #4]
 8014c2c:	9a02      	ldr	r2, [sp, #8]
 8014c2e:	9303      	str	r3, [sp, #12]
 8014c30:	429a      	cmp	r2, r3
 8014c32:	d80c      	bhi.n	8014c4e <__multiply+0x9e>
 8014c34:	2e00      	cmp	r6, #0
 8014c36:	dd03      	ble.n	8014c40 <__multiply+0x90>
 8014c38:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8014c3c:	2b00      	cmp	r3, #0
 8014c3e:	d05a      	beq.n	8014cf6 <__multiply+0x146>
 8014c40:	6106      	str	r6, [r0, #16]
 8014c42:	b005      	add	sp, #20
 8014c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c48:	f843 2b04 	str.w	r2, [r3], #4
 8014c4c:	e7d8      	b.n	8014c00 <__multiply+0x50>
 8014c4e:	f8b3 a000 	ldrh.w	sl, [r3]
 8014c52:	f1ba 0f00 	cmp.w	sl, #0
 8014c56:	d024      	beq.n	8014ca2 <__multiply+0xf2>
 8014c58:	f104 0e14 	add.w	lr, r4, #20
 8014c5c:	46a9      	mov	r9, r5
 8014c5e:	f04f 0c00 	mov.w	ip, #0
 8014c62:	f85e 2b04 	ldr.w	r2, [lr], #4
 8014c66:	f8d9 1000 	ldr.w	r1, [r9]
 8014c6a:	fa1f fb82 	uxth.w	fp, r2
 8014c6e:	b289      	uxth	r1, r1
 8014c70:	fb0a 110b 	mla	r1, sl, fp, r1
 8014c74:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8014c78:	f8d9 2000 	ldr.w	r2, [r9]
 8014c7c:	4461      	add	r1, ip
 8014c7e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8014c82:	fb0a c20b 	mla	r2, sl, fp, ip
 8014c86:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8014c8a:	b289      	uxth	r1, r1
 8014c8c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8014c90:	4577      	cmp	r7, lr
 8014c92:	f849 1b04 	str.w	r1, [r9], #4
 8014c96:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8014c9a:	d8e2      	bhi.n	8014c62 <__multiply+0xb2>
 8014c9c:	9a01      	ldr	r2, [sp, #4]
 8014c9e:	f845 c002 	str.w	ip, [r5, r2]
 8014ca2:	9a03      	ldr	r2, [sp, #12]
 8014ca4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8014ca8:	3304      	adds	r3, #4
 8014caa:	f1b9 0f00 	cmp.w	r9, #0
 8014cae:	d020      	beq.n	8014cf2 <__multiply+0x142>
 8014cb0:	6829      	ldr	r1, [r5, #0]
 8014cb2:	f104 0c14 	add.w	ip, r4, #20
 8014cb6:	46ae      	mov	lr, r5
 8014cb8:	f04f 0a00 	mov.w	sl, #0
 8014cbc:	f8bc b000 	ldrh.w	fp, [ip]
 8014cc0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8014cc4:	fb09 220b 	mla	r2, r9, fp, r2
 8014cc8:	4492      	add	sl, r2
 8014cca:	b289      	uxth	r1, r1
 8014ccc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8014cd0:	f84e 1b04 	str.w	r1, [lr], #4
 8014cd4:	f85c 2b04 	ldr.w	r2, [ip], #4
 8014cd8:	f8be 1000 	ldrh.w	r1, [lr]
 8014cdc:	0c12      	lsrs	r2, r2, #16
 8014cde:	fb09 1102 	mla	r1, r9, r2, r1
 8014ce2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8014ce6:	4567      	cmp	r7, ip
 8014ce8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8014cec:	d8e6      	bhi.n	8014cbc <__multiply+0x10c>
 8014cee:	9a01      	ldr	r2, [sp, #4]
 8014cf0:	50a9      	str	r1, [r5, r2]
 8014cf2:	3504      	adds	r5, #4
 8014cf4:	e79a      	b.n	8014c2c <__multiply+0x7c>
 8014cf6:	3e01      	subs	r6, #1
 8014cf8:	e79c      	b.n	8014c34 <__multiply+0x84>
 8014cfa:	bf00      	nop
 8014cfc:	08017dd7 	.word	0x08017dd7
 8014d00:	08017e64 	.word	0x08017e64

08014d04 <__pow5mult>:
 8014d04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014d08:	4615      	mov	r5, r2
 8014d0a:	f012 0203 	ands.w	r2, r2, #3
 8014d0e:	4606      	mov	r6, r0
 8014d10:	460f      	mov	r7, r1
 8014d12:	d007      	beq.n	8014d24 <__pow5mult+0x20>
 8014d14:	4c25      	ldr	r4, [pc, #148]	; (8014dac <__pow5mult+0xa8>)
 8014d16:	3a01      	subs	r2, #1
 8014d18:	2300      	movs	r3, #0
 8014d1a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014d1e:	f7ff fe51 	bl	80149c4 <__multadd>
 8014d22:	4607      	mov	r7, r0
 8014d24:	10ad      	asrs	r5, r5, #2
 8014d26:	d03d      	beq.n	8014da4 <__pow5mult+0xa0>
 8014d28:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8014d2a:	b97c      	cbnz	r4, 8014d4c <__pow5mult+0x48>
 8014d2c:	2010      	movs	r0, #16
 8014d2e:	f7ff fdcd 	bl	80148cc <malloc>
 8014d32:	4602      	mov	r2, r0
 8014d34:	6270      	str	r0, [r6, #36]	; 0x24
 8014d36:	b928      	cbnz	r0, 8014d44 <__pow5mult+0x40>
 8014d38:	4b1d      	ldr	r3, [pc, #116]	; (8014db0 <__pow5mult+0xac>)
 8014d3a:	481e      	ldr	r0, [pc, #120]	; (8014db4 <__pow5mult+0xb0>)
 8014d3c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8014d40:	f000 fd6c 	bl	801581c <__assert_func>
 8014d44:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014d48:	6004      	str	r4, [r0, #0]
 8014d4a:	60c4      	str	r4, [r0, #12]
 8014d4c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8014d50:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014d54:	b94c      	cbnz	r4, 8014d6a <__pow5mult+0x66>
 8014d56:	f240 2171 	movw	r1, #625	; 0x271
 8014d5a:	4630      	mov	r0, r6
 8014d5c:	f7ff ff12 	bl	8014b84 <__i2b>
 8014d60:	2300      	movs	r3, #0
 8014d62:	f8c8 0008 	str.w	r0, [r8, #8]
 8014d66:	4604      	mov	r4, r0
 8014d68:	6003      	str	r3, [r0, #0]
 8014d6a:	f04f 0900 	mov.w	r9, #0
 8014d6e:	07eb      	lsls	r3, r5, #31
 8014d70:	d50a      	bpl.n	8014d88 <__pow5mult+0x84>
 8014d72:	4639      	mov	r1, r7
 8014d74:	4622      	mov	r2, r4
 8014d76:	4630      	mov	r0, r6
 8014d78:	f7ff ff1a 	bl	8014bb0 <__multiply>
 8014d7c:	4639      	mov	r1, r7
 8014d7e:	4680      	mov	r8, r0
 8014d80:	4630      	mov	r0, r6
 8014d82:	f7ff fdfd 	bl	8014980 <_Bfree>
 8014d86:	4647      	mov	r7, r8
 8014d88:	106d      	asrs	r5, r5, #1
 8014d8a:	d00b      	beq.n	8014da4 <__pow5mult+0xa0>
 8014d8c:	6820      	ldr	r0, [r4, #0]
 8014d8e:	b938      	cbnz	r0, 8014da0 <__pow5mult+0x9c>
 8014d90:	4622      	mov	r2, r4
 8014d92:	4621      	mov	r1, r4
 8014d94:	4630      	mov	r0, r6
 8014d96:	f7ff ff0b 	bl	8014bb0 <__multiply>
 8014d9a:	6020      	str	r0, [r4, #0]
 8014d9c:	f8c0 9000 	str.w	r9, [r0]
 8014da0:	4604      	mov	r4, r0
 8014da2:	e7e4      	b.n	8014d6e <__pow5mult+0x6a>
 8014da4:	4638      	mov	r0, r7
 8014da6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014daa:	bf00      	nop
 8014dac:	08017fb0 	.word	0x08017fb0
 8014db0:	08017d65 	.word	0x08017d65
 8014db4:	08017e64 	.word	0x08017e64

08014db8 <__lshift>:
 8014db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014dbc:	460c      	mov	r4, r1
 8014dbe:	6849      	ldr	r1, [r1, #4]
 8014dc0:	6923      	ldr	r3, [r4, #16]
 8014dc2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8014dc6:	68a3      	ldr	r3, [r4, #8]
 8014dc8:	4607      	mov	r7, r0
 8014dca:	4691      	mov	r9, r2
 8014dcc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014dd0:	f108 0601 	add.w	r6, r8, #1
 8014dd4:	42b3      	cmp	r3, r6
 8014dd6:	db0b      	blt.n	8014df0 <__lshift+0x38>
 8014dd8:	4638      	mov	r0, r7
 8014dda:	f7ff fd91 	bl	8014900 <_Balloc>
 8014dde:	4605      	mov	r5, r0
 8014de0:	b948      	cbnz	r0, 8014df6 <__lshift+0x3e>
 8014de2:	4602      	mov	r2, r0
 8014de4:	4b2a      	ldr	r3, [pc, #168]	; (8014e90 <__lshift+0xd8>)
 8014de6:	482b      	ldr	r0, [pc, #172]	; (8014e94 <__lshift+0xdc>)
 8014de8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8014dec:	f000 fd16 	bl	801581c <__assert_func>
 8014df0:	3101      	adds	r1, #1
 8014df2:	005b      	lsls	r3, r3, #1
 8014df4:	e7ee      	b.n	8014dd4 <__lshift+0x1c>
 8014df6:	2300      	movs	r3, #0
 8014df8:	f100 0114 	add.w	r1, r0, #20
 8014dfc:	f100 0210 	add.w	r2, r0, #16
 8014e00:	4618      	mov	r0, r3
 8014e02:	4553      	cmp	r3, sl
 8014e04:	db37      	blt.n	8014e76 <__lshift+0xbe>
 8014e06:	6920      	ldr	r0, [r4, #16]
 8014e08:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014e0c:	f104 0314 	add.w	r3, r4, #20
 8014e10:	f019 091f 	ands.w	r9, r9, #31
 8014e14:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014e18:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8014e1c:	d02f      	beq.n	8014e7e <__lshift+0xc6>
 8014e1e:	f1c9 0e20 	rsb	lr, r9, #32
 8014e22:	468a      	mov	sl, r1
 8014e24:	f04f 0c00 	mov.w	ip, #0
 8014e28:	681a      	ldr	r2, [r3, #0]
 8014e2a:	fa02 f209 	lsl.w	r2, r2, r9
 8014e2e:	ea42 020c 	orr.w	r2, r2, ip
 8014e32:	f84a 2b04 	str.w	r2, [sl], #4
 8014e36:	f853 2b04 	ldr.w	r2, [r3], #4
 8014e3a:	4298      	cmp	r0, r3
 8014e3c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8014e40:	d8f2      	bhi.n	8014e28 <__lshift+0x70>
 8014e42:	1b03      	subs	r3, r0, r4
 8014e44:	3b15      	subs	r3, #21
 8014e46:	f023 0303 	bic.w	r3, r3, #3
 8014e4a:	3304      	adds	r3, #4
 8014e4c:	f104 0215 	add.w	r2, r4, #21
 8014e50:	4290      	cmp	r0, r2
 8014e52:	bf38      	it	cc
 8014e54:	2304      	movcc	r3, #4
 8014e56:	f841 c003 	str.w	ip, [r1, r3]
 8014e5a:	f1bc 0f00 	cmp.w	ip, #0
 8014e5e:	d001      	beq.n	8014e64 <__lshift+0xac>
 8014e60:	f108 0602 	add.w	r6, r8, #2
 8014e64:	3e01      	subs	r6, #1
 8014e66:	4638      	mov	r0, r7
 8014e68:	612e      	str	r6, [r5, #16]
 8014e6a:	4621      	mov	r1, r4
 8014e6c:	f7ff fd88 	bl	8014980 <_Bfree>
 8014e70:	4628      	mov	r0, r5
 8014e72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014e76:	f842 0f04 	str.w	r0, [r2, #4]!
 8014e7a:	3301      	adds	r3, #1
 8014e7c:	e7c1      	b.n	8014e02 <__lshift+0x4a>
 8014e7e:	3904      	subs	r1, #4
 8014e80:	f853 2b04 	ldr.w	r2, [r3], #4
 8014e84:	f841 2f04 	str.w	r2, [r1, #4]!
 8014e88:	4298      	cmp	r0, r3
 8014e8a:	d8f9      	bhi.n	8014e80 <__lshift+0xc8>
 8014e8c:	e7ea      	b.n	8014e64 <__lshift+0xac>
 8014e8e:	bf00      	nop
 8014e90:	08017dd7 	.word	0x08017dd7
 8014e94:	08017e64 	.word	0x08017e64

08014e98 <__mcmp>:
 8014e98:	b530      	push	{r4, r5, lr}
 8014e9a:	6902      	ldr	r2, [r0, #16]
 8014e9c:	690c      	ldr	r4, [r1, #16]
 8014e9e:	1b12      	subs	r2, r2, r4
 8014ea0:	d10e      	bne.n	8014ec0 <__mcmp+0x28>
 8014ea2:	f100 0314 	add.w	r3, r0, #20
 8014ea6:	3114      	adds	r1, #20
 8014ea8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8014eac:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8014eb0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8014eb4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8014eb8:	42a5      	cmp	r5, r4
 8014eba:	d003      	beq.n	8014ec4 <__mcmp+0x2c>
 8014ebc:	d305      	bcc.n	8014eca <__mcmp+0x32>
 8014ebe:	2201      	movs	r2, #1
 8014ec0:	4610      	mov	r0, r2
 8014ec2:	bd30      	pop	{r4, r5, pc}
 8014ec4:	4283      	cmp	r3, r0
 8014ec6:	d3f3      	bcc.n	8014eb0 <__mcmp+0x18>
 8014ec8:	e7fa      	b.n	8014ec0 <__mcmp+0x28>
 8014eca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014ece:	e7f7      	b.n	8014ec0 <__mcmp+0x28>

08014ed0 <__mdiff>:
 8014ed0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ed4:	460c      	mov	r4, r1
 8014ed6:	4606      	mov	r6, r0
 8014ed8:	4611      	mov	r1, r2
 8014eda:	4620      	mov	r0, r4
 8014edc:	4690      	mov	r8, r2
 8014ede:	f7ff ffdb 	bl	8014e98 <__mcmp>
 8014ee2:	1e05      	subs	r5, r0, #0
 8014ee4:	d110      	bne.n	8014f08 <__mdiff+0x38>
 8014ee6:	4629      	mov	r1, r5
 8014ee8:	4630      	mov	r0, r6
 8014eea:	f7ff fd09 	bl	8014900 <_Balloc>
 8014eee:	b930      	cbnz	r0, 8014efe <__mdiff+0x2e>
 8014ef0:	4b3a      	ldr	r3, [pc, #232]	; (8014fdc <__mdiff+0x10c>)
 8014ef2:	4602      	mov	r2, r0
 8014ef4:	f240 2132 	movw	r1, #562	; 0x232
 8014ef8:	4839      	ldr	r0, [pc, #228]	; (8014fe0 <__mdiff+0x110>)
 8014efa:	f000 fc8f 	bl	801581c <__assert_func>
 8014efe:	2301      	movs	r3, #1
 8014f00:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014f04:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f08:	bfa4      	itt	ge
 8014f0a:	4643      	movge	r3, r8
 8014f0c:	46a0      	movge	r8, r4
 8014f0e:	4630      	mov	r0, r6
 8014f10:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8014f14:	bfa6      	itte	ge
 8014f16:	461c      	movge	r4, r3
 8014f18:	2500      	movge	r5, #0
 8014f1a:	2501      	movlt	r5, #1
 8014f1c:	f7ff fcf0 	bl	8014900 <_Balloc>
 8014f20:	b920      	cbnz	r0, 8014f2c <__mdiff+0x5c>
 8014f22:	4b2e      	ldr	r3, [pc, #184]	; (8014fdc <__mdiff+0x10c>)
 8014f24:	4602      	mov	r2, r0
 8014f26:	f44f 7110 	mov.w	r1, #576	; 0x240
 8014f2a:	e7e5      	b.n	8014ef8 <__mdiff+0x28>
 8014f2c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8014f30:	6926      	ldr	r6, [r4, #16]
 8014f32:	60c5      	str	r5, [r0, #12]
 8014f34:	f104 0914 	add.w	r9, r4, #20
 8014f38:	f108 0514 	add.w	r5, r8, #20
 8014f3c:	f100 0e14 	add.w	lr, r0, #20
 8014f40:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8014f44:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8014f48:	f108 0210 	add.w	r2, r8, #16
 8014f4c:	46f2      	mov	sl, lr
 8014f4e:	2100      	movs	r1, #0
 8014f50:	f859 3b04 	ldr.w	r3, [r9], #4
 8014f54:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8014f58:	fa1f f883 	uxth.w	r8, r3
 8014f5c:	fa11 f18b 	uxtah	r1, r1, fp
 8014f60:	0c1b      	lsrs	r3, r3, #16
 8014f62:	eba1 0808 	sub.w	r8, r1, r8
 8014f66:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8014f6a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8014f6e:	fa1f f888 	uxth.w	r8, r8
 8014f72:	1419      	asrs	r1, r3, #16
 8014f74:	454e      	cmp	r6, r9
 8014f76:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8014f7a:	f84a 3b04 	str.w	r3, [sl], #4
 8014f7e:	d8e7      	bhi.n	8014f50 <__mdiff+0x80>
 8014f80:	1b33      	subs	r3, r6, r4
 8014f82:	3b15      	subs	r3, #21
 8014f84:	f023 0303 	bic.w	r3, r3, #3
 8014f88:	3304      	adds	r3, #4
 8014f8a:	3415      	adds	r4, #21
 8014f8c:	42a6      	cmp	r6, r4
 8014f8e:	bf38      	it	cc
 8014f90:	2304      	movcc	r3, #4
 8014f92:	441d      	add	r5, r3
 8014f94:	4473      	add	r3, lr
 8014f96:	469e      	mov	lr, r3
 8014f98:	462e      	mov	r6, r5
 8014f9a:	4566      	cmp	r6, ip
 8014f9c:	d30e      	bcc.n	8014fbc <__mdiff+0xec>
 8014f9e:	f10c 0203 	add.w	r2, ip, #3
 8014fa2:	1b52      	subs	r2, r2, r5
 8014fa4:	f022 0203 	bic.w	r2, r2, #3
 8014fa8:	3d03      	subs	r5, #3
 8014faa:	45ac      	cmp	ip, r5
 8014fac:	bf38      	it	cc
 8014fae:	2200      	movcc	r2, #0
 8014fb0:	441a      	add	r2, r3
 8014fb2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8014fb6:	b17b      	cbz	r3, 8014fd8 <__mdiff+0x108>
 8014fb8:	6107      	str	r7, [r0, #16]
 8014fba:	e7a3      	b.n	8014f04 <__mdiff+0x34>
 8014fbc:	f856 8b04 	ldr.w	r8, [r6], #4
 8014fc0:	fa11 f288 	uxtah	r2, r1, r8
 8014fc4:	1414      	asrs	r4, r2, #16
 8014fc6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8014fca:	b292      	uxth	r2, r2
 8014fcc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8014fd0:	f84e 2b04 	str.w	r2, [lr], #4
 8014fd4:	1421      	asrs	r1, r4, #16
 8014fd6:	e7e0      	b.n	8014f9a <__mdiff+0xca>
 8014fd8:	3f01      	subs	r7, #1
 8014fda:	e7ea      	b.n	8014fb2 <__mdiff+0xe2>
 8014fdc:	08017dd7 	.word	0x08017dd7
 8014fe0:	08017e64 	.word	0x08017e64

08014fe4 <__ulp>:
 8014fe4:	b082      	sub	sp, #8
 8014fe6:	ed8d 0b00 	vstr	d0, [sp]
 8014fea:	9b01      	ldr	r3, [sp, #4]
 8014fec:	4912      	ldr	r1, [pc, #72]	; (8015038 <__ulp+0x54>)
 8014fee:	4019      	ands	r1, r3
 8014ff0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8014ff4:	2900      	cmp	r1, #0
 8014ff6:	dd05      	ble.n	8015004 <__ulp+0x20>
 8014ff8:	2200      	movs	r2, #0
 8014ffa:	460b      	mov	r3, r1
 8014ffc:	ec43 2b10 	vmov	d0, r2, r3
 8015000:	b002      	add	sp, #8
 8015002:	4770      	bx	lr
 8015004:	4249      	negs	r1, r1
 8015006:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801500a:	ea4f 5021 	mov.w	r0, r1, asr #20
 801500e:	f04f 0200 	mov.w	r2, #0
 8015012:	f04f 0300 	mov.w	r3, #0
 8015016:	da04      	bge.n	8015022 <__ulp+0x3e>
 8015018:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 801501c:	fa41 f300 	asr.w	r3, r1, r0
 8015020:	e7ec      	b.n	8014ffc <__ulp+0x18>
 8015022:	f1a0 0114 	sub.w	r1, r0, #20
 8015026:	291e      	cmp	r1, #30
 8015028:	bfda      	itte	le
 801502a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801502e:	fa20 f101 	lsrle.w	r1, r0, r1
 8015032:	2101      	movgt	r1, #1
 8015034:	460a      	mov	r2, r1
 8015036:	e7e1      	b.n	8014ffc <__ulp+0x18>
 8015038:	7ff00000 	.word	0x7ff00000

0801503c <__b2d>:
 801503c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801503e:	6905      	ldr	r5, [r0, #16]
 8015040:	f100 0714 	add.w	r7, r0, #20
 8015044:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8015048:	1f2e      	subs	r6, r5, #4
 801504a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801504e:	4620      	mov	r0, r4
 8015050:	f7ff fd48 	bl	8014ae4 <__hi0bits>
 8015054:	f1c0 0320 	rsb	r3, r0, #32
 8015058:	280a      	cmp	r0, #10
 801505a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80150d8 <__b2d+0x9c>
 801505e:	600b      	str	r3, [r1, #0]
 8015060:	dc14      	bgt.n	801508c <__b2d+0x50>
 8015062:	f1c0 0e0b 	rsb	lr, r0, #11
 8015066:	fa24 f10e 	lsr.w	r1, r4, lr
 801506a:	42b7      	cmp	r7, r6
 801506c:	ea41 030c 	orr.w	r3, r1, ip
 8015070:	bf34      	ite	cc
 8015072:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8015076:	2100      	movcs	r1, #0
 8015078:	3015      	adds	r0, #21
 801507a:	fa04 f000 	lsl.w	r0, r4, r0
 801507e:	fa21 f10e 	lsr.w	r1, r1, lr
 8015082:	ea40 0201 	orr.w	r2, r0, r1
 8015086:	ec43 2b10 	vmov	d0, r2, r3
 801508a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801508c:	42b7      	cmp	r7, r6
 801508e:	bf3a      	itte	cc
 8015090:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8015094:	f1a5 0608 	subcc.w	r6, r5, #8
 8015098:	2100      	movcs	r1, #0
 801509a:	380b      	subs	r0, #11
 801509c:	d017      	beq.n	80150ce <__b2d+0x92>
 801509e:	f1c0 0c20 	rsb	ip, r0, #32
 80150a2:	fa04 f500 	lsl.w	r5, r4, r0
 80150a6:	42be      	cmp	r6, r7
 80150a8:	fa21 f40c 	lsr.w	r4, r1, ip
 80150ac:	ea45 0504 	orr.w	r5, r5, r4
 80150b0:	bf8c      	ite	hi
 80150b2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80150b6:	2400      	movls	r4, #0
 80150b8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80150bc:	fa01 f000 	lsl.w	r0, r1, r0
 80150c0:	fa24 f40c 	lsr.w	r4, r4, ip
 80150c4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80150c8:	ea40 0204 	orr.w	r2, r0, r4
 80150cc:	e7db      	b.n	8015086 <__b2d+0x4a>
 80150ce:	ea44 030c 	orr.w	r3, r4, ip
 80150d2:	460a      	mov	r2, r1
 80150d4:	e7d7      	b.n	8015086 <__b2d+0x4a>
 80150d6:	bf00      	nop
 80150d8:	3ff00000 	.word	0x3ff00000

080150dc <__d2b>:
 80150dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80150e0:	4689      	mov	r9, r1
 80150e2:	2101      	movs	r1, #1
 80150e4:	ec57 6b10 	vmov	r6, r7, d0
 80150e8:	4690      	mov	r8, r2
 80150ea:	f7ff fc09 	bl	8014900 <_Balloc>
 80150ee:	4604      	mov	r4, r0
 80150f0:	b930      	cbnz	r0, 8015100 <__d2b+0x24>
 80150f2:	4602      	mov	r2, r0
 80150f4:	4b25      	ldr	r3, [pc, #148]	; (801518c <__d2b+0xb0>)
 80150f6:	4826      	ldr	r0, [pc, #152]	; (8015190 <__d2b+0xb4>)
 80150f8:	f240 310a 	movw	r1, #778	; 0x30a
 80150fc:	f000 fb8e 	bl	801581c <__assert_func>
 8015100:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8015104:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8015108:	bb35      	cbnz	r5, 8015158 <__d2b+0x7c>
 801510a:	2e00      	cmp	r6, #0
 801510c:	9301      	str	r3, [sp, #4]
 801510e:	d028      	beq.n	8015162 <__d2b+0x86>
 8015110:	4668      	mov	r0, sp
 8015112:	9600      	str	r6, [sp, #0]
 8015114:	f7ff fd06 	bl	8014b24 <__lo0bits>
 8015118:	9900      	ldr	r1, [sp, #0]
 801511a:	b300      	cbz	r0, 801515e <__d2b+0x82>
 801511c:	9a01      	ldr	r2, [sp, #4]
 801511e:	f1c0 0320 	rsb	r3, r0, #32
 8015122:	fa02 f303 	lsl.w	r3, r2, r3
 8015126:	430b      	orrs	r3, r1
 8015128:	40c2      	lsrs	r2, r0
 801512a:	6163      	str	r3, [r4, #20]
 801512c:	9201      	str	r2, [sp, #4]
 801512e:	9b01      	ldr	r3, [sp, #4]
 8015130:	61a3      	str	r3, [r4, #24]
 8015132:	2b00      	cmp	r3, #0
 8015134:	bf14      	ite	ne
 8015136:	2202      	movne	r2, #2
 8015138:	2201      	moveq	r2, #1
 801513a:	6122      	str	r2, [r4, #16]
 801513c:	b1d5      	cbz	r5, 8015174 <__d2b+0x98>
 801513e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8015142:	4405      	add	r5, r0
 8015144:	f8c9 5000 	str.w	r5, [r9]
 8015148:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801514c:	f8c8 0000 	str.w	r0, [r8]
 8015150:	4620      	mov	r0, r4
 8015152:	b003      	add	sp, #12
 8015154:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015158:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801515c:	e7d5      	b.n	801510a <__d2b+0x2e>
 801515e:	6161      	str	r1, [r4, #20]
 8015160:	e7e5      	b.n	801512e <__d2b+0x52>
 8015162:	a801      	add	r0, sp, #4
 8015164:	f7ff fcde 	bl	8014b24 <__lo0bits>
 8015168:	9b01      	ldr	r3, [sp, #4]
 801516a:	6163      	str	r3, [r4, #20]
 801516c:	2201      	movs	r2, #1
 801516e:	6122      	str	r2, [r4, #16]
 8015170:	3020      	adds	r0, #32
 8015172:	e7e3      	b.n	801513c <__d2b+0x60>
 8015174:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015178:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801517c:	f8c9 0000 	str.w	r0, [r9]
 8015180:	6918      	ldr	r0, [r3, #16]
 8015182:	f7ff fcaf 	bl	8014ae4 <__hi0bits>
 8015186:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801518a:	e7df      	b.n	801514c <__d2b+0x70>
 801518c:	08017dd7 	.word	0x08017dd7
 8015190:	08017e64 	.word	0x08017e64

08015194 <__ratio>:
 8015194:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015198:	4688      	mov	r8, r1
 801519a:	4669      	mov	r1, sp
 801519c:	4681      	mov	r9, r0
 801519e:	f7ff ff4d 	bl	801503c <__b2d>
 80151a2:	a901      	add	r1, sp, #4
 80151a4:	4640      	mov	r0, r8
 80151a6:	ec55 4b10 	vmov	r4, r5, d0
 80151aa:	f7ff ff47 	bl	801503c <__b2d>
 80151ae:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80151b2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80151b6:	eba3 0c02 	sub.w	ip, r3, r2
 80151ba:	e9dd 3200 	ldrd	r3, r2, [sp]
 80151be:	1a9b      	subs	r3, r3, r2
 80151c0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80151c4:	ec51 0b10 	vmov	r0, r1, d0
 80151c8:	2b00      	cmp	r3, #0
 80151ca:	bfd6      	itet	le
 80151cc:	460a      	movle	r2, r1
 80151ce:	462a      	movgt	r2, r5
 80151d0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80151d4:	468b      	mov	fp, r1
 80151d6:	462f      	mov	r7, r5
 80151d8:	bfd4      	ite	le
 80151da:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80151de:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80151e2:	4620      	mov	r0, r4
 80151e4:	ee10 2a10 	vmov	r2, s0
 80151e8:	465b      	mov	r3, fp
 80151ea:	4639      	mov	r1, r7
 80151ec:	f7eb fb2e 	bl	800084c <__aeabi_ddiv>
 80151f0:	ec41 0b10 	vmov	d0, r0, r1
 80151f4:	b003      	add	sp, #12
 80151f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080151fa <__copybits>:
 80151fa:	3901      	subs	r1, #1
 80151fc:	b570      	push	{r4, r5, r6, lr}
 80151fe:	1149      	asrs	r1, r1, #5
 8015200:	6914      	ldr	r4, [r2, #16]
 8015202:	3101      	adds	r1, #1
 8015204:	f102 0314 	add.w	r3, r2, #20
 8015208:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801520c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8015210:	1f05      	subs	r5, r0, #4
 8015212:	42a3      	cmp	r3, r4
 8015214:	d30c      	bcc.n	8015230 <__copybits+0x36>
 8015216:	1aa3      	subs	r3, r4, r2
 8015218:	3b11      	subs	r3, #17
 801521a:	f023 0303 	bic.w	r3, r3, #3
 801521e:	3211      	adds	r2, #17
 8015220:	42a2      	cmp	r2, r4
 8015222:	bf88      	it	hi
 8015224:	2300      	movhi	r3, #0
 8015226:	4418      	add	r0, r3
 8015228:	2300      	movs	r3, #0
 801522a:	4288      	cmp	r0, r1
 801522c:	d305      	bcc.n	801523a <__copybits+0x40>
 801522e:	bd70      	pop	{r4, r5, r6, pc}
 8015230:	f853 6b04 	ldr.w	r6, [r3], #4
 8015234:	f845 6f04 	str.w	r6, [r5, #4]!
 8015238:	e7eb      	b.n	8015212 <__copybits+0x18>
 801523a:	f840 3b04 	str.w	r3, [r0], #4
 801523e:	e7f4      	b.n	801522a <__copybits+0x30>

08015240 <__any_on>:
 8015240:	f100 0214 	add.w	r2, r0, #20
 8015244:	6900      	ldr	r0, [r0, #16]
 8015246:	114b      	asrs	r3, r1, #5
 8015248:	4298      	cmp	r0, r3
 801524a:	b510      	push	{r4, lr}
 801524c:	db11      	blt.n	8015272 <__any_on+0x32>
 801524e:	dd0a      	ble.n	8015266 <__any_on+0x26>
 8015250:	f011 011f 	ands.w	r1, r1, #31
 8015254:	d007      	beq.n	8015266 <__any_on+0x26>
 8015256:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801525a:	fa24 f001 	lsr.w	r0, r4, r1
 801525e:	fa00 f101 	lsl.w	r1, r0, r1
 8015262:	428c      	cmp	r4, r1
 8015264:	d10b      	bne.n	801527e <__any_on+0x3e>
 8015266:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801526a:	4293      	cmp	r3, r2
 801526c:	d803      	bhi.n	8015276 <__any_on+0x36>
 801526e:	2000      	movs	r0, #0
 8015270:	bd10      	pop	{r4, pc}
 8015272:	4603      	mov	r3, r0
 8015274:	e7f7      	b.n	8015266 <__any_on+0x26>
 8015276:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801527a:	2900      	cmp	r1, #0
 801527c:	d0f5      	beq.n	801526a <__any_on+0x2a>
 801527e:	2001      	movs	r0, #1
 8015280:	e7f6      	b.n	8015270 <__any_on+0x30>

08015282 <_calloc_r>:
 8015282:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015284:	fba1 2402 	umull	r2, r4, r1, r2
 8015288:	b94c      	cbnz	r4, 801529e <_calloc_r+0x1c>
 801528a:	4611      	mov	r1, r2
 801528c:	9201      	str	r2, [sp, #4]
 801528e:	f000 f87b 	bl	8015388 <_malloc_r>
 8015292:	9a01      	ldr	r2, [sp, #4]
 8015294:	4605      	mov	r5, r0
 8015296:	b930      	cbnz	r0, 80152a6 <_calloc_r+0x24>
 8015298:	4628      	mov	r0, r5
 801529a:	b003      	add	sp, #12
 801529c:	bd30      	pop	{r4, r5, pc}
 801529e:	220c      	movs	r2, #12
 80152a0:	6002      	str	r2, [r0, #0]
 80152a2:	2500      	movs	r5, #0
 80152a4:	e7f8      	b.n	8015298 <_calloc_r+0x16>
 80152a6:	4621      	mov	r1, r4
 80152a8:	f7fc fd3c 	bl	8011d24 <memset>
 80152ac:	e7f4      	b.n	8015298 <_calloc_r+0x16>
	...

080152b0 <_free_r>:
 80152b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80152b2:	2900      	cmp	r1, #0
 80152b4:	d044      	beq.n	8015340 <_free_r+0x90>
 80152b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80152ba:	9001      	str	r0, [sp, #4]
 80152bc:	2b00      	cmp	r3, #0
 80152be:	f1a1 0404 	sub.w	r4, r1, #4
 80152c2:	bfb8      	it	lt
 80152c4:	18e4      	addlt	r4, r4, r3
 80152c6:	f000 fb15 	bl	80158f4 <__malloc_lock>
 80152ca:	4a1e      	ldr	r2, [pc, #120]	; (8015344 <_free_r+0x94>)
 80152cc:	9801      	ldr	r0, [sp, #4]
 80152ce:	6813      	ldr	r3, [r2, #0]
 80152d0:	b933      	cbnz	r3, 80152e0 <_free_r+0x30>
 80152d2:	6063      	str	r3, [r4, #4]
 80152d4:	6014      	str	r4, [r2, #0]
 80152d6:	b003      	add	sp, #12
 80152d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80152dc:	f000 bb10 	b.w	8015900 <__malloc_unlock>
 80152e0:	42a3      	cmp	r3, r4
 80152e2:	d908      	bls.n	80152f6 <_free_r+0x46>
 80152e4:	6825      	ldr	r5, [r4, #0]
 80152e6:	1961      	adds	r1, r4, r5
 80152e8:	428b      	cmp	r3, r1
 80152ea:	bf01      	itttt	eq
 80152ec:	6819      	ldreq	r1, [r3, #0]
 80152ee:	685b      	ldreq	r3, [r3, #4]
 80152f0:	1949      	addeq	r1, r1, r5
 80152f2:	6021      	streq	r1, [r4, #0]
 80152f4:	e7ed      	b.n	80152d2 <_free_r+0x22>
 80152f6:	461a      	mov	r2, r3
 80152f8:	685b      	ldr	r3, [r3, #4]
 80152fa:	b10b      	cbz	r3, 8015300 <_free_r+0x50>
 80152fc:	42a3      	cmp	r3, r4
 80152fe:	d9fa      	bls.n	80152f6 <_free_r+0x46>
 8015300:	6811      	ldr	r1, [r2, #0]
 8015302:	1855      	adds	r5, r2, r1
 8015304:	42a5      	cmp	r5, r4
 8015306:	d10b      	bne.n	8015320 <_free_r+0x70>
 8015308:	6824      	ldr	r4, [r4, #0]
 801530a:	4421      	add	r1, r4
 801530c:	1854      	adds	r4, r2, r1
 801530e:	42a3      	cmp	r3, r4
 8015310:	6011      	str	r1, [r2, #0]
 8015312:	d1e0      	bne.n	80152d6 <_free_r+0x26>
 8015314:	681c      	ldr	r4, [r3, #0]
 8015316:	685b      	ldr	r3, [r3, #4]
 8015318:	6053      	str	r3, [r2, #4]
 801531a:	4421      	add	r1, r4
 801531c:	6011      	str	r1, [r2, #0]
 801531e:	e7da      	b.n	80152d6 <_free_r+0x26>
 8015320:	d902      	bls.n	8015328 <_free_r+0x78>
 8015322:	230c      	movs	r3, #12
 8015324:	6003      	str	r3, [r0, #0]
 8015326:	e7d6      	b.n	80152d6 <_free_r+0x26>
 8015328:	6825      	ldr	r5, [r4, #0]
 801532a:	1961      	adds	r1, r4, r5
 801532c:	428b      	cmp	r3, r1
 801532e:	bf04      	itt	eq
 8015330:	6819      	ldreq	r1, [r3, #0]
 8015332:	685b      	ldreq	r3, [r3, #4]
 8015334:	6063      	str	r3, [r4, #4]
 8015336:	bf04      	itt	eq
 8015338:	1949      	addeq	r1, r1, r5
 801533a:	6021      	streq	r1, [r4, #0]
 801533c:	6054      	str	r4, [r2, #4]
 801533e:	e7ca      	b.n	80152d6 <_free_r+0x26>
 8015340:	b003      	add	sp, #12
 8015342:	bd30      	pop	{r4, r5, pc}
 8015344:	2000419c 	.word	0x2000419c

08015348 <sbrk_aligned>:
 8015348:	b570      	push	{r4, r5, r6, lr}
 801534a:	4e0e      	ldr	r6, [pc, #56]	; (8015384 <sbrk_aligned+0x3c>)
 801534c:	460c      	mov	r4, r1
 801534e:	6831      	ldr	r1, [r6, #0]
 8015350:	4605      	mov	r5, r0
 8015352:	b911      	cbnz	r1, 801535a <sbrk_aligned+0x12>
 8015354:	f000 f9f0 	bl	8015738 <_sbrk_r>
 8015358:	6030      	str	r0, [r6, #0]
 801535a:	4621      	mov	r1, r4
 801535c:	4628      	mov	r0, r5
 801535e:	f000 f9eb 	bl	8015738 <_sbrk_r>
 8015362:	1c43      	adds	r3, r0, #1
 8015364:	d00a      	beq.n	801537c <sbrk_aligned+0x34>
 8015366:	1cc4      	adds	r4, r0, #3
 8015368:	f024 0403 	bic.w	r4, r4, #3
 801536c:	42a0      	cmp	r0, r4
 801536e:	d007      	beq.n	8015380 <sbrk_aligned+0x38>
 8015370:	1a21      	subs	r1, r4, r0
 8015372:	4628      	mov	r0, r5
 8015374:	f000 f9e0 	bl	8015738 <_sbrk_r>
 8015378:	3001      	adds	r0, #1
 801537a:	d101      	bne.n	8015380 <sbrk_aligned+0x38>
 801537c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8015380:	4620      	mov	r0, r4
 8015382:	bd70      	pop	{r4, r5, r6, pc}
 8015384:	200041a0 	.word	0x200041a0

08015388 <_malloc_r>:
 8015388:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801538c:	1ccd      	adds	r5, r1, #3
 801538e:	f025 0503 	bic.w	r5, r5, #3
 8015392:	3508      	adds	r5, #8
 8015394:	2d0c      	cmp	r5, #12
 8015396:	bf38      	it	cc
 8015398:	250c      	movcc	r5, #12
 801539a:	2d00      	cmp	r5, #0
 801539c:	4607      	mov	r7, r0
 801539e:	db01      	blt.n	80153a4 <_malloc_r+0x1c>
 80153a0:	42a9      	cmp	r1, r5
 80153a2:	d905      	bls.n	80153b0 <_malloc_r+0x28>
 80153a4:	230c      	movs	r3, #12
 80153a6:	603b      	str	r3, [r7, #0]
 80153a8:	2600      	movs	r6, #0
 80153aa:	4630      	mov	r0, r6
 80153ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80153b0:	4e2e      	ldr	r6, [pc, #184]	; (801546c <_malloc_r+0xe4>)
 80153b2:	f000 fa9f 	bl	80158f4 <__malloc_lock>
 80153b6:	6833      	ldr	r3, [r6, #0]
 80153b8:	461c      	mov	r4, r3
 80153ba:	bb34      	cbnz	r4, 801540a <_malloc_r+0x82>
 80153bc:	4629      	mov	r1, r5
 80153be:	4638      	mov	r0, r7
 80153c0:	f7ff ffc2 	bl	8015348 <sbrk_aligned>
 80153c4:	1c43      	adds	r3, r0, #1
 80153c6:	4604      	mov	r4, r0
 80153c8:	d14d      	bne.n	8015466 <_malloc_r+0xde>
 80153ca:	6834      	ldr	r4, [r6, #0]
 80153cc:	4626      	mov	r6, r4
 80153ce:	2e00      	cmp	r6, #0
 80153d0:	d140      	bne.n	8015454 <_malloc_r+0xcc>
 80153d2:	6823      	ldr	r3, [r4, #0]
 80153d4:	4631      	mov	r1, r6
 80153d6:	4638      	mov	r0, r7
 80153d8:	eb04 0803 	add.w	r8, r4, r3
 80153dc:	f000 f9ac 	bl	8015738 <_sbrk_r>
 80153e0:	4580      	cmp	r8, r0
 80153e2:	d13a      	bne.n	801545a <_malloc_r+0xd2>
 80153e4:	6821      	ldr	r1, [r4, #0]
 80153e6:	3503      	adds	r5, #3
 80153e8:	1a6d      	subs	r5, r5, r1
 80153ea:	f025 0503 	bic.w	r5, r5, #3
 80153ee:	3508      	adds	r5, #8
 80153f0:	2d0c      	cmp	r5, #12
 80153f2:	bf38      	it	cc
 80153f4:	250c      	movcc	r5, #12
 80153f6:	4629      	mov	r1, r5
 80153f8:	4638      	mov	r0, r7
 80153fa:	f7ff ffa5 	bl	8015348 <sbrk_aligned>
 80153fe:	3001      	adds	r0, #1
 8015400:	d02b      	beq.n	801545a <_malloc_r+0xd2>
 8015402:	6823      	ldr	r3, [r4, #0]
 8015404:	442b      	add	r3, r5
 8015406:	6023      	str	r3, [r4, #0]
 8015408:	e00e      	b.n	8015428 <_malloc_r+0xa0>
 801540a:	6822      	ldr	r2, [r4, #0]
 801540c:	1b52      	subs	r2, r2, r5
 801540e:	d41e      	bmi.n	801544e <_malloc_r+0xc6>
 8015410:	2a0b      	cmp	r2, #11
 8015412:	d916      	bls.n	8015442 <_malloc_r+0xba>
 8015414:	1961      	adds	r1, r4, r5
 8015416:	42a3      	cmp	r3, r4
 8015418:	6025      	str	r5, [r4, #0]
 801541a:	bf18      	it	ne
 801541c:	6059      	strne	r1, [r3, #4]
 801541e:	6863      	ldr	r3, [r4, #4]
 8015420:	bf08      	it	eq
 8015422:	6031      	streq	r1, [r6, #0]
 8015424:	5162      	str	r2, [r4, r5]
 8015426:	604b      	str	r3, [r1, #4]
 8015428:	4638      	mov	r0, r7
 801542a:	f104 060b 	add.w	r6, r4, #11
 801542e:	f000 fa67 	bl	8015900 <__malloc_unlock>
 8015432:	f026 0607 	bic.w	r6, r6, #7
 8015436:	1d23      	adds	r3, r4, #4
 8015438:	1af2      	subs	r2, r6, r3
 801543a:	d0b6      	beq.n	80153aa <_malloc_r+0x22>
 801543c:	1b9b      	subs	r3, r3, r6
 801543e:	50a3      	str	r3, [r4, r2]
 8015440:	e7b3      	b.n	80153aa <_malloc_r+0x22>
 8015442:	6862      	ldr	r2, [r4, #4]
 8015444:	42a3      	cmp	r3, r4
 8015446:	bf0c      	ite	eq
 8015448:	6032      	streq	r2, [r6, #0]
 801544a:	605a      	strne	r2, [r3, #4]
 801544c:	e7ec      	b.n	8015428 <_malloc_r+0xa0>
 801544e:	4623      	mov	r3, r4
 8015450:	6864      	ldr	r4, [r4, #4]
 8015452:	e7b2      	b.n	80153ba <_malloc_r+0x32>
 8015454:	4634      	mov	r4, r6
 8015456:	6876      	ldr	r6, [r6, #4]
 8015458:	e7b9      	b.n	80153ce <_malloc_r+0x46>
 801545a:	230c      	movs	r3, #12
 801545c:	603b      	str	r3, [r7, #0]
 801545e:	4638      	mov	r0, r7
 8015460:	f000 fa4e 	bl	8015900 <__malloc_unlock>
 8015464:	e7a1      	b.n	80153aa <_malloc_r+0x22>
 8015466:	6025      	str	r5, [r4, #0]
 8015468:	e7de      	b.n	8015428 <_malloc_r+0xa0>
 801546a:	bf00      	nop
 801546c:	2000419c 	.word	0x2000419c

08015470 <__ssputs_r>:
 8015470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015474:	688e      	ldr	r6, [r1, #8]
 8015476:	429e      	cmp	r6, r3
 8015478:	4682      	mov	sl, r0
 801547a:	460c      	mov	r4, r1
 801547c:	4690      	mov	r8, r2
 801547e:	461f      	mov	r7, r3
 8015480:	d838      	bhi.n	80154f4 <__ssputs_r+0x84>
 8015482:	898a      	ldrh	r2, [r1, #12]
 8015484:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015488:	d032      	beq.n	80154f0 <__ssputs_r+0x80>
 801548a:	6825      	ldr	r5, [r4, #0]
 801548c:	6909      	ldr	r1, [r1, #16]
 801548e:	eba5 0901 	sub.w	r9, r5, r1
 8015492:	6965      	ldr	r5, [r4, #20]
 8015494:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015498:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801549c:	3301      	adds	r3, #1
 801549e:	444b      	add	r3, r9
 80154a0:	106d      	asrs	r5, r5, #1
 80154a2:	429d      	cmp	r5, r3
 80154a4:	bf38      	it	cc
 80154a6:	461d      	movcc	r5, r3
 80154a8:	0553      	lsls	r3, r2, #21
 80154aa:	d531      	bpl.n	8015510 <__ssputs_r+0xa0>
 80154ac:	4629      	mov	r1, r5
 80154ae:	f7ff ff6b 	bl	8015388 <_malloc_r>
 80154b2:	4606      	mov	r6, r0
 80154b4:	b950      	cbnz	r0, 80154cc <__ssputs_r+0x5c>
 80154b6:	230c      	movs	r3, #12
 80154b8:	f8ca 3000 	str.w	r3, [sl]
 80154bc:	89a3      	ldrh	r3, [r4, #12]
 80154be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80154c2:	81a3      	strh	r3, [r4, #12]
 80154c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80154c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80154cc:	6921      	ldr	r1, [r4, #16]
 80154ce:	464a      	mov	r2, r9
 80154d0:	f7fc fc1a 	bl	8011d08 <memcpy>
 80154d4:	89a3      	ldrh	r3, [r4, #12]
 80154d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80154da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80154de:	81a3      	strh	r3, [r4, #12]
 80154e0:	6126      	str	r6, [r4, #16]
 80154e2:	6165      	str	r5, [r4, #20]
 80154e4:	444e      	add	r6, r9
 80154e6:	eba5 0509 	sub.w	r5, r5, r9
 80154ea:	6026      	str	r6, [r4, #0]
 80154ec:	60a5      	str	r5, [r4, #8]
 80154ee:	463e      	mov	r6, r7
 80154f0:	42be      	cmp	r6, r7
 80154f2:	d900      	bls.n	80154f6 <__ssputs_r+0x86>
 80154f4:	463e      	mov	r6, r7
 80154f6:	6820      	ldr	r0, [r4, #0]
 80154f8:	4632      	mov	r2, r6
 80154fa:	4641      	mov	r1, r8
 80154fc:	f000 f9e0 	bl	80158c0 <memmove>
 8015500:	68a3      	ldr	r3, [r4, #8]
 8015502:	1b9b      	subs	r3, r3, r6
 8015504:	60a3      	str	r3, [r4, #8]
 8015506:	6823      	ldr	r3, [r4, #0]
 8015508:	4433      	add	r3, r6
 801550a:	6023      	str	r3, [r4, #0]
 801550c:	2000      	movs	r0, #0
 801550e:	e7db      	b.n	80154c8 <__ssputs_r+0x58>
 8015510:	462a      	mov	r2, r5
 8015512:	f000 f9fb 	bl	801590c <_realloc_r>
 8015516:	4606      	mov	r6, r0
 8015518:	2800      	cmp	r0, #0
 801551a:	d1e1      	bne.n	80154e0 <__ssputs_r+0x70>
 801551c:	6921      	ldr	r1, [r4, #16]
 801551e:	4650      	mov	r0, sl
 8015520:	f7ff fec6 	bl	80152b0 <_free_r>
 8015524:	e7c7      	b.n	80154b6 <__ssputs_r+0x46>
	...

08015528 <_svfiprintf_r>:
 8015528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801552c:	4698      	mov	r8, r3
 801552e:	898b      	ldrh	r3, [r1, #12]
 8015530:	061b      	lsls	r3, r3, #24
 8015532:	b09d      	sub	sp, #116	; 0x74
 8015534:	4607      	mov	r7, r0
 8015536:	460d      	mov	r5, r1
 8015538:	4614      	mov	r4, r2
 801553a:	d50e      	bpl.n	801555a <_svfiprintf_r+0x32>
 801553c:	690b      	ldr	r3, [r1, #16]
 801553e:	b963      	cbnz	r3, 801555a <_svfiprintf_r+0x32>
 8015540:	2140      	movs	r1, #64	; 0x40
 8015542:	f7ff ff21 	bl	8015388 <_malloc_r>
 8015546:	6028      	str	r0, [r5, #0]
 8015548:	6128      	str	r0, [r5, #16]
 801554a:	b920      	cbnz	r0, 8015556 <_svfiprintf_r+0x2e>
 801554c:	230c      	movs	r3, #12
 801554e:	603b      	str	r3, [r7, #0]
 8015550:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015554:	e0d1      	b.n	80156fa <_svfiprintf_r+0x1d2>
 8015556:	2340      	movs	r3, #64	; 0x40
 8015558:	616b      	str	r3, [r5, #20]
 801555a:	2300      	movs	r3, #0
 801555c:	9309      	str	r3, [sp, #36]	; 0x24
 801555e:	2320      	movs	r3, #32
 8015560:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015564:	f8cd 800c 	str.w	r8, [sp, #12]
 8015568:	2330      	movs	r3, #48	; 0x30
 801556a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8015714 <_svfiprintf_r+0x1ec>
 801556e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015572:	f04f 0901 	mov.w	r9, #1
 8015576:	4623      	mov	r3, r4
 8015578:	469a      	mov	sl, r3
 801557a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801557e:	b10a      	cbz	r2, 8015584 <_svfiprintf_r+0x5c>
 8015580:	2a25      	cmp	r2, #37	; 0x25
 8015582:	d1f9      	bne.n	8015578 <_svfiprintf_r+0x50>
 8015584:	ebba 0b04 	subs.w	fp, sl, r4
 8015588:	d00b      	beq.n	80155a2 <_svfiprintf_r+0x7a>
 801558a:	465b      	mov	r3, fp
 801558c:	4622      	mov	r2, r4
 801558e:	4629      	mov	r1, r5
 8015590:	4638      	mov	r0, r7
 8015592:	f7ff ff6d 	bl	8015470 <__ssputs_r>
 8015596:	3001      	adds	r0, #1
 8015598:	f000 80aa 	beq.w	80156f0 <_svfiprintf_r+0x1c8>
 801559c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801559e:	445a      	add	r2, fp
 80155a0:	9209      	str	r2, [sp, #36]	; 0x24
 80155a2:	f89a 3000 	ldrb.w	r3, [sl]
 80155a6:	2b00      	cmp	r3, #0
 80155a8:	f000 80a2 	beq.w	80156f0 <_svfiprintf_r+0x1c8>
 80155ac:	2300      	movs	r3, #0
 80155ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80155b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80155b6:	f10a 0a01 	add.w	sl, sl, #1
 80155ba:	9304      	str	r3, [sp, #16]
 80155bc:	9307      	str	r3, [sp, #28]
 80155be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80155c2:	931a      	str	r3, [sp, #104]	; 0x68
 80155c4:	4654      	mov	r4, sl
 80155c6:	2205      	movs	r2, #5
 80155c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80155cc:	4851      	ldr	r0, [pc, #324]	; (8015714 <_svfiprintf_r+0x1ec>)
 80155ce:	f7ea fe07 	bl	80001e0 <memchr>
 80155d2:	9a04      	ldr	r2, [sp, #16]
 80155d4:	b9d8      	cbnz	r0, 801560e <_svfiprintf_r+0xe6>
 80155d6:	06d0      	lsls	r0, r2, #27
 80155d8:	bf44      	itt	mi
 80155da:	2320      	movmi	r3, #32
 80155dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80155e0:	0711      	lsls	r1, r2, #28
 80155e2:	bf44      	itt	mi
 80155e4:	232b      	movmi	r3, #43	; 0x2b
 80155e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80155ea:	f89a 3000 	ldrb.w	r3, [sl]
 80155ee:	2b2a      	cmp	r3, #42	; 0x2a
 80155f0:	d015      	beq.n	801561e <_svfiprintf_r+0xf6>
 80155f2:	9a07      	ldr	r2, [sp, #28]
 80155f4:	4654      	mov	r4, sl
 80155f6:	2000      	movs	r0, #0
 80155f8:	f04f 0c0a 	mov.w	ip, #10
 80155fc:	4621      	mov	r1, r4
 80155fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015602:	3b30      	subs	r3, #48	; 0x30
 8015604:	2b09      	cmp	r3, #9
 8015606:	d94e      	bls.n	80156a6 <_svfiprintf_r+0x17e>
 8015608:	b1b0      	cbz	r0, 8015638 <_svfiprintf_r+0x110>
 801560a:	9207      	str	r2, [sp, #28]
 801560c:	e014      	b.n	8015638 <_svfiprintf_r+0x110>
 801560e:	eba0 0308 	sub.w	r3, r0, r8
 8015612:	fa09 f303 	lsl.w	r3, r9, r3
 8015616:	4313      	orrs	r3, r2
 8015618:	9304      	str	r3, [sp, #16]
 801561a:	46a2      	mov	sl, r4
 801561c:	e7d2      	b.n	80155c4 <_svfiprintf_r+0x9c>
 801561e:	9b03      	ldr	r3, [sp, #12]
 8015620:	1d19      	adds	r1, r3, #4
 8015622:	681b      	ldr	r3, [r3, #0]
 8015624:	9103      	str	r1, [sp, #12]
 8015626:	2b00      	cmp	r3, #0
 8015628:	bfbb      	ittet	lt
 801562a:	425b      	neglt	r3, r3
 801562c:	f042 0202 	orrlt.w	r2, r2, #2
 8015630:	9307      	strge	r3, [sp, #28]
 8015632:	9307      	strlt	r3, [sp, #28]
 8015634:	bfb8      	it	lt
 8015636:	9204      	strlt	r2, [sp, #16]
 8015638:	7823      	ldrb	r3, [r4, #0]
 801563a:	2b2e      	cmp	r3, #46	; 0x2e
 801563c:	d10c      	bne.n	8015658 <_svfiprintf_r+0x130>
 801563e:	7863      	ldrb	r3, [r4, #1]
 8015640:	2b2a      	cmp	r3, #42	; 0x2a
 8015642:	d135      	bne.n	80156b0 <_svfiprintf_r+0x188>
 8015644:	9b03      	ldr	r3, [sp, #12]
 8015646:	1d1a      	adds	r2, r3, #4
 8015648:	681b      	ldr	r3, [r3, #0]
 801564a:	9203      	str	r2, [sp, #12]
 801564c:	2b00      	cmp	r3, #0
 801564e:	bfb8      	it	lt
 8015650:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8015654:	3402      	adds	r4, #2
 8015656:	9305      	str	r3, [sp, #20]
 8015658:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8015724 <_svfiprintf_r+0x1fc>
 801565c:	7821      	ldrb	r1, [r4, #0]
 801565e:	2203      	movs	r2, #3
 8015660:	4650      	mov	r0, sl
 8015662:	f7ea fdbd 	bl	80001e0 <memchr>
 8015666:	b140      	cbz	r0, 801567a <_svfiprintf_r+0x152>
 8015668:	2340      	movs	r3, #64	; 0x40
 801566a:	eba0 000a 	sub.w	r0, r0, sl
 801566e:	fa03 f000 	lsl.w	r0, r3, r0
 8015672:	9b04      	ldr	r3, [sp, #16]
 8015674:	4303      	orrs	r3, r0
 8015676:	3401      	adds	r4, #1
 8015678:	9304      	str	r3, [sp, #16]
 801567a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801567e:	4826      	ldr	r0, [pc, #152]	; (8015718 <_svfiprintf_r+0x1f0>)
 8015680:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015684:	2206      	movs	r2, #6
 8015686:	f7ea fdab 	bl	80001e0 <memchr>
 801568a:	2800      	cmp	r0, #0
 801568c:	d038      	beq.n	8015700 <_svfiprintf_r+0x1d8>
 801568e:	4b23      	ldr	r3, [pc, #140]	; (801571c <_svfiprintf_r+0x1f4>)
 8015690:	bb1b      	cbnz	r3, 80156da <_svfiprintf_r+0x1b2>
 8015692:	9b03      	ldr	r3, [sp, #12]
 8015694:	3307      	adds	r3, #7
 8015696:	f023 0307 	bic.w	r3, r3, #7
 801569a:	3308      	adds	r3, #8
 801569c:	9303      	str	r3, [sp, #12]
 801569e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80156a0:	4433      	add	r3, r6
 80156a2:	9309      	str	r3, [sp, #36]	; 0x24
 80156a4:	e767      	b.n	8015576 <_svfiprintf_r+0x4e>
 80156a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80156aa:	460c      	mov	r4, r1
 80156ac:	2001      	movs	r0, #1
 80156ae:	e7a5      	b.n	80155fc <_svfiprintf_r+0xd4>
 80156b0:	2300      	movs	r3, #0
 80156b2:	3401      	adds	r4, #1
 80156b4:	9305      	str	r3, [sp, #20]
 80156b6:	4619      	mov	r1, r3
 80156b8:	f04f 0c0a 	mov.w	ip, #10
 80156bc:	4620      	mov	r0, r4
 80156be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80156c2:	3a30      	subs	r2, #48	; 0x30
 80156c4:	2a09      	cmp	r2, #9
 80156c6:	d903      	bls.n	80156d0 <_svfiprintf_r+0x1a8>
 80156c8:	2b00      	cmp	r3, #0
 80156ca:	d0c5      	beq.n	8015658 <_svfiprintf_r+0x130>
 80156cc:	9105      	str	r1, [sp, #20]
 80156ce:	e7c3      	b.n	8015658 <_svfiprintf_r+0x130>
 80156d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80156d4:	4604      	mov	r4, r0
 80156d6:	2301      	movs	r3, #1
 80156d8:	e7f0      	b.n	80156bc <_svfiprintf_r+0x194>
 80156da:	ab03      	add	r3, sp, #12
 80156dc:	9300      	str	r3, [sp, #0]
 80156de:	462a      	mov	r2, r5
 80156e0:	4b0f      	ldr	r3, [pc, #60]	; (8015720 <_svfiprintf_r+0x1f8>)
 80156e2:	a904      	add	r1, sp, #16
 80156e4:	4638      	mov	r0, r7
 80156e6:	f7fc fbc5 	bl	8011e74 <_printf_float>
 80156ea:	1c42      	adds	r2, r0, #1
 80156ec:	4606      	mov	r6, r0
 80156ee:	d1d6      	bne.n	801569e <_svfiprintf_r+0x176>
 80156f0:	89ab      	ldrh	r3, [r5, #12]
 80156f2:	065b      	lsls	r3, r3, #25
 80156f4:	f53f af2c 	bmi.w	8015550 <_svfiprintf_r+0x28>
 80156f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80156fa:	b01d      	add	sp, #116	; 0x74
 80156fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015700:	ab03      	add	r3, sp, #12
 8015702:	9300      	str	r3, [sp, #0]
 8015704:	462a      	mov	r2, r5
 8015706:	4b06      	ldr	r3, [pc, #24]	; (8015720 <_svfiprintf_r+0x1f8>)
 8015708:	a904      	add	r1, sp, #16
 801570a:	4638      	mov	r0, r7
 801570c:	f7fc fe56 	bl	80123bc <_printf_i>
 8015710:	e7eb      	b.n	80156ea <_svfiprintf_r+0x1c2>
 8015712:	bf00      	nop
 8015714:	08017fbc 	.word	0x08017fbc
 8015718:	08017fc6 	.word	0x08017fc6
 801571c:	08011e75 	.word	0x08011e75
 8015720:	08015471 	.word	0x08015471
 8015724:	08017fc2 	.word	0x08017fc2

08015728 <nan>:
 8015728:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8015730 <nan+0x8>
 801572c:	4770      	bx	lr
 801572e:	bf00      	nop
 8015730:	00000000 	.word	0x00000000
 8015734:	7ff80000 	.word	0x7ff80000

08015738 <_sbrk_r>:
 8015738:	b538      	push	{r3, r4, r5, lr}
 801573a:	4d06      	ldr	r5, [pc, #24]	; (8015754 <_sbrk_r+0x1c>)
 801573c:	2300      	movs	r3, #0
 801573e:	4604      	mov	r4, r0
 8015740:	4608      	mov	r0, r1
 8015742:	602b      	str	r3, [r5, #0]
 8015744:	f7f0 fb92 	bl	8005e6c <_sbrk>
 8015748:	1c43      	adds	r3, r0, #1
 801574a:	d102      	bne.n	8015752 <_sbrk_r+0x1a>
 801574c:	682b      	ldr	r3, [r5, #0]
 801574e:	b103      	cbz	r3, 8015752 <_sbrk_r+0x1a>
 8015750:	6023      	str	r3, [r4, #0]
 8015752:	bd38      	pop	{r3, r4, r5, pc}
 8015754:	200041a4 	.word	0x200041a4

08015758 <__sread>:
 8015758:	b510      	push	{r4, lr}
 801575a:	460c      	mov	r4, r1
 801575c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015760:	f000 fa5c 	bl	8015c1c <_read_r>
 8015764:	2800      	cmp	r0, #0
 8015766:	bfab      	itete	ge
 8015768:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801576a:	89a3      	ldrhlt	r3, [r4, #12]
 801576c:	181b      	addge	r3, r3, r0
 801576e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8015772:	bfac      	ite	ge
 8015774:	6563      	strge	r3, [r4, #84]	; 0x54
 8015776:	81a3      	strhlt	r3, [r4, #12]
 8015778:	bd10      	pop	{r4, pc}

0801577a <__swrite>:
 801577a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801577e:	461f      	mov	r7, r3
 8015780:	898b      	ldrh	r3, [r1, #12]
 8015782:	05db      	lsls	r3, r3, #23
 8015784:	4605      	mov	r5, r0
 8015786:	460c      	mov	r4, r1
 8015788:	4616      	mov	r6, r2
 801578a:	d505      	bpl.n	8015798 <__swrite+0x1e>
 801578c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015790:	2302      	movs	r3, #2
 8015792:	2200      	movs	r2, #0
 8015794:	f000 f882 	bl	801589c <_lseek_r>
 8015798:	89a3      	ldrh	r3, [r4, #12]
 801579a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801579e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80157a2:	81a3      	strh	r3, [r4, #12]
 80157a4:	4632      	mov	r2, r6
 80157a6:	463b      	mov	r3, r7
 80157a8:	4628      	mov	r0, r5
 80157aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80157ae:	f000 b823 	b.w	80157f8 <_write_r>

080157b2 <__sseek>:
 80157b2:	b510      	push	{r4, lr}
 80157b4:	460c      	mov	r4, r1
 80157b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80157ba:	f000 f86f 	bl	801589c <_lseek_r>
 80157be:	1c43      	adds	r3, r0, #1
 80157c0:	89a3      	ldrh	r3, [r4, #12]
 80157c2:	bf15      	itete	ne
 80157c4:	6560      	strne	r0, [r4, #84]	; 0x54
 80157c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80157ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80157ce:	81a3      	strheq	r3, [r4, #12]
 80157d0:	bf18      	it	ne
 80157d2:	81a3      	strhne	r3, [r4, #12]
 80157d4:	bd10      	pop	{r4, pc}

080157d6 <__sclose>:
 80157d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80157da:	f000 b83d 	b.w	8015858 <_close_r>

080157de <__ascii_wctomb>:
 80157de:	b149      	cbz	r1, 80157f4 <__ascii_wctomb+0x16>
 80157e0:	2aff      	cmp	r2, #255	; 0xff
 80157e2:	bf85      	ittet	hi
 80157e4:	238a      	movhi	r3, #138	; 0x8a
 80157e6:	6003      	strhi	r3, [r0, #0]
 80157e8:	700a      	strbls	r2, [r1, #0]
 80157ea:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80157ee:	bf98      	it	ls
 80157f0:	2001      	movls	r0, #1
 80157f2:	4770      	bx	lr
 80157f4:	4608      	mov	r0, r1
 80157f6:	4770      	bx	lr

080157f8 <_write_r>:
 80157f8:	b538      	push	{r3, r4, r5, lr}
 80157fa:	4d07      	ldr	r5, [pc, #28]	; (8015818 <_write_r+0x20>)
 80157fc:	4604      	mov	r4, r0
 80157fe:	4608      	mov	r0, r1
 8015800:	4611      	mov	r1, r2
 8015802:	2200      	movs	r2, #0
 8015804:	602a      	str	r2, [r5, #0]
 8015806:	461a      	mov	r2, r3
 8015808:	f7f0 fadf 	bl	8005dca <_write>
 801580c:	1c43      	adds	r3, r0, #1
 801580e:	d102      	bne.n	8015816 <_write_r+0x1e>
 8015810:	682b      	ldr	r3, [r5, #0]
 8015812:	b103      	cbz	r3, 8015816 <_write_r+0x1e>
 8015814:	6023      	str	r3, [r4, #0]
 8015816:	bd38      	pop	{r3, r4, r5, pc}
 8015818:	200041a4 	.word	0x200041a4

0801581c <__assert_func>:
 801581c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801581e:	4614      	mov	r4, r2
 8015820:	461a      	mov	r2, r3
 8015822:	4b09      	ldr	r3, [pc, #36]	; (8015848 <__assert_func+0x2c>)
 8015824:	681b      	ldr	r3, [r3, #0]
 8015826:	4605      	mov	r5, r0
 8015828:	68d8      	ldr	r0, [r3, #12]
 801582a:	b14c      	cbz	r4, 8015840 <__assert_func+0x24>
 801582c:	4b07      	ldr	r3, [pc, #28]	; (801584c <__assert_func+0x30>)
 801582e:	9100      	str	r1, [sp, #0]
 8015830:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015834:	4906      	ldr	r1, [pc, #24]	; (8015850 <__assert_func+0x34>)
 8015836:	462b      	mov	r3, r5
 8015838:	f000 f81e 	bl	8015878 <fiprintf>
 801583c:	f000 fac0 	bl	8015dc0 <abort>
 8015840:	4b04      	ldr	r3, [pc, #16]	; (8015854 <__assert_func+0x38>)
 8015842:	461c      	mov	r4, r3
 8015844:	e7f3      	b.n	801582e <__assert_func+0x12>
 8015846:	bf00      	nop
 8015848:	2000024c 	.word	0x2000024c
 801584c:	08017fcd 	.word	0x08017fcd
 8015850:	08017fda 	.word	0x08017fda
 8015854:	08018008 	.word	0x08018008

08015858 <_close_r>:
 8015858:	b538      	push	{r3, r4, r5, lr}
 801585a:	4d06      	ldr	r5, [pc, #24]	; (8015874 <_close_r+0x1c>)
 801585c:	2300      	movs	r3, #0
 801585e:	4604      	mov	r4, r0
 8015860:	4608      	mov	r0, r1
 8015862:	602b      	str	r3, [r5, #0]
 8015864:	f7f0 facd 	bl	8005e02 <_close>
 8015868:	1c43      	adds	r3, r0, #1
 801586a:	d102      	bne.n	8015872 <_close_r+0x1a>
 801586c:	682b      	ldr	r3, [r5, #0]
 801586e:	b103      	cbz	r3, 8015872 <_close_r+0x1a>
 8015870:	6023      	str	r3, [r4, #0]
 8015872:	bd38      	pop	{r3, r4, r5, pc}
 8015874:	200041a4 	.word	0x200041a4

08015878 <fiprintf>:
 8015878:	b40e      	push	{r1, r2, r3}
 801587a:	b503      	push	{r0, r1, lr}
 801587c:	4601      	mov	r1, r0
 801587e:	ab03      	add	r3, sp, #12
 8015880:	4805      	ldr	r0, [pc, #20]	; (8015898 <fiprintf+0x20>)
 8015882:	f853 2b04 	ldr.w	r2, [r3], #4
 8015886:	6800      	ldr	r0, [r0, #0]
 8015888:	9301      	str	r3, [sp, #4]
 801588a:	f000 f897 	bl	80159bc <_vfiprintf_r>
 801588e:	b002      	add	sp, #8
 8015890:	f85d eb04 	ldr.w	lr, [sp], #4
 8015894:	b003      	add	sp, #12
 8015896:	4770      	bx	lr
 8015898:	2000024c 	.word	0x2000024c

0801589c <_lseek_r>:
 801589c:	b538      	push	{r3, r4, r5, lr}
 801589e:	4d07      	ldr	r5, [pc, #28]	; (80158bc <_lseek_r+0x20>)
 80158a0:	4604      	mov	r4, r0
 80158a2:	4608      	mov	r0, r1
 80158a4:	4611      	mov	r1, r2
 80158a6:	2200      	movs	r2, #0
 80158a8:	602a      	str	r2, [r5, #0]
 80158aa:	461a      	mov	r2, r3
 80158ac:	f7f0 fad0 	bl	8005e50 <_lseek>
 80158b0:	1c43      	adds	r3, r0, #1
 80158b2:	d102      	bne.n	80158ba <_lseek_r+0x1e>
 80158b4:	682b      	ldr	r3, [r5, #0]
 80158b6:	b103      	cbz	r3, 80158ba <_lseek_r+0x1e>
 80158b8:	6023      	str	r3, [r4, #0]
 80158ba:	bd38      	pop	{r3, r4, r5, pc}
 80158bc:	200041a4 	.word	0x200041a4

080158c0 <memmove>:
 80158c0:	4288      	cmp	r0, r1
 80158c2:	b510      	push	{r4, lr}
 80158c4:	eb01 0402 	add.w	r4, r1, r2
 80158c8:	d902      	bls.n	80158d0 <memmove+0x10>
 80158ca:	4284      	cmp	r4, r0
 80158cc:	4623      	mov	r3, r4
 80158ce:	d807      	bhi.n	80158e0 <memmove+0x20>
 80158d0:	1e43      	subs	r3, r0, #1
 80158d2:	42a1      	cmp	r1, r4
 80158d4:	d008      	beq.n	80158e8 <memmove+0x28>
 80158d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80158da:	f803 2f01 	strb.w	r2, [r3, #1]!
 80158de:	e7f8      	b.n	80158d2 <memmove+0x12>
 80158e0:	4402      	add	r2, r0
 80158e2:	4601      	mov	r1, r0
 80158e4:	428a      	cmp	r2, r1
 80158e6:	d100      	bne.n	80158ea <memmove+0x2a>
 80158e8:	bd10      	pop	{r4, pc}
 80158ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80158ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80158f2:	e7f7      	b.n	80158e4 <memmove+0x24>

080158f4 <__malloc_lock>:
 80158f4:	4801      	ldr	r0, [pc, #4]	; (80158fc <__malloc_lock+0x8>)
 80158f6:	f7fe bfe6 	b.w	80148c6 <__retarget_lock_acquire_recursive>
 80158fa:	bf00      	nop
 80158fc:	20004198 	.word	0x20004198

08015900 <__malloc_unlock>:
 8015900:	4801      	ldr	r0, [pc, #4]	; (8015908 <__malloc_unlock+0x8>)
 8015902:	f7fe bfe1 	b.w	80148c8 <__retarget_lock_release_recursive>
 8015906:	bf00      	nop
 8015908:	20004198 	.word	0x20004198

0801590c <_realloc_r>:
 801590c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015910:	4680      	mov	r8, r0
 8015912:	4614      	mov	r4, r2
 8015914:	460e      	mov	r6, r1
 8015916:	b921      	cbnz	r1, 8015922 <_realloc_r+0x16>
 8015918:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801591c:	4611      	mov	r1, r2
 801591e:	f7ff bd33 	b.w	8015388 <_malloc_r>
 8015922:	b92a      	cbnz	r2, 8015930 <_realloc_r+0x24>
 8015924:	f7ff fcc4 	bl	80152b0 <_free_r>
 8015928:	4625      	mov	r5, r4
 801592a:	4628      	mov	r0, r5
 801592c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015930:	f000 fc6a 	bl	8016208 <_malloc_usable_size_r>
 8015934:	4284      	cmp	r4, r0
 8015936:	4607      	mov	r7, r0
 8015938:	d802      	bhi.n	8015940 <_realloc_r+0x34>
 801593a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801593e:	d812      	bhi.n	8015966 <_realloc_r+0x5a>
 8015940:	4621      	mov	r1, r4
 8015942:	4640      	mov	r0, r8
 8015944:	f7ff fd20 	bl	8015388 <_malloc_r>
 8015948:	4605      	mov	r5, r0
 801594a:	2800      	cmp	r0, #0
 801594c:	d0ed      	beq.n	801592a <_realloc_r+0x1e>
 801594e:	42bc      	cmp	r4, r7
 8015950:	4622      	mov	r2, r4
 8015952:	4631      	mov	r1, r6
 8015954:	bf28      	it	cs
 8015956:	463a      	movcs	r2, r7
 8015958:	f7fc f9d6 	bl	8011d08 <memcpy>
 801595c:	4631      	mov	r1, r6
 801595e:	4640      	mov	r0, r8
 8015960:	f7ff fca6 	bl	80152b0 <_free_r>
 8015964:	e7e1      	b.n	801592a <_realloc_r+0x1e>
 8015966:	4635      	mov	r5, r6
 8015968:	e7df      	b.n	801592a <_realloc_r+0x1e>

0801596a <__sfputc_r>:
 801596a:	6893      	ldr	r3, [r2, #8]
 801596c:	3b01      	subs	r3, #1
 801596e:	2b00      	cmp	r3, #0
 8015970:	b410      	push	{r4}
 8015972:	6093      	str	r3, [r2, #8]
 8015974:	da08      	bge.n	8015988 <__sfputc_r+0x1e>
 8015976:	6994      	ldr	r4, [r2, #24]
 8015978:	42a3      	cmp	r3, r4
 801597a:	db01      	blt.n	8015980 <__sfputc_r+0x16>
 801597c:	290a      	cmp	r1, #10
 801597e:	d103      	bne.n	8015988 <__sfputc_r+0x1e>
 8015980:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015984:	f000 b95c 	b.w	8015c40 <__swbuf_r>
 8015988:	6813      	ldr	r3, [r2, #0]
 801598a:	1c58      	adds	r0, r3, #1
 801598c:	6010      	str	r0, [r2, #0]
 801598e:	7019      	strb	r1, [r3, #0]
 8015990:	4608      	mov	r0, r1
 8015992:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015996:	4770      	bx	lr

08015998 <__sfputs_r>:
 8015998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801599a:	4606      	mov	r6, r0
 801599c:	460f      	mov	r7, r1
 801599e:	4614      	mov	r4, r2
 80159a0:	18d5      	adds	r5, r2, r3
 80159a2:	42ac      	cmp	r4, r5
 80159a4:	d101      	bne.n	80159aa <__sfputs_r+0x12>
 80159a6:	2000      	movs	r0, #0
 80159a8:	e007      	b.n	80159ba <__sfputs_r+0x22>
 80159aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80159ae:	463a      	mov	r2, r7
 80159b0:	4630      	mov	r0, r6
 80159b2:	f7ff ffda 	bl	801596a <__sfputc_r>
 80159b6:	1c43      	adds	r3, r0, #1
 80159b8:	d1f3      	bne.n	80159a2 <__sfputs_r+0xa>
 80159ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080159bc <_vfiprintf_r>:
 80159bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159c0:	460d      	mov	r5, r1
 80159c2:	b09d      	sub	sp, #116	; 0x74
 80159c4:	4614      	mov	r4, r2
 80159c6:	4698      	mov	r8, r3
 80159c8:	4606      	mov	r6, r0
 80159ca:	b118      	cbz	r0, 80159d4 <_vfiprintf_r+0x18>
 80159cc:	6983      	ldr	r3, [r0, #24]
 80159ce:	b90b      	cbnz	r3, 80159d4 <_vfiprintf_r+0x18>
 80159d0:	f000 fb18 	bl	8016004 <__sinit>
 80159d4:	4b89      	ldr	r3, [pc, #548]	; (8015bfc <_vfiprintf_r+0x240>)
 80159d6:	429d      	cmp	r5, r3
 80159d8:	d11b      	bne.n	8015a12 <_vfiprintf_r+0x56>
 80159da:	6875      	ldr	r5, [r6, #4]
 80159dc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80159de:	07d9      	lsls	r1, r3, #31
 80159e0:	d405      	bmi.n	80159ee <_vfiprintf_r+0x32>
 80159e2:	89ab      	ldrh	r3, [r5, #12]
 80159e4:	059a      	lsls	r2, r3, #22
 80159e6:	d402      	bmi.n	80159ee <_vfiprintf_r+0x32>
 80159e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80159ea:	f7fe ff6c 	bl	80148c6 <__retarget_lock_acquire_recursive>
 80159ee:	89ab      	ldrh	r3, [r5, #12]
 80159f0:	071b      	lsls	r3, r3, #28
 80159f2:	d501      	bpl.n	80159f8 <_vfiprintf_r+0x3c>
 80159f4:	692b      	ldr	r3, [r5, #16]
 80159f6:	b9eb      	cbnz	r3, 8015a34 <_vfiprintf_r+0x78>
 80159f8:	4629      	mov	r1, r5
 80159fa:	4630      	mov	r0, r6
 80159fc:	f000 f972 	bl	8015ce4 <__swsetup_r>
 8015a00:	b1c0      	cbz	r0, 8015a34 <_vfiprintf_r+0x78>
 8015a02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8015a04:	07dc      	lsls	r4, r3, #31
 8015a06:	d50e      	bpl.n	8015a26 <_vfiprintf_r+0x6a>
 8015a08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015a0c:	b01d      	add	sp, #116	; 0x74
 8015a0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a12:	4b7b      	ldr	r3, [pc, #492]	; (8015c00 <_vfiprintf_r+0x244>)
 8015a14:	429d      	cmp	r5, r3
 8015a16:	d101      	bne.n	8015a1c <_vfiprintf_r+0x60>
 8015a18:	68b5      	ldr	r5, [r6, #8]
 8015a1a:	e7df      	b.n	80159dc <_vfiprintf_r+0x20>
 8015a1c:	4b79      	ldr	r3, [pc, #484]	; (8015c04 <_vfiprintf_r+0x248>)
 8015a1e:	429d      	cmp	r5, r3
 8015a20:	bf08      	it	eq
 8015a22:	68f5      	ldreq	r5, [r6, #12]
 8015a24:	e7da      	b.n	80159dc <_vfiprintf_r+0x20>
 8015a26:	89ab      	ldrh	r3, [r5, #12]
 8015a28:	0598      	lsls	r0, r3, #22
 8015a2a:	d4ed      	bmi.n	8015a08 <_vfiprintf_r+0x4c>
 8015a2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8015a2e:	f7fe ff4b 	bl	80148c8 <__retarget_lock_release_recursive>
 8015a32:	e7e9      	b.n	8015a08 <_vfiprintf_r+0x4c>
 8015a34:	2300      	movs	r3, #0
 8015a36:	9309      	str	r3, [sp, #36]	; 0x24
 8015a38:	2320      	movs	r3, #32
 8015a3a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015a3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8015a42:	2330      	movs	r3, #48	; 0x30
 8015a44:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8015c08 <_vfiprintf_r+0x24c>
 8015a48:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015a4c:	f04f 0901 	mov.w	r9, #1
 8015a50:	4623      	mov	r3, r4
 8015a52:	469a      	mov	sl, r3
 8015a54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015a58:	b10a      	cbz	r2, 8015a5e <_vfiprintf_r+0xa2>
 8015a5a:	2a25      	cmp	r2, #37	; 0x25
 8015a5c:	d1f9      	bne.n	8015a52 <_vfiprintf_r+0x96>
 8015a5e:	ebba 0b04 	subs.w	fp, sl, r4
 8015a62:	d00b      	beq.n	8015a7c <_vfiprintf_r+0xc0>
 8015a64:	465b      	mov	r3, fp
 8015a66:	4622      	mov	r2, r4
 8015a68:	4629      	mov	r1, r5
 8015a6a:	4630      	mov	r0, r6
 8015a6c:	f7ff ff94 	bl	8015998 <__sfputs_r>
 8015a70:	3001      	adds	r0, #1
 8015a72:	f000 80aa 	beq.w	8015bca <_vfiprintf_r+0x20e>
 8015a76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015a78:	445a      	add	r2, fp
 8015a7a:	9209      	str	r2, [sp, #36]	; 0x24
 8015a7c:	f89a 3000 	ldrb.w	r3, [sl]
 8015a80:	2b00      	cmp	r3, #0
 8015a82:	f000 80a2 	beq.w	8015bca <_vfiprintf_r+0x20e>
 8015a86:	2300      	movs	r3, #0
 8015a88:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8015a8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015a90:	f10a 0a01 	add.w	sl, sl, #1
 8015a94:	9304      	str	r3, [sp, #16]
 8015a96:	9307      	str	r3, [sp, #28]
 8015a98:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015a9c:	931a      	str	r3, [sp, #104]	; 0x68
 8015a9e:	4654      	mov	r4, sl
 8015aa0:	2205      	movs	r2, #5
 8015aa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015aa6:	4858      	ldr	r0, [pc, #352]	; (8015c08 <_vfiprintf_r+0x24c>)
 8015aa8:	f7ea fb9a 	bl	80001e0 <memchr>
 8015aac:	9a04      	ldr	r2, [sp, #16]
 8015aae:	b9d8      	cbnz	r0, 8015ae8 <_vfiprintf_r+0x12c>
 8015ab0:	06d1      	lsls	r1, r2, #27
 8015ab2:	bf44      	itt	mi
 8015ab4:	2320      	movmi	r3, #32
 8015ab6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015aba:	0713      	lsls	r3, r2, #28
 8015abc:	bf44      	itt	mi
 8015abe:	232b      	movmi	r3, #43	; 0x2b
 8015ac0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015ac4:	f89a 3000 	ldrb.w	r3, [sl]
 8015ac8:	2b2a      	cmp	r3, #42	; 0x2a
 8015aca:	d015      	beq.n	8015af8 <_vfiprintf_r+0x13c>
 8015acc:	9a07      	ldr	r2, [sp, #28]
 8015ace:	4654      	mov	r4, sl
 8015ad0:	2000      	movs	r0, #0
 8015ad2:	f04f 0c0a 	mov.w	ip, #10
 8015ad6:	4621      	mov	r1, r4
 8015ad8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015adc:	3b30      	subs	r3, #48	; 0x30
 8015ade:	2b09      	cmp	r3, #9
 8015ae0:	d94e      	bls.n	8015b80 <_vfiprintf_r+0x1c4>
 8015ae2:	b1b0      	cbz	r0, 8015b12 <_vfiprintf_r+0x156>
 8015ae4:	9207      	str	r2, [sp, #28]
 8015ae6:	e014      	b.n	8015b12 <_vfiprintf_r+0x156>
 8015ae8:	eba0 0308 	sub.w	r3, r0, r8
 8015aec:	fa09 f303 	lsl.w	r3, r9, r3
 8015af0:	4313      	orrs	r3, r2
 8015af2:	9304      	str	r3, [sp, #16]
 8015af4:	46a2      	mov	sl, r4
 8015af6:	e7d2      	b.n	8015a9e <_vfiprintf_r+0xe2>
 8015af8:	9b03      	ldr	r3, [sp, #12]
 8015afa:	1d19      	adds	r1, r3, #4
 8015afc:	681b      	ldr	r3, [r3, #0]
 8015afe:	9103      	str	r1, [sp, #12]
 8015b00:	2b00      	cmp	r3, #0
 8015b02:	bfbb      	ittet	lt
 8015b04:	425b      	neglt	r3, r3
 8015b06:	f042 0202 	orrlt.w	r2, r2, #2
 8015b0a:	9307      	strge	r3, [sp, #28]
 8015b0c:	9307      	strlt	r3, [sp, #28]
 8015b0e:	bfb8      	it	lt
 8015b10:	9204      	strlt	r2, [sp, #16]
 8015b12:	7823      	ldrb	r3, [r4, #0]
 8015b14:	2b2e      	cmp	r3, #46	; 0x2e
 8015b16:	d10c      	bne.n	8015b32 <_vfiprintf_r+0x176>
 8015b18:	7863      	ldrb	r3, [r4, #1]
 8015b1a:	2b2a      	cmp	r3, #42	; 0x2a
 8015b1c:	d135      	bne.n	8015b8a <_vfiprintf_r+0x1ce>
 8015b1e:	9b03      	ldr	r3, [sp, #12]
 8015b20:	1d1a      	adds	r2, r3, #4
 8015b22:	681b      	ldr	r3, [r3, #0]
 8015b24:	9203      	str	r2, [sp, #12]
 8015b26:	2b00      	cmp	r3, #0
 8015b28:	bfb8      	it	lt
 8015b2a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8015b2e:	3402      	adds	r4, #2
 8015b30:	9305      	str	r3, [sp, #20]
 8015b32:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8015c18 <_vfiprintf_r+0x25c>
 8015b36:	7821      	ldrb	r1, [r4, #0]
 8015b38:	2203      	movs	r2, #3
 8015b3a:	4650      	mov	r0, sl
 8015b3c:	f7ea fb50 	bl	80001e0 <memchr>
 8015b40:	b140      	cbz	r0, 8015b54 <_vfiprintf_r+0x198>
 8015b42:	2340      	movs	r3, #64	; 0x40
 8015b44:	eba0 000a 	sub.w	r0, r0, sl
 8015b48:	fa03 f000 	lsl.w	r0, r3, r0
 8015b4c:	9b04      	ldr	r3, [sp, #16]
 8015b4e:	4303      	orrs	r3, r0
 8015b50:	3401      	adds	r4, #1
 8015b52:	9304      	str	r3, [sp, #16]
 8015b54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015b58:	482c      	ldr	r0, [pc, #176]	; (8015c0c <_vfiprintf_r+0x250>)
 8015b5a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015b5e:	2206      	movs	r2, #6
 8015b60:	f7ea fb3e 	bl	80001e0 <memchr>
 8015b64:	2800      	cmp	r0, #0
 8015b66:	d03f      	beq.n	8015be8 <_vfiprintf_r+0x22c>
 8015b68:	4b29      	ldr	r3, [pc, #164]	; (8015c10 <_vfiprintf_r+0x254>)
 8015b6a:	bb1b      	cbnz	r3, 8015bb4 <_vfiprintf_r+0x1f8>
 8015b6c:	9b03      	ldr	r3, [sp, #12]
 8015b6e:	3307      	adds	r3, #7
 8015b70:	f023 0307 	bic.w	r3, r3, #7
 8015b74:	3308      	adds	r3, #8
 8015b76:	9303      	str	r3, [sp, #12]
 8015b78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015b7a:	443b      	add	r3, r7
 8015b7c:	9309      	str	r3, [sp, #36]	; 0x24
 8015b7e:	e767      	b.n	8015a50 <_vfiprintf_r+0x94>
 8015b80:	fb0c 3202 	mla	r2, ip, r2, r3
 8015b84:	460c      	mov	r4, r1
 8015b86:	2001      	movs	r0, #1
 8015b88:	e7a5      	b.n	8015ad6 <_vfiprintf_r+0x11a>
 8015b8a:	2300      	movs	r3, #0
 8015b8c:	3401      	adds	r4, #1
 8015b8e:	9305      	str	r3, [sp, #20]
 8015b90:	4619      	mov	r1, r3
 8015b92:	f04f 0c0a 	mov.w	ip, #10
 8015b96:	4620      	mov	r0, r4
 8015b98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015b9c:	3a30      	subs	r2, #48	; 0x30
 8015b9e:	2a09      	cmp	r2, #9
 8015ba0:	d903      	bls.n	8015baa <_vfiprintf_r+0x1ee>
 8015ba2:	2b00      	cmp	r3, #0
 8015ba4:	d0c5      	beq.n	8015b32 <_vfiprintf_r+0x176>
 8015ba6:	9105      	str	r1, [sp, #20]
 8015ba8:	e7c3      	b.n	8015b32 <_vfiprintf_r+0x176>
 8015baa:	fb0c 2101 	mla	r1, ip, r1, r2
 8015bae:	4604      	mov	r4, r0
 8015bb0:	2301      	movs	r3, #1
 8015bb2:	e7f0      	b.n	8015b96 <_vfiprintf_r+0x1da>
 8015bb4:	ab03      	add	r3, sp, #12
 8015bb6:	9300      	str	r3, [sp, #0]
 8015bb8:	462a      	mov	r2, r5
 8015bba:	4b16      	ldr	r3, [pc, #88]	; (8015c14 <_vfiprintf_r+0x258>)
 8015bbc:	a904      	add	r1, sp, #16
 8015bbe:	4630      	mov	r0, r6
 8015bc0:	f7fc f958 	bl	8011e74 <_printf_float>
 8015bc4:	4607      	mov	r7, r0
 8015bc6:	1c78      	adds	r0, r7, #1
 8015bc8:	d1d6      	bne.n	8015b78 <_vfiprintf_r+0x1bc>
 8015bca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8015bcc:	07d9      	lsls	r1, r3, #31
 8015bce:	d405      	bmi.n	8015bdc <_vfiprintf_r+0x220>
 8015bd0:	89ab      	ldrh	r3, [r5, #12]
 8015bd2:	059a      	lsls	r2, r3, #22
 8015bd4:	d402      	bmi.n	8015bdc <_vfiprintf_r+0x220>
 8015bd6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8015bd8:	f7fe fe76 	bl	80148c8 <__retarget_lock_release_recursive>
 8015bdc:	89ab      	ldrh	r3, [r5, #12]
 8015bde:	065b      	lsls	r3, r3, #25
 8015be0:	f53f af12 	bmi.w	8015a08 <_vfiprintf_r+0x4c>
 8015be4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015be6:	e711      	b.n	8015a0c <_vfiprintf_r+0x50>
 8015be8:	ab03      	add	r3, sp, #12
 8015bea:	9300      	str	r3, [sp, #0]
 8015bec:	462a      	mov	r2, r5
 8015bee:	4b09      	ldr	r3, [pc, #36]	; (8015c14 <_vfiprintf_r+0x258>)
 8015bf0:	a904      	add	r1, sp, #16
 8015bf2:	4630      	mov	r0, r6
 8015bf4:	f7fc fbe2 	bl	80123bc <_printf_i>
 8015bf8:	e7e4      	b.n	8015bc4 <_vfiprintf_r+0x208>
 8015bfa:	bf00      	nop
 8015bfc:	0801802c 	.word	0x0801802c
 8015c00:	0801804c 	.word	0x0801804c
 8015c04:	0801800c 	.word	0x0801800c
 8015c08:	08017fbc 	.word	0x08017fbc
 8015c0c:	08017fc6 	.word	0x08017fc6
 8015c10:	08011e75 	.word	0x08011e75
 8015c14:	08015999 	.word	0x08015999
 8015c18:	08017fc2 	.word	0x08017fc2

08015c1c <_read_r>:
 8015c1c:	b538      	push	{r3, r4, r5, lr}
 8015c1e:	4d07      	ldr	r5, [pc, #28]	; (8015c3c <_read_r+0x20>)
 8015c20:	4604      	mov	r4, r0
 8015c22:	4608      	mov	r0, r1
 8015c24:	4611      	mov	r1, r2
 8015c26:	2200      	movs	r2, #0
 8015c28:	602a      	str	r2, [r5, #0]
 8015c2a:	461a      	mov	r2, r3
 8015c2c:	f7f0 f8b0 	bl	8005d90 <_read>
 8015c30:	1c43      	adds	r3, r0, #1
 8015c32:	d102      	bne.n	8015c3a <_read_r+0x1e>
 8015c34:	682b      	ldr	r3, [r5, #0]
 8015c36:	b103      	cbz	r3, 8015c3a <_read_r+0x1e>
 8015c38:	6023      	str	r3, [r4, #0]
 8015c3a:	bd38      	pop	{r3, r4, r5, pc}
 8015c3c:	200041a4 	.word	0x200041a4

08015c40 <__swbuf_r>:
 8015c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015c42:	460e      	mov	r6, r1
 8015c44:	4614      	mov	r4, r2
 8015c46:	4605      	mov	r5, r0
 8015c48:	b118      	cbz	r0, 8015c52 <__swbuf_r+0x12>
 8015c4a:	6983      	ldr	r3, [r0, #24]
 8015c4c:	b90b      	cbnz	r3, 8015c52 <__swbuf_r+0x12>
 8015c4e:	f000 f9d9 	bl	8016004 <__sinit>
 8015c52:	4b21      	ldr	r3, [pc, #132]	; (8015cd8 <__swbuf_r+0x98>)
 8015c54:	429c      	cmp	r4, r3
 8015c56:	d12b      	bne.n	8015cb0 <__swbuf_r+0x70>
 8015c58:	686c      	ldr	r4, [r5, #4]
 8015c5a:	69a3      	ldr	r3, [r4, #24]
 8015c5c:	60a3      	str	r3, [r4, #8]
 8015c5e:	89a3      	ldrh	r3, [r4, #12]
 8015c60:	071a      	lsls	r2, r3, #28
 8015c62:	d52f      	bpl.n	8015cc4 <__swbuf_r+0x84>
 8015c64:	6923      	ldr	r3, [r4, #16]
 8015c66:	b36b      	cbz	r3, 8015cc4 <__swbuf_r+0x84>
 8015c68:	6923      	ldr	r3, [r4, #16]
 8015c6a:	6820      	ldr	r0, [r4, #0]
 8015c6c:	1ac0      	subs	r0, r0, r3
 8015c6e:	6963      	ldr	r3, [r4, #20]
 8015c70:	b2f6      	uxtb	r6, r6
 8015c72:	4283      	cmp	r3, r0
 8015c74:	4637      	mov	r7, r6
 8015c76:	dc04      	bgt.n	8015c82 <__swbuf_r+0x42>
 8015c78:	4621      	mov	r1, r4
 8015c7a:	4628      	mov	r0, r5
 8015c7c:	f000 f92e 	bl	8015edc <_fflush_r>
 8015c80:	bb30      	cbnz	r0, 8015cd0 <__swbuf_r+0x90>
 8015c82:	68a3      	ldr	r3, [r4, #8]
 8015c84:	3b01      	subs	r3, #1
 8015c86:	60a3      	str	r3, [r4, #8]
 8015c88:	6823      	ldr	r3, [r4, #0]
 8015c8a:	1c5a      	adds	r2, r3, #1
 8015c8c:	6022      	str	r2, [r4, #0]
 8015c8e:	701e      	strb	r6, [r3, #0]
 8015c90:	6963      	ldr	r3, [r4, #20]
 8015c92:	3001      	adds	r0, #1
 8015c94:	4283      	cmp	r3, r0
 8015c96:	d004      	beq.n	8015ca2 <__swbuf_r+0x62>
 8015c98:	89a3      	ldrh	r3, [r4, #12]
 8015c9a:	07db      	lsls	r3, r3, #31
 8015c9c:	d506      	bpl.n	8015cac <__swbuf_r+0x6c>
 8015c9e:	2e0a      	cmp	r6, #10
 8015ca0:	d104      	bne.n	8015cac <__swbuf_r+0x6c>
 8015ca2:	4621      	mov	r1, r4
 8015ca4:	4628      	mov	r0, r5
 8015ca6:	f000 f919 	bl	8015edc <_fflush_r>
 8015caa:	b988      	cbnz	r0, 8015cd0 <__swbuf_r+0x90>
 8015cac:	4638      	mov	r0, r7
 8015cae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015cb0:	4b0a      	ldr	r3, [pc, #40]	; (8015cdc <__swbuf_r+0x9c>)
 8015cb2:	429c      	cmp	r4, r3
 8015cb4:	d101      	bne.n	8015cba <__swbuf_r+0x7a>
 8015cb6:	68ac      	ldr	r4, [r5, #8]
 8015cb8:	e7cf      	b.n	8015c5a <__swbuf_r+0x1a>
 8015cba:	4b09      	ldr	r3, [pc, #36]	; (8015ce0 <__swbuf_r+0xa0>)
 8015cbc:	429c      	cmp	r4, r3
 8015cbe:	bf08      	it	eq
 8015cc0:	68ec      	ldreq	r4, [r5, #12]
 8015cc2:	e7ca      	b.n	8015c5a <__swbuf_r+0x1a>
 8015cc4:	4621      	mov	r1, r4
 8015cc6:	4628      	mov	r0, r5
 8015cc8:	f000 f80c 	bl	8015ce4 <__swsetup_r>
 8015ccc:	2800      	cmp	r0, #0
 8015cce:	d0cb      	beq.n	8015c68 <__swbuf_r+0x28>
 8015cd0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8015cd4:	e7ea      	b.n	8015cac <__swbuf_r+0x6c>
 8015cd6:	bf00      	nop
 8015cd8:	0801802c 	.word	0x0801802c
 8015cdc:	0801804c 	.word	0x0801804c
 8015ce0:	0801800c 	.word	0x0801800c

08015ce4 <__swsetup_r>:
 8015ce4:	4b32      	ldr	r3, [pc, #200]	; (8015db0 <__swsetup_r+0xcc>)
 8015ce6:	b570      	push	{r4, r5, r6, lr}
 8015ce8:	681d      	ldr	r5, [r3, #0]
 8015cea:	4606      	mov	r6, r0
 8015cec:	460c      	mov	r4, r1
 8015cee:	b125      	cbz	r5, 8015cfa <__swsetup_r+0x16>
 8015cf0:	69ab      	ldr	r3, [r5, #24]
 8015cf2:	b913      	cbnz	r3, 8015cfa <__swsetup_r+0x16>
 8015cf4:	4628      	mov	r0, r5
 8015cf6:	f000 f985 	bl	8016004 <__sinit>
 8015cfa:	4b2e      	ldr	r3, [pc, #184]	; (8015db4 <__swsetup_r+0xd0>)
 8015cfc:	429c      	cmp	r4, r3
 8015cfe:	d10f      	bne.n	8015d20 <__swsetup_r+0x3c>
 8015d00:	686c      	ldr	r4, [r5, #4]
 8015d02:	89a3      	ldrh	r3, [r4, #12]
 8015d04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8015d08:	0719      	lsls	r1, r3, #28
 8015d0a:	d42c      	bmi.n	8015d66 <__swsetup_r+0x82>
 8015d0c:	06dd      	lsls	r5, r3, #27
 8015d0e:	d411      	bmi.n	8015d34 <__swsetup_r+0x50>
 8015d10:	2309      	movs	r3, #9
 8015d12:	6033      	str	r3, [r6, #0]
 8015d14:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8015d18:	81a3      	strh	r3, [r4, #12]
 8015d1a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015d1e:	e03e      	b.n	8015d9e <__swsetup_r+0xba>
 8015d20:	4b25      	ldr	r3, [pc, #148]	; (8015db8 <__swsetup_r+0xd4>)
 8015d22:	429c      	cmp	r4, r3
 8015d24:	d101      	bne.n	8015d2a <__swsetup_r+0x46>
 8015d26:	68ac      	ldr	r4, [r5, #8]
 8015d28:	e7eb      	b.n	8015d02 <__swsetup_r+0x1e>
 8015d2a:	4b24      	ldr	r3, [pc, #144]	; (8015dbc <__swsetup_r+0xd8>)
 8015d2c:	429c      	cmp	r4, r3
 8015d2e:	bf08      	it	eq
 8015d30:	68ec      	ldreq	r4, [r5, #12]
 8015d32:	e7e6      	b.n	8015d02 <__swsetup_r+0x1e>
 8015d34:	0758      	lsls	r0, r3, #29
 8015d36:	d512      	bpl.n	8015d5e <__swsetup_r+0x7a>
 8015d38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015d3a:	b141      	cbz	r1, 8015d4e <__swsetup_r+0x6a>
 8015d3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015d40:	4299      	cmp	r1, r3
 8015d42:	d002      	beq.n	8015d4a <__swsetup_r+0x66>
 8015d44:	4630      	mov	r0, r6
 8015d46:	f7ff fab3 	bl	80152b0 <_free_r>
 8015d4a:	2300      	movs	r3, #0
 8015d4c:	6363      	str	r3, [r4, #52]	; 0x34
 8015d4e:	89a3      	ldrh	r3, [r4, #12]
 8015d50:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8015d54:	81a3      	strh	r3, [r4, #12]
 8015d56:	2300      	movs	r3, #0
 8015d58:	6063      	str	r3, [r4, #4]
 8015d5a:	6923      	ldr	r3, [r4, #16]
 8015d5c:	6023      	str	r3, [r4, #0]
 8015d5e:	89a3      	ldrh	r3, [r4, #12]
 8015d60:	f043 0308 	orr.w	r3, r3, #8
 8015d64:	81a3      	strh	r3, [r4, #12]
 8015d66:	6923      	ldr	r3, [r4, #16]
 8015d68:	b94b      	cbnz	r3, 8015d7e <__swsetup_r+0x9a>
 8015d6a:	89a3      	ldrh	r3, [r4, #12]
 8015d6c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8015d70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015d74:	d003      	beq.n	8015d7e <__swsetup_r+0x9a>
 8015d76:	4621      	mov	r1, r4
 8015d78:	4630      	mov	r0, r6
 8015d7a:	f000 fa05 	bl	8016188 <__smakebuf_r>
 8015d7e:	89a0      	ldrh	r0, [r4, #12]
 8015d80:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8015d84:	f010 0301 	ands.w	r3, r0, #1
 8015d88:	d00a      	beq.n	8015da0 <__swsetup_r+0xbc>
 8015d8a:	2300      	movs	r3, #0
 8015d8c:	60a3      	str	r3, [r4, #8]
 8015d8e:	6963      	ldr	r3, [r4, #20]
 8015d90:	425b      	negs	r3, r3
 8015d92:	61a3      	str	r3, [r4, #24]
 8015d94:	6923      	ldr	r3, [r4, #16]
 8015d96:	b943      	cbnz	r3, 8015daa <__swsetup_r+0xc6>
 8015d98:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8015d9c:	d1ba      	bne.n	8015d14 <__swsetup_r+0x30>
 8015d9e:	bd70      	pop	{r4, r5, r6, pc}
 8015da0:	0781      	lsls	r1, r0, #30
 8015da2:	bf58      	it	pl
 8015da4:	6963      	ldrpl	r3, [r4, #20]
 8015da6:	60a3      	str	r3, [r4, #8]
 8015da8:	e7f4      	b.n	8015d94 <__swsetup_r+0xb0>
 8015daa:	2000      	movs	r0, #0
 8015dac:	e7f7      	b.n	8015d9e <__swsetup_r+0xba>
 8015dae:	bf00      	nop
 8015db0:	2000024c 	.word	0x2000024c
 8015db4:	0801802c 	.word	0x0801802c
 8015db8:	0801804c 	.word	0x0801804c
 8015dbc:	0801800c 	.word	0x0801800c

08015dc0 <abort>:
 8015dc0:	b508      	push	{r3, lr}
 8015dc2:	2006      	movs	r0, #6
 8015dc4:	f000 fa50 	bl	8016268 <raise>
 8015dc8:	2001      	movs	r0, #1
 8015dca:	f7ef ffd7 	bl	8005d7c <_exit>
	...

08015dd0 <__sflush_r>:
 8015dd0:	898a      	ldrh	r2, [r1, #12]
 8015dd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015dd6:	4605      	mov	r5, r0
 8015dd8:	0710      	lsls	r0, r2, #28
 8015dda:	460c      	mov	r4, r1
 8015ddc:	d458      	bmi.n	8015e90 <__sflush_r+0xc0>
 8015dde:	684b      	ldr	r3, [r1, #4]
 8015de0:	2b00      	cmp	r3, #0
 8015de2:	dc05      	bgt.n	8015df0 <__sflush_r+0x20>
 8015de4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8015de6:	2b00      	cmp	r3, #0
 8015de8:	dc02      	bgt.n	8015df0 <__sflush_r+0x20>
 8015dea:	2000      	movs	r0, #0
 8015dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015df0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015df2:	2e00      	cmp	r6, #0
 8015df4:	d0f9      	beq.n	8015dea <__sflush_r+0x1a>
 8015df6:	2300      	movs	r3, #0
 8015df8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8015dfc:	682f      	ldr	r7, [r5, #0]
 8015dfe:	602b      	str	r3, [r5, #0]
 8015e00:	d032      	beq.n	8015e68 <__sflush_r+0x98>
 8015e02:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8015e04:	89a3      	ldrh	r3, [r4, #12]
 8015e06:	075a      	lsls	r2, r3, #29
 8015e08:	d505      	bpl.n	8015e16 <__sflush_r+0x46>
 8015e0a:	6863      	ldr	r3, [r4, #4]
 8015e0c:	1ac0      	subs	r0, r0, r3
 8015e0e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8015e10:	b10b      	cbz	r3, 8015e16 <__sflush_r+0x46>
 8015e12:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015e14:	1ac0      	subs	r0, r0, r3
 8015e16:	2300      	movs	r3, #0
 8015e18:	4602      	mov	r2, r0
 8015e1a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015e1c:	6a21      	ldr	r1, [r4, #32]
 8015e1e:	4628      	mov	r0, r5
 8015e20:	47b0      	blx	r6
 8015e22:	1c43      	adds	r3, r0, #1
 8015e24:	89a3      	ldrh	r3, [r4, #12]
 8015e26:	d106      	bne.n	8015e36 <__sflush_r+0x66>
 8015e28:	6829      	ldr	r1, [r5, #0]
 8015e2a:	291d      	cmp	r1, #29
 8015e2c:	d82c      	bhi.n	8015e88 <__sflush_r+0xb8>
 8015e2e:	4a2a      	ldr	r2, [pc, #168]	; (8015ed8 <__sflush_r+0x108>)
 8015e30:	40ca      	lsrs	r2, r1
 8015e32:	07d6      	lsls	r6, r2, #31
 8015e34:	d528      	bpl.n	8015e88 <__sflush_r+0xb8>
 8015e36:	2200      	movs	r2, #0
 8015e38:	6062      	str	r2, [r4, #4]
 8015e3a:	04d9      	lsls	r1, r3, #19
 8015e3c:	6922      	ldr	r2, [r4, #16]
 8015e3e:	6022      	str	r2, [r4, #0]
 8015e40:	d504      	bpl.n	8015e4c <__sflush_r+0x7c>
 8015e42:	1c42      	adds	r2, r0, #1
 8015e44:	d101      	bne.n	8015e4a <__sflush_r+0x7a>
 8015e46:	682b      	ldr	r3, [r5, #0]
 8015e48:	b903      	cbnz	r3, 8015e4c <__sflush_r+0x7c>
 8015e4a:	6560      	str	r0, [r4, #84]	; 0x54
 8015e4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015e4e:	602f      	str	r7, [r5, #0]
 8015e50:	2900      	cmp	r1, #0
 8015e52:	d0ca      	beq.n	8015dea <__sflush_r+0x1a>
 8015e54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015e58:	4299      	cmp	r1, r3
 8015e5a:	d002      	beq.n	8015e62 <__sflush_r+0x92>
 8015e5c:	4628      	mov	r0, r5
 8015e5e:	f7ff fa27 	bl	80152b0 <_free_r>
 8015e62:	2000      	movs	r0, #0
 8015e64:	6360      	str	r0, [r4, #52]	; 0x34
 8015e66:	e7c1      	b.n	8015dec <__sflush_r+0x1c>
 8015e68:	6a21      	ldr	r1, [r4, #32]
 8015e6a:	2301      	movs	r3, #1
 8015e6c:	4628      	mov	r0, r5
 8015e6e:	47b0      	blx	r6
 8015e70:	1c41      	adds	r1, r0, #1
 8015e72:	d1c7      	bne.n	8015e04 <__sflush_r+0x34>
 8015e74:	682b      	ldr	r3, [r5, #0]
 8015e76:	2b00      	cmp	r3, #0
 8015e78:	d0c4      	beq.n	8015e04 <__sflush_r+0x34>
 8015e7a:	2b1d      	cmp	r3, #29
 8015e7c:	d001      	beq.n	8015e82 <__sflush_r+0xb2>
 8015e7e:	2b16      	cmp	r3, #22
 8015e80:	d101      	bne.n	8015e86 <__sflush_r+0xb6>
 8015e82:	602f      	str	r7, [r5, #0]
 8015e84:	e7b1      	b.n	8015dea <__sflush_r+0x1a>
 8015e86:	89a3      	ldrh	r3, [r4, #12]
 8015e88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015e8c:	81a3      	strh	r3, [r4, #12]
 8015e8e:	e7ad      	b.n	8015dec <__sflush_r+0x1c>
 8015e90:	690f      	ldr	r7, [r1, #16]
 8015e92:	2f00      	cmp	r7, #0
 8015e94:	d0a9      	beq.n	8015dea <__sflush_r+0x1a>
 8015e96:	0793      	lsls	r3, r2, #30
 8015e98:	680e      	ldr	r6, [r1, #0]
 8015e9a:	bf08      	it	eq
 8015e9c:	694b      	ldreq	r3, [r1, #20]
 8015e9e:	600f      	str	r7, [r1, #0]
 8015ea0:	bf18      	it	ne
 8015ea2:	2300      	movne	r3, #0
 8015ea4:	eba6 0807 	sub.w	r8, r6, r7
 8015ea8:	608b      	str	r3, [r1, #8]
 8015eaa:	f1b8 0f00 	cmp.w	r8, #0
 8015eae:	dd9c      	ble.n	8015dea <__sflush_r+0x1a>
 8015eb0:	6a21      	ldr	r1, [r4, #32]
 8015eb2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8015eb4:	4643      	mov	r3, r8
 8015eb6:	463a      	mov	r2, r7
 8015eb8:	4628      	mov	r0, r5
 8015eba:	47b0      	blx	r6
 8015ebc:	2800      	cmp	r0, #0
 8015ebe:	dc06      	bgt.n	8015ece <__sflush_r+0xfe>
 8015ec0:	89a3      	ldrh	r3, [r4, #12]
 8015ec2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015ec6:	81a3      	strh	r3, [r4, #12]
 8015ec8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015ecc:	e78e      	b.n	8015dec <__sflush_r+0x1c>
 8015ece:	4407      	add	r7, r0
 8015ed0:	eba8 0800 	sub.w	r8, r8, r0
 8015ed4:	e7e9      	b.n	8015eaa <__sflush_r+0xda>
 8015ed6:	bf00      	nop
 8015ed8:	20400001 	.word	0x20400001

08015edc <_fflush_r>:
 8015edc:	b538      	push	{r3, r4, r5, lr}
 8015ede:	690b      	ldr	r3, [r1, #16]
 8015ee0:	4605      	mov	r5, r0
 8015ee2:	460c      	mov	r4, r1
 8015ee4:	b913      	cbnz	r3, 8015eec <_fflush_r+0x10>
 8015ee6:	2500      	movs	r5, #0
 8015ee8:	4628      	mov	r0, r5
 8015eea:	bd38      	pop	{r3, r4, r5, pc}
 8015eec:	b118      	cbz	r0, 8015ef6 <_fflush_r+0x1a>
 8015eee:	6983      	ldr	r3, [r0, #24]
 8015ef0:	b90b      	cbnz	r3, 8015ef6 <_fflush_r+0x1a>
 8015ef2:	f000 f887 	bl	8016004 <__sinit>
 8015ef6:	4b14      	ldr	r3, [pc, #80]	; (8015f48 <_fflush_r+0x6c>)
 8015ef8:	429c      	cmp	r4, r3
 8015efa:	d11b      	bne.n	8015f34 <_fflush_r+0x58>
 8015efc:	686c      	ldr	r4, [r5, #4]
 8015efe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015f02:	2b00      	cmp	r3, #0
 8015f04:	d0ef      	beq.n	8015ee6 <_fflush_r+0xa>
 8015f06:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8015f08:	07d0      	lsls	r0, r2, #31
 8015f0a:	d404      	bmi.n	8015f16 <_fflush_r+0x3a>
 8015f0c:	0599      	lsls	r1, r3, #22
 8015f0e:	d402      	bmi.n	8015f16 <_fflush_r+0x3a>
 8015f10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015f12:	f7fe fcd8 	bl	80148c6 <__retarget_lock_acquire_recursive>
 8015f16:	4628      	mov	r0, r5
 8015f18:	4621      	mov	r1, r4
 8015f1a:	f7ff ff59 	bl	8015dd0 <__sflush_r>
 8015f1e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8015f20:	07da      	lsls	r2, r3, #31
 8015f22:	4605      	mov	r5, r0
 8015f24:	d4e0      	bmi.n	8015ee8 <_fflush_r+0xc>
 8015f26:	89a3      	ldrh	r3, [r4, #12]
 8015f28:	059b      	lsls	r3, r3, #22
 8015f2a:	d4dd      	bmi.n	8015ee8 <_fflush_r+0xc>
 8015f2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015f2e:	f7fe fccb 	bl	80148c8 <__retarget_lock_release_recursive>
 8015f32:	e7d9      	b.n	8015ee8 <_fflush_r+0xc>
 8015f34:	4b05      	ldr	r3, [pc, #20]	; (8015f4c <_fflush_r+0x70>)
 8015f36:	429c      	cmp	r4, r3
 8015f38:	d101      	bne.n	8015f3e <_fflush_r+0x62>
 8015f3a:	68ac      	ldr	r4, [r5, #8]
 8015f3c:	e7df      	b.n	8015efe <_fflush_r+0x22>
 8015f3e:	4b04      	ldr	r3, [pc, #16]	; (8015f50 <_fflush_r+0x74>)
 8015f40:	429c      	cmp	r4, r3
 8015f42:	bf08      	it	eq
 8015f44:	68ec      	ldreq	r4, [r5, #12]
 8015f46:	e7da      	b.n	8015efe <_fflush_r+0x22>
 8015f48:	0801802c 	.word	0x0801802c
 8015f4c:	0801804c 	.word	0x0801804c
 8015f50:	0801800c 	.word	0x0801800c

08015f54 <std>:
 8015f54:	2300      	movs	r3, #0
 8015f56:	b510      	push	{r4, lr}
 8015f58:	4604      	mov	r4, r0
 8015f5a:	e9c0 3300 	strd	r3, r3, [r0]
 8015f5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8015f62:	6083      	str	r3, [r0, #8]
 8015f64:	8181      	strh	r1, [r0, #12]
 8015f66:	6643      	str	r3, [r0, #100]	; 0x64
 8015f68:	81c2      	strh	r2, [r0, #14]
 8015f6a:	6183      	str	r3, [r0, #24]
 8015f6c:	4619      	mov	r1, r3
 8015f6e:	2208      	movs	r2, #8
 8015f70:	305c      	adds	r0, #92	; 0x5c
 8015f72:	f7fb fed7 	bl	8011d24 <memset>
 8015f76:	4b05      	ldr	r3, [pc, #20]	; (8015f8c <std+0x38>)
 8015f78:	6263      	str	r3, [r4, #36]	; 0x24
 8015f7a:	4b05      	ldr	r3, [pc, #20]	; (8015f90 <std+0x3c>)
 8015f7c:	62a3      	str	r3, [r4, #40]	; 0x28
 8015f7e:	4b05      	ldr	r3, [pc, #20]	; (8015f94 <std+0x40>)
 8015f80:	62e3      	str	r3, [r4, #44]	; 0x2c
 8015f82:	4b05      	ldr	r3, [pc, #20]	; (8015f98 <std+0x44>)
 8015f84:	6224      	str	r4, [r4, #32]
 8015f86:	6323      	str	r3, [r4, #48]	; 0x30
 8015f88:	bd10      	pop	{r4, pc}
 8015f8a:	bf00      	nop
 8015f8c:	08015759 	.word	0x08015759
 8015f90:	0801577b 	.word	0x0801577b
 8015f94:	080157b3 	.word	0x080157b3
 8015f98:	080157d7 	.word	0x080157d7

08015f9c <_cleanup_r>:
 8015f9c:	4901      	ldr	r1, [pc, #4]	; (8015fa4 <_cleanup_r+0x8>)
 8015f9e:	f000 b8af 	b.w	8016100 <_fwalk_reent>
 8015fa2:	bf00      	nop
 8015fa4:	08015edd 	.word	0x08015edd

08015fa8 <__sfmoreglue>:
 8015fa8:	b570      	push	{r4, r5, r6, lr}
 8015faa:	2268      	movs	r2, #104	; 0x68
 8015fac:	1e4d      	subs	r5, r1, #1
 8015fae:	4355      	muls	r5, r2
 8015fb0:	460e      	mov	r6, r1
 8015fb2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8015fb6:	f7ff f9e7 	bl	8015388 <_malloc_r>
 8015fba:	4604      	mov	r4, r0
 8015fbc:	b140      	cbz	r0, 8015fd0 <__sfmoreglue+0x28>
 8015fbe:	2100      	movs	r1, #0
 8015fc0:	e9c0 1600 	strd	r1, r6, [r0]
 8015fc4:	300c      	adds	r0, #12
 8015fc6:	60a0      	str	r0, [r4, #8]
 8015fc8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8015fcc:	f7fb feaa 	bl	8011d24 <memset>
 8015fd0:	4620      	mov	r0, r4
 8015fd2:	bd70      	pop	{r4, r5, r6, pc}

08015fd4 <__sfp_lock_acquire>:
 8015fd4:	4801      	ldr	r0, [pc, #4]	; (8015fdc <__sfp_lock_acquire+0x8>)
 8015fd6:	f7fe bc76 	b.w	80148c6 <__retarget_lock_acquire_recursive>
 8015fda:	bf00      	nop
 8015fdc:	20004199 	.word	0x20004199

08015fe0 <__sfp_lock_release>:
 8015fe0:	4801      	ldr	r0, [pc, #4]	; (8015fe8 <__sfp_lock_release+0x8>)
 8015fe2:	f7fe bc71 	b.w	80148c8 <__retarget_lock_release_recursive>
 8015fe6:	bf00      	nop
 8015fe8:	20004199 	.word	0x20004199

08015fec <__sinit_lock_acquire>:
 8015fec:	4801      	ldr	r0, [pc, #4]	; (8015ff4 <__sinit_lock_acquire+0x8>)
 8015fee:	f7fe bc6a 	b.w	80148c6 <__retarget_lock_acquire_recursive>
 8015ff2:	bf00      	nop
 8015ff4:	2000419a 	.word	0x2000419a

08015ff8 <__sinit_lock_release>:
 8015ff8:	4801      	ldr	r0, [pc, #4]	; (8016000 <__sinit_lock_release+0x8>)
 8015ffa:	f7fe bc65 	b.w	80148c8 <__retarget_lock_release_recursive>
 8015ffe:	bf00      	nop
 8016000:	2000419a 	.word	0x2000419a

08016004 <__sinit>:
 8016004:	b510      	push	{r4, lr}
 8016006:	4604      	mov	r4, r0
 8016008:	f7ff fff0 	bl	8015fec <__sinit_lock_acquire>
 801600c:	69a3      	ldr	r3, [r4, #24]
 801600e:	b11b      	cbz	r3, 8016018 <__sinit+0x14>
 8016010:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016014:	f7ff bff0 	b.w	8015ff8 <__sinit_lock_release>
 8016018:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801601c:	6523      	str	r3, [r4, #80]	; 0x50
 801601e:	4b13      	ldr	r3, [pc, #76]	; (801606c <__sinit+0x68>)
 8016020:	4a13      	ldr	r2, [pc, #76]	; (8016070 <__sinit+0x6c>)
 8016022:	681b      	ldr	r3, [r3, #0]
 8016024:	62a2      	str	r2, [r4, #40]	; 0x28
 8016026:	42a3      	cmp	r3, r4
 8016028:	bf04      	itt	eq
 801602a:	2301      	moveq	r3, #1
 801602c:	61a3      	streq	r3, [r4, #24]
 801602e:	4620      	mov	r0, r4
 8016030:	f000 f820 	bl	8016074 <__sfp>
 8016034:	6060      	str	r0, [r4, #4]
 8016036:	4620      	mov	r0, r4
 8016038:	f000 f81c 	bl	8016074 <__sfp>
 801603c:	60a0      	str	r0, [r4, #8]
 801603e:	4620      	mov	r0, r4
 8016040:	f000 f818 	bl	8016074 <__sfp>
 8016044:	2200      	movs	r2, #0
 8016046:	60e0      	str	r0, [r4, #12]
 8016048:	2104      	movs	r1, #4
 801604a:	6860      	ldr	r0, [r4, #4]
 801604c:	f7ff ff82 	bl	8015f54 <std>
 8016050:	68a0      	ldr	r0, [r4, #8]
 8016052:	2201      	movs	r2, #1
 8016054:	2109      	movs	r1, #9
 8016056:	f7ff ff7d 	bl	8015f54 <std>
 801605a:	68e0      	ldr	r0, [r4, #12]
 801605c:	2202      	movs	r2, #2
 801605e:	2112      	movs	r1, #18
 8016060:	f7ff ff78 	bl	8015f54 <std>
 8016064:	2301      	movs	r3, #1
 8016066:	61a3      	str	r3, [r4, #24]
 8016068:	e7d2      	b.n	8016010 <__sinit+0xc>
 801606a:	bf00      	nop
 801606c:	08017ccc 	.word	0x08017ccc
 8016070:	08015f9d 	.word	0x08015f9d

08016074 <__sfp>:
 8016074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016076:	4607      	mov	r7, r0
 8016078:	f7ff ffac 	bl	8015fd4 <__sfp_lock_acquire>
 801607c:	4b1e      	ldr	r3, [pc, #120]	; (80160f8 <__sfp+0x84>)
 801607e:	681e      	ldr	r6, [r3, #0]
 8016080:	69b3      	ldr	r3, [r6, #24]
 8016082:	b913      	cbnz	r3, 801608a <__sfp+0x16>
 8016084:	4630      	mov	r0, r6
 8016086:	f7ff ffbd 	bl	8016004 <__sinit>
 801608a:	3648      	adds	r6, #72	; 0x48
 801608c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8016090:	3b01      	subs	r3, #1
 8016092:	d503      	bpl.n	801609c <__sfp+0x28>
 8016094:	6833      	ldr	r3, [r6, #0]
 8016096:	b30b      	cbz	r3, 80160dc <__sfp+0x68>
 8016098:	6836      	ldr	r6, [r6, #0]
 801609a:	e7f7      	b.n	801608c <__sfp+0x18>
 801609c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80160a0:	b9d5      	cbnz	r5, 80160d8 <__sfp+0x64>
 80160a2:	4b16      	ldr	r3, [pc, #88]	; (80160fc <__sfp+0x88>)
 80160a4:	60e3      	str	r3, [r4, #12]
 80160a6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80160aa:	6665      	str	r5, [r4, #100]	; 0x64
 80160ac:	f7fe fc0a 	bl	80148c4 <__retarget_lock_init_recursive>
 80160b0:	f7ff ff96 	bl	8015fe0 <__sfp_lock_release>
 80160b4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80160b8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80160bc:	6025      	str	r5, [r4, #0]
 80160be:	61a5      	str	r5, [r4, #24]
 80160c0:	2208      	movs	r2, #8
 80160c2:	4629      	mov	r1, r5
 80160c4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80160c8:	f7fb fe2c 	bl	8011d24 <memset>
 80160cc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80160d0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80160d4:	4620      	mov	r0, r4
 80160d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80160d8:	3468      	adds	r4, #104	; 0x68
 80160da:	e7d9      	b.n	8016090 <__sfp+0x1c>
 80160dc:	2104      	movs	r1, #4
 80160de:	4638      	mov	r0, r7
 80160e0:	f7ff ff62 	bl	8015fa8 <__sfmoreglue>
 80160e4:	4604      	mov	r4, r0
 80160e6:	6030      	str	r0, [r6, #0]
 80160e8:	2800      	cmp	r0, #0
 80160ea:	d1d5      	bne.n	8016098 <__sfp+0x24>
 80160ec:	f7ff ff78 	bl	8015fe0 <__sfp_lock_release>
 80160f0:	230c      	movs	r3, #12
 80160f2:	603b      	str	r3, [r7, #0]
 80160f4:	e7ee      	b.n	80160d4 <__sfp+0x60>
 80160f6:	bf00      	nop
 80160f8:	08017ccc 	.word	0x08017ccc
 80160fc:	ffff0001 	.word	0xffff0001

08016100 <_fwalk_reent>:
 8016100:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016104:	4606      	mov	r6, r0
 8016106:	4688      	mov	r8, r1
 8016108:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801610c:	2700      	movs	r7, #0
 801610e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8016112:	f1b9 0901 	subs.w	r9, r9, #1
 8016116:	d505      	bpl.n	8016124 <_fwalk_reent+0x24>
 8016118:	6824      	ldr	r4, [r4, #0]
 801611a:	2c00      	cmp	r4, #0
 801611c:	d1f7      	bne.n	801610e <_fwalk_reent+0xe>
 801611e:	4638      	mov	r0, r7
 8016120:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016124:	89ab      	ldrh	r3, [r5, #12]
 8016126:	2b01      	cmp	r3, #1
 8016128:	d907      	bls.n	801613a <_fwalk_reent+0x3a>
 801612a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801612e:	3301      	adds	r3, #1
 8016130:	d003      	beq.n	801613a <_fwalk_reent+0x3a>
 8016132:	4629      	mov	r1, r5
 8016134:	4630      	mov	r0, r6
 8016136:	47c0      	blx	r8
 8016138:	4307      	orrs	r7, r0
 801613a:	3568      	adds	r5, #104	; 0x68
 801613c:	e7e9      	b.n	8016112 <_fwalk_reent+0x12>

0801613e <__swhatbuf_r>:
 801613e:	b570      	push	{r4, r5, r6, lr}
 8016140:	460e      	mov	r6, r1
 8016142:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016146:	2900      	cmp	r1, #0
 8016148:	b096      	sub	sp, #88	; 0x58
 801614a:	4614      	mov	r4, r2
 801614c:	461d      	mov	r5, r3
 801614e:	da08      	bge.n	8016162 <__swhatbuf_r+0x24>
 8016150:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8016154:	2200      	movs	r2, #0
 8016156:	602a      	str	r2, [r5, #0]
 8016158:	061a      	lsls	r2, r3, #24
 801615a:	d410      	bmi.n	801617e <__swhatbuf_r+0x40>
 801615c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8016160:	e00e      	b.n	8016180 <__swhatbuf_r+0x42>
 8016162:	466a      	mov	r2, sp
 8016164:	f000 f89c 	bl	80162a0 <_fstat_r>
 8016168:	2800      	cmp	r0, #0
 801616a:	dbf1      	blt.n	8016150 <__swhatbuf_r+0x12>
 801616c:	9a01      	ldr	r2, [sp, #4]
 801616e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8016172:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8016176:	425a      	negs	r2, r3
 8016178:	415a      	adcs	r2, r3
 801617a:	602a      	str	r2, [r5, #0]
 801617c:	e7ee      	b.n	801615c <__swhatbuf_r+0x1e>
 801617e:	2340      	movs	r3, #64	; 0x40
 8016180:	2000      	movs	r0, #0
 8016182:	6023      	str	r3, [r4, #0]
 8016184:	b016      	add	sp, #88	; 0x58
 8016186:	bd70      	pop	{r4, r5, r6, pc}

08016188 <__smakebuf_r>:
 8016188:	898b      	ldrh	r3, [r1, #12]
 801618a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801618c:	079d      	lsls	r5, r3, #30
 801618e:	4606      	mov	r6, r0
 8016190:	460c      	mov	r4, r1
 8016192:	d507      	bpl.n	80161a4 <__smakebuf_r+0x1c>
 8016194:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8016198:	6023      	str	r3, [r4, #0]
 801619a:	6123      	str	r3, [r4, #16]
 801619c:	2301      	movs	r3, #1
 801619e:	6163      	str	r3, [r4, #20]
 80161a0:	b002      	add	sp, #8
 80161a2:	bd70      	pop	{r4, r5, r6, pc}
 80161a4:	ab01      	add	r3, sp, #4
 80161a6:	466a      	mov	r2, sp
 80161a8:	f7ff ffc9 	bl	801613e <__swhatbuf_r>
 80161ac:	9900      	ldr	r1, [sp, #0]
 80161ae:	4605      	mov	r5, r0
 80161b0:	4630      	mov	r0, r6
 80161b2:	f7ff f8e9 	bl	8015388 <_malloc_r>
 80161b6:	b948      	cbnz	r0, 80161cc <__smakebuf_r+0x44>
 80161b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80161bc:	059a      	lsls	r2, r3, #22
 80161be:	d4ef      	bmi.n	80161a0 <__smakebuf_r+0x18>
 80161c0:	f023 0303 	bic.w	r3, r3, #3
 80161c4:	f043 0302 	orr.w	r3, r3, #2
 80161c8:	81a3      	strh	r3, [r4, #12]
 80161ca:	e7e3      	b.n	8016194 <__smakebuf_r+0xc>
 80161cc:	4b0d      	ldr	r3, [pc, #52]	; (8016204 <__smakebuf_r+0x7c>)
 80161ce:	62b3      	str	r3, [r6, #40]	; 0x28
 80161d0:	89a3      	ldrh	r3, [r4, #12]
 80161d2:	6020      	str	r0, [r4, #0]
 80161d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80161d8:	81a3      	strh	r3, [r4, #12]
 80161da:	9b00      	ldr	r3, [sp, #0]
 80161dc:	6163      	str	r3, [r4, #20]
 80161de:	9b01      	ldr	r3, [sp, #4]
 80161e0:	6120      	str	r0, [r4, #16]
 80161e2:	b15b      	cbz	r3, 80161fc <__smakebuf_r+0x74>
 80161e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80161e8:	4630      	mov	r0, r6
 80161ea:	f000 f86b 	bl	80162c4 <_isatty_r>
 80161ee:	b128      	cbz	r0, 80161fc <__smakebuf_r+0x74>
 80161f0:	89a3      	ldrh	r3, [r4, #12]
 80161f2:	f023 0303 	bic.w	r3, r3, #3
 80161f6:	f043 0301 	orr.w	r3, r3, #1
 80161fa:	81a3      	strh	r3, [r4, #12]
 80161fc:	89a0      	ldrh	r0, [r4, #12]
 80161fe:	4305      	orrs	r5, r0
 8016200:	81a5      	strh	r5, [r4, #12]
 8016202:	e7cd      	b.n	80161a0 <__smakebuf_r+0x18>
 8016204:	08015f9d 	.word	0x08015f9d

08016208 <_malloc_usable_size_r>:
 8016208:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801620c:	1f18      	subs	r0, r3, #4
 801620e:	2b00      	cmp	r3, #0
 8016210:	bfbc      	itt	lt
 8016212:	580b      	ldrlt	r3, [r1, r0]
 8016214:	18c0      	addlt	r0, r0, r3
 8016216:	4770      	bx	lr

08016218 <_raise_r>:
 8016218:	291f      	cmp	r1, #31
 801621a:	b538      	push	{r3, r4, r5, lr}
 801621c:	4604      	mov	r4, r0
 801621e:	460d      	mov	r5, r1
 8016220:	d904      	bls.n	801622c <_raise_r+0x14>
 8016222:	2316      	movs	r3, #22
 8016224:	6003      	str	r3, [r0, #0]
 8016226:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801622a:	bd38      	pop	{r3, r4, r5, pc}
 801622c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801622e:	b112      	cbz	r2, 8016236 <_raise_r+0x1e>
 8016230:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016234:	b94b      	cbnz	r3, 801624a <_raise_r+0x32>
 8016236:	4620      	mov	r0, r4
 8016238:	f000 f830 	bl	801629c <_getpid_r>
 801623c:	462a      	mov	r2, r5
 801623e:	4601      	mov	r1, r0
 8016240:	4620      	mov	r0, r4
 8016242:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016246:	f000 b817 	b.w	8016278 <_kill_r>
 801624a:	2b01      	cmp	r3, #1
 801624c:	d00a      	beq.n	8016264 <_raise_r+0x4c>
 801624e:	1c59      	adds	r1, r3, #1
 8016250:	d103      	bne.n	801625a <_raise_r+0x42>
 8016252:	2316      	movs	r3, #22
 8016254:	6003      	str	r3, [r0, #0]
 8016256:	2001      	movs	r0, #1
 8016258:	e7e7      	b.n	801622a <_raise_r+0x12>
 801625a:	2400      	movs	r4, #0
 801625c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8016260:	4628      	mov	r0, r5
 8016262:	4798      	blx	r3
 8016264:	2000      	movs	r0, #0
 8016266:	e7e0      	b.n	801622a <_raise_r+0x12>

08016268 <raise>:
 8016268:	4b02      	ldr	r3, [pc, #8]	; (8016274 <raise+0xc>)
 801626a:	4601      	mov	r1, r0
 801626c:	6818      	ldr	r0, [r3, #0]
 801626e:	f7ff bfd3 	b.w	8016218 <_raise_r>
 8016272:	bf00      	nop
 8016274:	2000024c 	.word	0x2000024c

08016278 <_kill_r>:
 8016278:	b538      	push	{r3, r4, r5, lr}
 801627a:	4d07      	ldr	r5, [pc, #28]	; (8016298 <_kill_r+0x20>)
 801627c:	2300      	movs	r3, #0
 801627e:	4604      	mov	r4, r0
 8016280:	4608      	mov	r0, r1
 8016282:	4611      	mov	r1, r2
 8016284:	602b      	str	r3, [r5, #0]
 8016286:	f7ef fd69 	bl	8005d5c <_kill>
 801628a:	1c43      	adds	r3, r0, #1
 801628c:	d102      	bne.n	8016294 <_kill_r+0x1c>
 801628e:	682b      	ldr	r3, [r5, #0]
 8016290:	b103      	cbz	r3, 8016294 <_kill_r+0x1c>
 8016292:	6023      	str	r3, [r4, #0]
 8016294:	bd38      	pop	{r3, r4, r5, pc}
 8016296:	bf00      	nop
 8016298:	200041a4 	.word	0x200041a4

0801629c <_getpid_r>:
 801629c:	f7ef bd56 	b.w	8005d4c <_getpid>

080162a0 <_fstat_r>:
 80162a0:	b538      	push	{r3, r4, r5, lr}
 80162a2:	4d07      	ldr	r5, [pc, #28]	; (80162c0 <_fstat_r+0x20>)
 80162a4:	2300      	movs	r3, #0
 80162a6:	4604      	mov	r4, r0
 80162a8:	4608      	mov	r0, r1
 80162aa:	4611      	mov	r1, r2
 80162ac:	602b      	str	r3, [r5, #0]
 80162ae:	f7ef fdb4 	bl	8005e1a <_fstat>
 80162b2:	1c43      	adds	r3, r0, #1
 80162b4:	d102      	bne.n	80162bc <_fstat_r+0x1c>
 80162b6:	682b      	ldr	r3, [r5, #0]
 80162b8:	b103      	cbz	r3, 80162bc <_fstat_r+0x1c>
 80162ba:	6023      	str	r3, [r4, #0]
 80162bc:	bd38      	pop	{r3, r4, r5, pc}
 80162be:	bf00      	nop
 80162c0:	200041a4 	.word	0x200041a4

080162c4 <_isatty_r>:
 80162c4:	b538      	push	{r3, r4, r5, lr}
 80162c6:	4d06      	ldr	r5, [pc, #24]	; (80162e0 <_isatty_r+0x1c>)
 80162c8:	2300      	movs	r3, #0
 80162ca:	4604      	mov	r4, r0
 80162cc:	4608      	mov	r0, r1
 80162ce:	602b      	str	r3, [r5, #0]
 80162d0:	f7ef fdb3 	bl	8005e3a <_isatty>
 80162d4:	1c43      	adds	r3, r0, #1
 80162d6:	d102      	bne.n	80162de <_isatty_r+0x1a>
 80162d8:	682b      	ldr	r3, [r5, #0]
 80162da:	b103      	cbz	r3, 80162de <_isatty_r+0x1a>
 80162dc:	6023      	str	r3, [r4, #0]
 80162de:	bd38      	pop	{r3, r4, r5, pc}
 80162e0:	200041a4 	.word	0x200041a4

080162e4 <_init>:
 80162e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80162e6:	bf00      	nop
 80162e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80162ea:	bc08      	pop	{r3}
 80162ec:	469e      	mov	lr, r3
 80162ee:	4770      	bx	lr

080162f0 <_fini>:
 80162f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80162f2:	bf00      	nop
 80162f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80162f6:	bc08      	pop	{r3}
 80162f8:	469e      	mov	lr, r3
 80162fa:	4770      	bx	lr
