// Seed: 225658552
module module_0 (
    output tri0  id_0,
    input  tri   id_1,
    input  tri0  id_2,
    input  uwire id_3,
    output tri   id_4
);
  wire id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd12,
    parameter id_5 = 32'd86
) (
    input wand id_0,
    output tri id_1,
    input uwire _id_2,
    input supply0 id_3,
    input wand id_4,
    input tri _id_5,
    output tri0 id_6,
    output supply1 id_7,
    input wor id_8,
    output wor id_9,
    input wire id_10
);
  parameter id_12 = -1;
  wire [id_2 : id_5] id_13;
  parameter id_14 = 1;
  parameter id_15 = -1'h0;
  assign id_6 = 1;
  assign id_1 = -1;
  assign id_9 = id_12;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_8,
      id_4,
      id_1
  );
  assign modCall_1.id_0 = 0;
  logic id_16;
  ;
endmodule
