//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Mul_Mul_Add_Cast_split_11176551472932745591_kernel0
// _ZZ57Fused_Mul_Mul_Add_Cast_split_11176551472932745591_kernel0E14input_1_shared has been demoted

.visible .entry Fused_Mul_Mul_Add_Cast_split_11176551472932745591_kernel0(
	.param .u64 Fused_Mul_Mul_Add_Cast_split_11176551472932745591_kernel0_param_0,
	.param .u64 Fused_Mul_Mul_Add_Cast_split_11176551472932745591_kernel0_param_1,
	.param .u64 Fused_Mul_Mul_Add_Cast_split_11176551472932745591_kernel0_param_2,
	.param .u64 Fused_Mul_Mul_Add_Cast_split_11176551472932745591_kernel0_param_3,
	.param .u64 Fused_Mul_Mul_Add_Cast_split_11176551472932745591_kernel0_param_4
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<52>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<20>;
	// demoted variable
	.shared .align 4 .b8 _ZZ57Fused_Mul_Mul_Add_Cast_split_11176551472932745591_kernel0E14input_1_shared[64];

	ld.param.u64 	%rd1, [Fused_Mul_Mul_Add_Cast_split_11176551472932745591_kernel0_param_0];
	ld.param.u64 	%rd2, [Fused_Mul_Mul_Add_Cast_split_11176551472932745591_kernel0_param_1];
	ld.param.u64 	%rd3, [Fused_Mul_Mul_Add_Cast_split_11176551472932745591_kernel0_param_2];
	ld.param.u64 	%rd4, [Fused_Mul_Mul_Add_Cast_split_11176551472932745591_kernel0_param_3];
	ld.param.u64 	%rd5, [Fused_Mul_Mul_Add_Cast_split_11176551472932745591_kernel0_param_4];
	mov.u32 	%r1, %tid.x;
	setp.gt.s32	%p1, %r1, 15;
	@%p1 bra 	BB0_2;

	mov.u32 	%r3, %ctaid.x;
	shl.b32 	%r4, %r3, 4;
	add.s32 	%r5, %r4, %r1;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	shl.b32 	%r6, %r1, 2;
	mov.u32 	%r7, _ZZ57Fused_Mul_Mul_Add_Cast_split_11176551472932745591_kernel0E14input_1_shared;
	add.s32 	%r8, %r7, %r6;
	st.shared.f32 	[%r8], %f1;

BB0_2:
	mov.u32 	%r2, %ctaid.x;
	bar.sync 	0;
	shr.s32 	%r9, %r1, 31;
	shr.u32 	%r10, %r9, 25;
	add.s32 	%r11, %r1, %r10;
	and.b32  	%r12, %r11, 1073741696;
	sub.s32 	%r13, %r1, %r12;
	shl.b32 	%r14, %r13, 2;
	cvta.to.global.u64 	%rd9, %rd3;
	mul.wide.s32 	%rd10, %r14, 4;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.nc.v4.f32 	{%f10, %f11, %f12, %f13}, [%rd11];
	cvta.to.global.u64 	%rd12, %rd4;
	add.s64 	%rd13, %rd12, %rd10;
	ld.global.nc.v4.f32 	{%f18, %f19, %f20, %f21}, [%rd13];
	shl.b32 	%r15, %r2, 13;
	shl.b32 	%r16, %r1, 2;
	add.s32 	%r17, %r16, %r15;
	cvta.to.global.u64 	%rd14, %rd1;
	mul.wide.s32 	%rd15, %r17, 4;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd16];
	shr.s32 	%r18, %r11, 7;
	shl.b32 	%r19, %r18, 2;
	mov.u32 	%r20, _ZZ57Fused_Mul_Mul_Add_Cast_split_11176551472932745591_kernel0E14input_1_shared;
	add.s32 	%r21, %r20, %r19;
	ld.shared.f32 	%f34, [%r21];
	mul.f32 	%f35, %f26, %f34;
	fma.rn.f32 	%f2, %f35, %f18, %f10;
	mul.f32 	%f36, %f27, %f34;
	fma.rn.f32 	%f3, %f36, %f19, %f11;
	mul.f32 	%f37, %f28, %f34;
	fma.rn.f32 	%f4, %f37, %f20, %f12;
	mul.f32 	%f38, %f29, %f34;
	fma.rn.f32 	%f5, %f38, %f21, %f13;
	cvta.to.global.u64 	%rd17, %rd5;
	mul.wide.s32 	%rd18, %r17, 2;
	add.s64 	%rd19, %rd17, %rd18;
	// inline asm
	{  cvt.rn.f16.f32 %rs4, %f5;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs3, %f4;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs2, %f3;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs1, %f2;}

	// inline asm
	st.global.v4.u16 	[%rd19], {%rs1, %rs2, %rs3, %rs4};
	ld.global.nc.v4.f32 	{%f39, %f40, %f41, %f42}, [%rd16+16384];
	ld.shared.f32 	%f47, [%r21+32];
	mul.f32 	%f48, %f39, %f47;
	fma.rn.f32 	%f6, %f48, %f18, %f10;
	mul.f32 	%f49, %f40, %f47;
	fma.rn.f32 	%f7, %f49, %f19, %f11;
	mul.f32 	%f50, %f41, %f47;
	fma.rn.f32 	%f8, %f50, %f20, %f12;
	mul.f32 	%f51, %f42, %f47;
	fma.rn.f32 	%f9, %f51, %f21, %f13;
	// inline asm
	{  cvt.rn.f16.f32 %rs8, %f9;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs7, %f8;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs6, %f7;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs5, %f6;}

	// inline asm
	st.global.v4.u16 	[%rd19+8192], {%rs5, %rs6, %rs7, %rs8};
	bar.sync 	0;
	ret;
}


