{
  "module_name": "pm8001_hwi.h",
  "hash_id": "23687327ad5b2b27bed393aa0edb4098ece2c6de6c123393a38f6a6ccff2e08d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/pm8001/pm8001_hwi.h",
  "human_readable_source": " \n#ifndef _PMC8001_REG_H_\n#define _PMC8001_REG_H_\n\n#include <linux/types.h>\n#include <scsi/libsas.h>\n\n\n \n#define OPC_INB_ECHO\t\t\t\t1\t \n#define OPC_INB_PHYSTART\t\t\t4\t \n#define OPC_INB_PHYSTOP\t\t\t\t5\t \n#define OPC_INB_SSPINIIOSTART\t\t\t6\t \n#define OPC_INB_SSPINITMSTART\t\t\t7\t \n#define OPC_INB_SSPINIEXTIOSTART\t\t8\t \n#define OPC_INB_DEV_HANDLE_ACCEPT\t\t9\t \n#define OPC_INB_SSPTGTIOSTART\t\t\t10\t \n#define OPC_INB_SSPTGTRSPSTART\t\t\t11\t \n#define OPC_INB_SSPINIEDCIOSTART\t\t12\t \n#define OPC_INB_SSPINIEXTEDCIOSTART\t\t13\t \n#define OPC_INB_SSPTGTEDCIOSTART\t\t14\t \n#define OPC_INB_SSP_ABORT\t\t\t15\t \n#define OPC_INB_DEREG_DEV_HANDLE\t\t16\t \n#define OPC_INB_GET_DEV_HANDLE\t\t\t17\t \n#define OPC_INB_SMP_REQUEST\t\t\t18\t \n \n#define OPC_INB_SMP_RESPONSE\t\t\t19\t \n#define OPC_INB_SMP_ABORT\t\t\t20\t \n#define OPC_INB_REG_DEV\t\t\t\t22\t \n#define OPC_INB_SATA_HOST_OPSTART\t\t23\t \n#define OPC_INB_SATA_ABORT\t\t\t24\t \n#define OPC_INB_LOCAL_PHY_CONTROL\t\t25\t \n#define OPC_INB_GET_DEV_INFO\t\t\t26\t \n#define OPC_INB_FW_FLASH_UPDATE\t\t\t32\t \n#define OPC_INB_GPIO\t\t\t\t34\t \n#define OPC_INB_SAS_DIAG_MODE_START_END\t\t35\t \n#define OPC_INB_SAS_DIAG_EXECUTE\t\t36\t \n#define OPC_INB_SAS_HW_EVENT_ACK\t\t37\t \n#define OPC_INB_GET_TIME_STAMP\t\t\t38\t \n#define OPC_INB_PORT_CONTROL\t\t\t39\t \n#define OPC_INB_GET_NVMD_DATA\t\t\t40\t \n#define OPC_INB_SET_NVMD_DATA\t\t\t41\t \n#define OPC_INB_SET_DEVICE_STATE\t\t42\t \n#define OPC_INB_GET_DEVICE_STATE\t\t43\t \n#define OPC_INB_SET_DEV_INFO\t\t\t44\t \n#define OPC_INB_SAS_RE_INITIALIZE\t\t45\t \n\n \n#define OPC_OUB_ECHO\t\t\t\t1\t \n#define OPC_OUB_HW_EVENT\t\t\t4\t \n#define OPC_OUB_SSP_COMP\t\t\t5\t \n#define OPC_OUB_SMP_COMP\t\t\t6\t \n#define OPC_OUB_LOCAL_PHY_CNTRL\t\t\t7\t \n#define OPC_OUB_DEV_REGIST\t\t\t10\t \n#define OPC_OUB_DEREG_DEV\t\t\t11\t \n#define OPC_OUB_GET_DEV_HANDLE\t\t\t12\t \n#define OPC_OUB_SATA_COMP\t\t\t13\t \n#define OPC_OUB_SATA_EVENT\t\t\t14\t \n#define OPC_OUB_SSP_EVENT\t\t\t15\t \n#define OPC_OUB_DEV_HANDLE_ARRIV\t\t16\t \n \n#define OPC_OUB_SMP_RECV_EVENT\t\t\t17\t \n#define OPC_OUB_SSP_RECV_EVENT\t\t\t18\t \n#define OPC_OUB_DEV_INFO\t\t\t19\t \n#define OPC_OUB_FW_FLASH_UPDATE\t\t\t20\t \n#define OPC_OUB_GPIO_RESPONSE\t\t\t22\t \n#define OPC_OUB_GPIO_EVENT\t\t\t23\t \n#define OPC_OUB_GENERAL_EVENT\t\t\t24\t \n#define OPC_OUB_SSP_ABORT_RSP\t\t\t26\t \n#define OPC_OUB_SATA_ABORT_RSP\t\t\t27\t \n#define OPC_OUB_SAS_DIAG_MODE_START_END\t\t28\t \n#define OPC_OUB_SAS_DIAG_EXECUTE\t\t29\t \n#define OPC_OUB_GET_TIME_STAMP\t\t\t30\t \n#define OPC_OUB_SAS_HW_EVENT_ACK\t\t31\t \n#define OPC_OUB_PORT_CONTROL\t\t\t32\t \n#define OPC_OUB_SKIP_ENTRY\t\t\t33\t \n#define OPC_OUB_SMP_ABORT_RSP\t\t\t34\t \n#define OPC_OUB_GET_NVMD_DATA\t\t\t35\t \n#define OPC_OUB_SET_NVMD_DATA\t\t\t36\t \n#define OPC_OUB_DEVICE_HANDLE_REMOVAL\t\t37\t \n#define OPC_OUB_SET_DEVICE_STATE\t\t38\t \n#define OPC_OUB_GET_DEVICE_STATE\t\t39\t \n#define OPC_OUB_SET_DEV_INFO\t\t\t40\t \n#define OPC_OUB_SAS_RE_INITIALIZE\t\t41\t \n\n \n#define SPINHOLD_DISABLE\t\t(0x00 << 14)\n#define SPINHOLD_ENABLE\t\t\t(0x01 << 14)\n#define LINKMODE_SAS\t\t\t(0x01 << 12)\n#define LINKMODE_DSATA\t\t\t(0x02 << 12)\n#define LINKMODE_AUTO\t\t\t(0x03 << 12)\n#define LINKRATE_15\t\t\t(0x01 << 8)\n#define LINKRATE_30\t\t\t(0x02 << 8)\n#define LINKRATE_60\t\t\t(0x04 << 8)\n\n \n#define GSM_SM_BASE\t\t\t0x4F0000\nstruct mpi_msg_hdr{\n\t__le32\theader;\t \n\t \n\t \n\t \n\t \n\t \n\t \n} __attribute__((packed, aligned(4)));\n\n\n \nstruct phy_start_req {\n\t__le32\ttag;\n\t__le32\tase_sh_lm_slr_phyid;\n\tstruct sas_identify_frame sas_identify;\n\tu32\treserved[5];\n} __attribute__((packed, aligned(4)));\n\n\n \nstruct phy_stop_req {\n\t__le32\ttag;\n\t__le32\tphy_id;\n\tu32\treserved[13];\n} __attribute__((packed, aligned(4)));\n\n\n \nstruct  set_dev_bits_fis {\n\tu8\tfis_type;\t \n\tu8\tn_i_pmport;\n\t \n\t \n\t \n\t \n\tu8 \tstatus;\n\tu8\terror;\n\tu32\t_r_a;\n} __attribute__ ((packed));\n \nstruct  pio_setup_fis {\n\tu8\tfis_type;\t \n\tu8\ti_d_pmPort;\n\t \n\t \n\t \n\t \n\t \n\tu8\tstatus;\n\tu8\terror;\n\tu8\tlbal;\n\tu8\tlbam;\n\tu8\tlbah;\n\tu8\tdevice;\n\tu8\tlbal_exp;\n\tu8\tlbam_exp;\n\tu8\tlbah_exp;\n\tu8\t_r_a;\n\tu8\tsector_count;\n\tu8\tsector_count_exp;\n\tu8\t_r_b;\n\tu8\te_status;\n\tu8\t_r_c[2];\n\tu8\ttransfer_count;\n} __attribute__ ((packed));\n\n \nstruct sata_completion_resp {\n\t__le32\ttag;\n\t__le32\tstatus;\n\t__le32\tparam;\n\tu32\tsata_resp[12];\n} __attribute__((packed, aligned(4)));\n\n\n \nstruct hw_event_resp {\n\t__le32\tlr_evt_status_phyid_portid;\n\t__le32\tevt_param;\n\t__le32\tnpip_portstate;\n\tstruct sas_identify_frame\tsas_identify;\n\tstruct dev_to_host_fis\tsata_fis;\n} __attribute__((packed, aligned(4)));\n\n\n \n\nstruct reg_dev_req {\n\t__le32\ttag;\n\t__le32\tphyid_portid;\n\t__le32\tdtype_dlr_retry;\n\t__le32\tfirstburstsize_ITNexustimeout;\n\tu8\tsas_addr[SAS_ADDR_SIZE];\n\t__le32\tupper_device_id;\n\tu32\treserved[8];\n} __attribute__((packed, aligned(4)));\n\n\n \n\nstruct dereg_dev_req {\n\t__le32\ttag;\n\t__le32\tdevice_id;\n\tu32\treserved[13];\n} __attribute__((packed, aligned(4)));\n\n\n \n\nstruct dev_reg_resp {\n\t__le32\ttag;\n\t__le32\tstatus;\n\t__le32\tdevice_id;\n\tu32\treserved[12];\n} __attribute__((packed, aligned(4)));\n\n\n \nstruct local_phy_ctl_req {\n\t__le32\ttag;\n\t__le32\tphyop_phyid;\n\tu32\treserved1[13];\n} __attribute__((packed, aligned(4)));\n\n\n \nstruct local_phy_ctl_resp {\n\t__le32\ttag;\n\t__le32\tphyop_phyid;\n\t__le32\tstatus;\n\tu32\treserved[12];\n} __attribute__((packed, aligned(4)));\n\n\n#define OP_BITS 0x0000FF00\n#define ID_BITS 0x000000FF\n\n \n\nstruct port_ctl_req {\n\t__le32\ttag;\n\t__le32\tportop_portid;\n\t__le32\tparam0;\n\t__le32\tparam1;\n\tu32\treserved1[11];\n} __attribute__((packed, aligned(4)));\n\n\n \n\nstruct hw_event_ack_req {\n\t__le32\ttag;\n\t__le32\tsea_phyid_portid;\n\t__le32\tparam0;\n\t__le32\tparam1;\n\tu32\treserved1[11];\n} __attribute__((packed, aligned(4)));\n\n\n \nstruct ssp_completion_resp {\n\t__le32\ttag;\n\t__le32\tstatus;\n\t__le32\tparam;\n\t__le32\tssptag_rescv_rescpad;\n\tstruct ssp_response_iu  ssp_resp_iu;\n\t__le32\tresidual_count;\n} __attribute__((packed, aligned(4)));\n\n\n#define SSP_RESCV_BIT\t0x00010000\n\n \n\nstruct sata_event_resp {\n\t__le32\ttag;\n\t__le32\tevent;\n\t__le32\tport_id;\n\t__le32\tdevice_id;\n\tu32\treserved[11];\n} __attribute__((packed, aligned(4)));\n\n \n\nstruct ssp_event_resp {\n\t__le32\ttag;\n\t__le32\tevent;\n\t__le32\tport_id;\n\t__le32\tdevice_id;\n\tu32\treserved[11];\n} __attribute__((packed, aligned(4)));\n\n \nstruct general_event_resp {\n\t__le32\tstatus;\n\t__le32\tinb_IOMB_payload[14];\n} __attribute__((packed, aligned(4)));\n\n\n#define GENERAL_EVENT_PAYLOAD\t14\n#define OPCODE_BITS\t0x00000fff\n\n \nstruct smp_req {\n\t__le32\ttag;\n\t__le32\tdevice_id;\n\t__le32\tlen_ip_ir;\n\t \n\t \n\t \n\t \n\t \n\tu8\tsmp_req16[16];\n\tunion {\n\t\tu8\tsmp_req[32];\n\t\tstruct {\n\t\t\t__le64 long_req_addr; \n\t\t\t__le32 long_req_size; \n\t\t\tu32\t_r_a;\n\t\t\t__le64 long_resp_addr; \n\t\t\t__le32 long_resp_size; \n\t\t\tu32\t_r_b;\n\t\t\t} long_smp_req; \n\t};\n} __attribute__((packed, aligned(4)));\n \nstruct smp_completion_resp {\n\t__le32\ttag;\n\t__le32\tstatus;\n\t__le32\tparam;\n\t__le32\t_r_a[12];\n} __attribute__((packed, aligned(4)));\n\n \nstruct task_abort_req {\n\t__le32\ttag;\n\t__le32\tdevice_id;\n\t__le32\ttag_to_abort;\n\t__le32\tabort_all;\n\tu32\treserved[11];\n} __attribute__((packed, aligned(4)));\n\n \nstruct task_abort_resp {\n\t__le32\ttag;\n\t__le32\tstatus;\n\t__le32\tscp;\n\tu32\treserved[12];\n} __attribute__((packed, aligned(4)));\n\n\n \nstruct sas_diag_start_end_req {\n\t__le32\ttag;\n\t__le32\toperation_phyid;\n\tu32\treserved[13];\n} __attribute__((packed, aligned(4)));\n\n\n \nstruct sas_diag_execute_req{\n\t__le32\ttag;\n\t__le32\tcmdtype_cmddesc_phyid;\n\t__le32\tpat1_pat2;\n\t__le32\tthreshold;\n\t__le32\tcodepat_errmsk;\n\t__le32\tpmon;\n\t__le32\tpERF1CTL;\n\tu32\treserved[8];\n} __attribute__((packed, aligned(4)));\n\n\n#define SAS_DIAG_PARAM_BYTES 24\n\n \nstruct set_dev_state_req {\n\t__le32\ttag;\n\t__le32\tdevice_id;\n\t__le32\tnds;\n\tu32\treserved[12];\n} __attribute__((packed, aligned(4)));\n\n \nstruct sas_re_initialization_req {\n\n\t__le32\ttag;\n\t__le32\tSSAHOLT; \n\t__le32 reserved_maxPorts;\n\t__le32 open_reject_cmdretries_data_retries; \n\t__le32\tsata_hol_tmo;\n\tu32\treserved1[10];\n} __attribute__((packed, aligned(4)));\n\n \n\nstruct sata_start_req {\n\t__le32\ttag;\n\t__le32\tdevice_id;\n\t__le32\tdata_len;\n\t__le32\tretfis_ncqtag_atap_dir_m;\n\tstruct host_to_dev_fis\tsata_fis;\n\tu32\treserved1;\n\tu32\treserved2;\n\tu32\taddr_low;\n\tu32\taddr_high;\n\t__le32\tlen;\n\t__le32\tesgl;\n} __attribute__((packed, aligned(4)));\n\n \nstruct ssp_ini_tm_start_req {\n\t__le32\ttag;\n\t__le32\tdevice_id;\n\t__le32\trelate_tag;\n\t__le32\ttmf;\n\tu8\tlun[8];\n\t__le32\tds_ads_m;\n\tu32\treserved[8];\n} __attribute__((packed, aligned(4)));\n\n\nstruct ssp_info_unit {\n\tu8\tlun[8]; \n\tu8\treserved1; \n\tu8\tefb_prio_attr;\n\t \n\t \n\t \n\tu8\treserved2;\t \n\tu8\tadditional_cdb_len;\n\t \n\t \n\tu8\tcdb[16]; \n} __attribute__((packed, aligned(4)));\n\n\n \nstruct ssp_ini_io_start_req {\n\t__le32\ttag;\n\t__le32\tdevice_id;\n\t__le32\tdata_len;\n\t__le32\tdir_m_tlr;\n\tstruct ssp_info_unit\tssp_iu;\n\t__le32\taddr_low;\n\t__le32\taddr_high;\n\t__le32\tlen;\n\t__le32\tesgl;\n} __attribute__((packed, aligned(4)));\n\n\n \nstruct fw_flash_Update_req {\n\t__le32\ttag;\n\t__le32\tcur_image_offset;\n\t__le32\tcur_image_len;\n\t__le32\ttotal_image_len;\n\tu32\treserved0[7];\n\t__le32\tsgl_addr_lo;\n\t__le32\tsgl_addr_hi;\n\t__le32\tlen;\n\t__le32\text_reserved;\n} __attribute__((packed, aligned(4)));\n\n\n#define FWFLASH_IOMB_RESERVED_LEN 0x07\n \nstruct fw_flash_Update_resp {\n\t__le32\ttag;\n\t__le32\tstatus;\n\tu32\treserved[13];\n} __attribute__((packed, aligned(4)));\n\n\n \nstruct get_nvm_data_req {\n\t__le32\ttag;\n\t__le32\tlen_ir_vpdd;\n\t__le32\tvpd_offset;\n\tu32\treserved[8];\n\t__le32\tresp_addr_lo;\n\t__le32\tresp_addr_hi;\n\t__le32\tresp_len;\n\tu32\treserved1;\n} __attribute__((packed, aligned(4)));\n\n\nstruct set_nvm_data_req {\n\t__le32\ttag;\n\t__le32\tlen_ir_vpdd;\n\t__le32\tvpd_offset;\n\t__le32\treserved[8];\n\t__le32\tresp_addr_lo;\n\t__le32\tresp_addr_hi;\n\t__le32\tresp_len;\n\tu32\treserved1;\n} __attribute__((packed, aligned(4)));\n\n\n#define TWI_DEVICE\t0x0\n#define C_SEEPROM\t0x1\n#define VPD_FLASH\t0x4\n#define AAP1_RDUMP\t0x5\n#define IOP_RDUMP\t0x6\n#define EXPAN_ROM\t0x7\n\n#define IPMode\t\t0x80000000\n#define NVMD_TYPE\t0x0000000F\n#define NVMD_STAT\t0x0000FFFF\n#define NVMD_LEN\t0xFF000000\n \nstruct get_nvm_data_resp {\n\t__le32\t\ttag;\n\t__le32\t\tir_tda_bn_dps_das_nvm;\n\t__le32\t\tdlen_status;\n\t__le32\t\tnvm_data[12];\n} __attribute__((packed, aligned(4)));\n\n\n \nstruct sas_diag_start_end_resp {\n\t__le32\t\ttag;\n\t__le32\t\tstatus;\n\tu32\t\treserved[13];\n} __attribute__((packed, aligned(4)));\n\n\n \nstruct sas_diag_execute_resp {\n\t__le32\t\ttag;\n\t__le32\t\tcmdtype_cmddesc_phyid;\n\t__le32\t\tStatus;\n\t__le32\t\tReportData;\n\tu32\t\treserved[11];\n} __attribute__((packed, aligned(4)));\n\n\n \nstruct set_dev_state_resp {\n\t__le32\t\ttag;\n\t__le32\t\tstatus;\n\t__le32\t\tdevice_id;\n\t__le32\t\tpds_nds;\n\tu32\t\treserved[11];\n} __attribute__((packed, aligned(4)));\n\n\n#define NDS_BITS 0x0F\n#define PDS_BITS 0xF0\n\n \n\n#define HW_EVENT_RESET_START\t\t\t0x01\n#define HW_EVENT_CHIP_RESET_COMPLETE\t\t0x02\n#define HW_EVENT_PHY_STOP_STATUS\t\t0x03\n#define HW_EVENT_SAS_PHY_UP\t\t\t0x04\n#define HW_EVENT_SATA_PHY_UP\t\t\t0x05\n#define HW_EVENT_SATA_SPINUP_HOLD\t\t0x06\n#define HW_EVENT_PHY_DOWN\t\t\t0x07\n#define HW_EVENT_PORT_INVALID\t\t\t0x08\n#define HW_EVENT_BROADCAST_CHANGE\t\t0x09\n#define HW_EVENT_PHY_ERROR\t\t\t0x0A\n#define HW_EVENT_BROADCAST_SES\t\t\t0x0B\n#define HW_EVENT_INBOUND_CRC_ERROR\t\t0x0C\n#define HW_EVENT_HARD_RESET_RECEIVED\t\t0x0D\n#define HW_EVENT_MALFUNCTION\t\t\t0x0E\n#define HW_EVENT_ID_FRAME_TIMEOUT\t\t0x0F\n#define HW_EVENT_BROADCAST_EXP\t\t\t0x10\n#define HW_EVENT_PHY_START_STATUS\t\t0x11\n#define HW_EVENT_LINK_ERR_INVALID_DWORD\t\t0x12\n#define HW_EVENT_LINK_ERR_DISPARITY_ERROR\t0x13\n#define HW_EVENT_LINK_ERR_CODE_VIOLATION\t0x14\n#define HW_EVENT_LINK_ERR_LOSS_OF_DWORD_SYNCH\t0x15\n#define HW_EVENT_LINK_ERR_PHY_RESET_FAILED\t0x16\n#define HW_EVENT_PORT_RECOVERY_TIMER_TMO\t0x17\n#define HW_EVENT_PORT_RECOVER\t\t\t0x18\n#define HW_EVENT_PORT_RESET_TIMER_TMO\t\t0x19\n#define HW_EVENT_PORT_RESET_COMPLETE\t\t0x20\n#define EVENT_BROADCAST_ASYNCH_EVENT\t\t0x21\n\n \n#define PORT_NOT_ESTABLISHED\t\t\t0x00\n#define PORT_VALID\t\t\t\t0x01\n#define PORT_LOSTCOMM\t\t\t\t0x02\n#define PORT_IN_RESET\t\t\t\t0x04\n#define PORT_INVALID\t\t\t\t0x08\n\n \n\n#define IO_SUCCESS\t\t\t\t0x00\n#define IO_ABORTED\t\t\t\t0x01\n#define IO_OVERFLOW\t\t\t\t0x02\n#define IO_UNDERFLOW\t\t\t\t0x03\n#define IO_FAILED\t\t\t\t0x04\n#define IO_ABORT_RESET\t\t\t\t0x05\n#define IO_NOT_VALID\t\t\t\t0x06\n#define IO_NO_DEVICE\t\t\t\t0x07\n#define IO_ILLEGAL_PARAMETER\t\t\t0x08\n#define IO_LINK_FAILURE\t\t\t\t0x09\n#define IO_PROG_ERROR\t\t\t\t0x0A\n#define IO_EDC_IN_ERROR\t\t\t\t0x0B\n#define IO_EDC_OUT_ERROR\t\t\t0x0C\n#define IO_ERROR_HW_TIMEOUT\t\t\t0x0D\n#define IO_XFER_ERROR_BREAK\t\t\t0x0E\n#define IO_XFER_ERROR_PHY_NOT_READY\t\t0x0F\n#define IO_OPEN_CNX_ERROR_PROTOCOL_NOT_SUPPORTED\t0x10\n#define IO_OPEN_CNX_ERROR_ZONE_VIOLATION\t\t0x11\n#define IO_OPEN_CNX_ERROR_BREAK\t\t\t\t0x12\n#define IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS\t\t\t0x13\n#define IO_OPEN_CNX_ERROR_BAD_DESTINATION\t\t0x14\n#define IO_OPEN_CNX_ERROR_CONNECTION_RATE_NOT_SUPPORTED\t0x15\n#define IO_OPEN_CNX_ERROR_STP_RESOURCES_BUSY\t\t0x16\n#define IO_OPEN_CNX_ERROR_WRONG_DESTINATION\t\t0x17\n#define IO_OPEN_CNX_ERROR_UNKNOWN_ERROR\t\t\t0x18\n#define IO_XFER_ERROR_NAK_RECEIVED\t\t\t0x19\n#define IO_XFER_ERROR_ACK_NAK_TIMEOUT\t\t\t0x1A\n#define IO_XFER_ERROR_PEER_ABORTED\t\t\t0x1B\n#define IO_XFER_ERROR_RX_FRAME\t\t\t\t0x1C\n#define IO_XFER_ERROR_DMA\t\t\t\t0x1D\n#define IO_XFER_ERROR_CREDIT_TIMEOUT\t\t\t0x1E\n#define IO_XFER_ERROR_SATA_LINK_TIMEOUT\t\t\t0x1F\n#define IO_XFER_ERROR_SATA\t\t\t\t0x20\n#define IO_XFER_ERROR_ABORTED_DUE_TO_SRST\t\t0x22\n#define IO_XFER_ERROR_REJECTED_NCQ_MODE\t\t\t0x21\n#define IO_XFER_ERROR_ABORTED_NCQ_MODE\t\t\t0x23\n#define IO_XFER_OPEN_RETRY_TIMEOUT\t\t\t0x24\n#define IO_XFER_SMP_RESP_CONNECTION_ERROR\t\t0x25\n#define IO_XFER_ERROR_UNEXPECTED_PHASE\t\t\t0x26\n#define IO_XFER_ERROR_XFER_RDY_OVERRUN\t\t\t0x27\n#define IO_XFER_ERROR_XFER_RDY_NOT_EXPECTED\t\t0x28\n\n#define IO_XFER_ERROR_CMD_ISSUE_ACK_NAK_TIMEOUT\t\t0x30\n#define IO_XFER_ERROR_CMD_ISSUE_BREAK_BEFORE_ACK_NAK\t0x31\n#define IO_XFER_ERROR_CMD_ISSUE_PHY_DOWN_BEFORE_ACK_NAK\t0x32\n\n#define IO_XFER_ERROR_OFFSET_MISMATCH\t\t\t0x34\n#define IO_XFER_ERROR_XFER_ZERO_DATA_LEN\t\t0x35\n#define IO_XFER_CMD_FRAME_ISSUED\t\t\t0x36\n#define IO_ERROR_INTERNAL_SMP_RESOURCE\t\t\t0x37\n#define IO_PORT_IN_RESET\t\t\t\t0x38\n#define IO_DS_NON_OPERATIONAL\t\t\t\t0x39\n#define IO_DS_IN_RECOVERY\t\t\t\t0x3A\n#define IO_TM_TAG_NOT_FOUND\t\t\t\t0x3B\n#define IO_XFER_PIO_SETUP_ERROR\t\t\t\t0x3C\n#define IO_SSP_EXT_IU_ZERO_LEN_ERROR\t\t\t0x3D\n#define IO_DS_IN_ERROR\t\t\t\t\t0x3E\n#define IO_OPEN_CNX_ERROR_HW_RESOURCE_BUSY\t\t0x3F\n#define IO_ABORT_IN_PROGRESS\t\t\t\t0x40\n#define IO_ABORT_DELAYED\t\t\t\t0x41\n#define IO_INVALID_LENGTH\t\t\t\t0x42\n#define IO_FATAL_ERROR\t\t\t\t\t0x51\n\n \n#define IO_ERROR_UNKNOWN_GENERIC\t\t\t0x43\n\n \n\n#define SPC_MSGU_CFG_TABLE_UPDATE\t\t0x01 \n#define SPC_MSGU_CFG_TABLE_RESET\t\t0x02 \n#define SPC_MSGU_CFG_TABLE_FREEZE\t\t0x04 \n#define SPC_MSGU_CFG_TABLE_UNFREEZE\t\t0x08 \n#define MSGU_IBDB_SET\t\t\t\t0x04\n#define MSGU_HOST_INT_STATUS\t\t\t0x08\n#define MSGU_HOST_INT_MASK\t\t\t0x0C\n#define MSGU_IOPIB_INT_STATUS\t\t\t0x18\n#define MSGU_IOPIB_INT_MASK\t\t\t0x1C\n#define MSGU_IBDB_CLEAR\t\t\t\t0x20 \n#define MSGU_MSGU_CONTROL\t\t\t0x24\n#define MSGU_ODR\t\t\t\t0x3C \n#define MSGU_ODCR\t\t\t\t0x40 \n#define MSGU_SCRATCH_PAD_0\t\t\t0x44\n#define MSGU_SCRATCH_PAD_1\t\t\t0x48\n#define MSGU_SCRATCH_PAD_2\t\t\t0x4C\n#define MSGU_SCRATCH_PAD_3\t\t\t0x50\n#define MSGU_HOST_SCRATCH_PAD_0\t\t\t0x54\n#define MSGU_HOST_SCRATCH_PAD_1\t\t\t0x58\n#define MSGU_HOST_SCRATCH_PAD_2\t\t\t0x5C\n#define MSGU_HOST_SCRATCH_PAD_3\t\t\t0x60\n#define MSGU_HOST_SCRATCH_PAD_4\t\t\t0x64\n#define MSGU_HOST_SCRATCH_PAD_5\t\t\t0x68\n#define MSGU_HOST_SCRATCH_PAD_6\t\t\t0x6C\n#define MSGU_HOST_SCRATCH_PAD_7\t\t\t0x70\n#define MSGU_ODMR\t\t\t\t0x74 \n\n \n#define ODMR_MASK_ALL\t\t\t\t0xFFFFFFFF \n#define ODMR_CLEAR_ALL\t\t\t\t0 \n \n#define ODCR_CLEAR_ALL\t\t0xFFFFFFFF    \n \n#define MSIX_TABLE_OFFSET\t\t0x2000\n#define MSIX_TABLE_ELEMENT_SIZE\t\t0x10\n#define MSIX_INTERRUPT_CONTROL_OFFSET\t0xC\n#define MSIX_TABLE_BASE\t  (MSIX_TABLE_OFFSET + MSIX_INTERRUPT_CONTROL_OFFSET)\n#define MSIX_INTERRUPT_DISABLE\t\t0x1\n#define MSIX_INTERRUPT_ENABLE\t\t0x0\n\n\n \n#define SCRATCH_PAD1_POR\t\t0x00   \n#define SCRATCH_PAD1_SFR\t\t0x01   \n#define SCRATCH_PAD1_ERR\t\t0x02   \n#define SCRATCH_PAD1_RDY\t\t0x03   \n#define SCRATCH_PAD1_RST\t\t0x04   \n#define SCRATCH_PAD1_AAP1RDY_RST\t0x08   \n#define SCRATCH_PAD1_STATE_MASK\t\t0xFFFFFFF0    \n#define SCRATCH_PAD1_RESERVED\t\t0x000003F8    \n\n  \n#define SCRATCH_PAD2_POR\t\t0x00   \n#define SCRATCH_PAD2_SFR\t\t0x01   \n#define SCRATCH_PAD2_ERR\t\t0x02   \n#define SCRATCH_PAD2_RDY\t\t0x03   \n#define SCRATCH_PAD2_FWRDY_RST\t\t0x04   \n#define SCRATCH_PAD2_IOPRDY_RST\t\t0x08   \n#define SCRATCH_PAD2_STATE_MASK\t\t0xFFFFFFF4  \n#define SCRATCH_PAD2_RESERVED\t\t0x000003FC    \n\n#define SCRATCH_PAD_ERROR_MASK\t\t0xFFFFFC00    \n#define SCRATCH_PAD_STATE_MASK\t\t0x00000003    \n\n \n#define MAIN_SIGNATURE_OFFSET\t\t0x00 \n#define MAIN_INTERFACE_REVISION\t\t0x04 \n#define MAIN_FW_REVISION\t\t0x08 \n#define MAIN_MAX_OUTSTANDING_IO_OFFSET\t0x0C \n#define MAIN_MAX_SGL_OFFSET\t\t0x10 \n#define MAIN_CNTRL_CAP_OFFSET\t\t0x14 \n#define MAIN_GST_OFFSET\t\t\t0x18 \n#define MAIN_IBQ_OFFSET\t\t\t0x1C \n#define MAIN_OBQ_OFFSET\t\t\t0x20 \n#define MAIN_IQNPPD_HPPD_OFFSET\t\t0x24 \n#define MAIN_OB_HW_EVENT_PID03_OFFSET\t0x28 \n#define MAIN_OB_HW_EVENT_PID47_OFFSET\t0x2C \n#define MAIN_OB_NCQ_EVENT_PID03_OFFSET\t0x30 \n#define MAIN_OB_NCQ_EVENT_PID47_OFFSET\t0x34 \n#define MAIN_TITNX_EVENT_PID03_OFFSET\t0x38 \n#define MAIN_TITNX_EVENT_PID47_OFFSET\t0x3C \n#define MAIN_OB_SSP_EVENT_PID03_OFFSET\t0x40 \n#define MAIN_OB_SSP_EVENT_PID47_OFFSET\t0x44 \n#define MAIN_OB_SMP_EVENT_PID03_OFFSET\t0x48 \n#define MAIN_OB_SMP_EVENT_PID47_OFFSET\t0x4C \n#define MAIN_EVENT_LOG_ADDR_HI\t\t0x50 \n#define MAIN_EVENT_LOG_ADDR_LO\t\t0x54 \n#define MAIN_EVENT_LOG_BUFF_SIZE\t0x58 \n#define MAIN_EVENT_LOG_OPTION\t\t0x5C \n#define MAIN_IOP_EVENT_LOG_ADDR_HI\t0x60 \n#define MAIN_IOP_EVENT_LOG_ADDR_LO\t0x64 \n#define MAIN_IOP_EVENT_LOG_BUFF_SIZE\t0x68 \n#define MAIN_IOP_EVENT_LOG_OPTION\t0x6C \n#define MAIN_FATAL_ERROR_INTERRUPT\t0x70 \n#define MAIN_FATAL_ERROR_RDUMP0_OFFSET\t0x74 \n#define MAIN_FATAL_ERROR_RDUMP0_LENGTH\t0x78 \n#define MAIN_FATAL_ERROR_RDUMP1_OFFSET\t0x7C \n#define MAIN_FATAL_ERROR_RDUMP1_LENGTH\t0x80 \n#define MAIN_HDA_FLAGS_OFFSET\t\t0x84 \n#define MAIN_ANALOG_SETUP_OFFSET\t0x88 \n\n \n#define GST_GSTLEN_MPIS_OFFSET\t\t0x00\n#define GST_IQ_FREEZE_STATE0_OFFSET\t0x04\n#define GST_IQ_FREEZE_STATE1_OFFSET\t0x08\n#define GST_MSGUTCNT_OFFSET\t\t0x0C\n#define GST_IOPTCNT_OFFSET\t\t0x10\n#define GST_PHYSTATE_OFFSET\t\t0x18\n#define GST_PHYSTATE0_OFFSET\t\t0x18\n#define GST_PHYSTATE1_OFFSET\t\t0x1C\n#define GST_PHYSTATE2_OFFSET\t\t0x20\n#define GST_PHYSTATE3_OFFSET\t\t0x24\n#define GST_PHYSTATE4_OFFSET\t\t0x28\n#define GST_PHYSTATE5_OFFSET\t\t0x2C\n#define GST_PHYSTATE6_OFFSET\t\t0x30\n#define GST_PHYSTATE7_OFFSET\t\t0x34\n#define GST_RERRINFO_OFFSET\t\t0x44\n\n \n#define GST_MPI_STATE_UNINIT\t\t0x00\n#define GST_MPI_STATE_INIT\t\t0x01\n#define GST_MPI_STATE_TERMINATION\t0x02\n#define GST_MPI_STATE_ERROR\t\t0x03\n#define GST_MPI_STATE_MASK\t\t0x07\n\n#define MBIC_NMI_ENABLE_VPE0_IOP\t0x000418\n#define MBIC_NMI_ENABLE_VPE0_AAP1\t0x000418\n \n#define PCIE_EVENT_INTERRUPT_ENABLE\t0x003040\n#define PCIE_EVENT_INTERRUPT\t\t0x003044\n#define PCIE_ERROR_INTERRUPT_ENABLE\t0x003048\n#define PCIE_ERROR_INTERRUPT\t\t0x00304C\n \n#define SPC_SOFT_RESET_SIGNATURE\t0x252acbcd\n \n\n \n#define SPC_REG_RESET\t\t\t0x000000 \n\n \n#define   SPC_REG_RESET_OSSP\t\t0x00000001\n#define   SPC_REG_RESET_RAAE\t\t0x00000002\n#define   SPC_REG_RESET_PCS_SPBC\t0x00000004\n#define   SPC_REG_RESET_PCS_IOP_SS\t0x00000008\n#define   SPC_REG_RESET_PCS_AAP1_SS\t0x00000010\n#define   SPC_REG_RESET_PCS_AAP2_SS\t0x00000020\n#define   SPC_REG_RESET_PCS_LM\t\t0x00000040\n#define   SPC_REG_RESET_PCS\t\t0x00000080\n#define   SPC_REG_RESET_GSM\t\t0x00000100\n#define   SPC_REG_RESET_DDR2\t\t0x00010000\n#define   SPC_REG_RESET_BDMA_CORE\t0x00020000\n#define   SPC_REG_RESET_BDMA_SXCBI\t0x00040000\n#define   SPC_REG_RESET_PCIE_AL_SXCBI\t0x00080000\n#define   SPC_REG_RESET_PCIE_PWR\t0x00100000\n#define   SPC_REG_RESET_PCIE_SFT\t0x00200000\n#define   SPC_REG_RESET_PCS_SXCBI\t0x00400000\n#define   SPC_REG_RESET_LMS_SXCBI\t0x00800000\n#define   SPC_REG_RESET_PMIC_SXCBI\t0x01000000\n#define   SPC_REG_RESET_PMIC_CORE\t0x02000000\n#define   SPC_REG_RESET_PCIE_PC_SXCBI\t0x04000000\n#define   SPC_REG_RESET_DEVICE\t\t0x80000000\n\n \n#define SPC_IBW_AXI_TRANSLATION_LOW\t0x003258\n\n#define MBIC_AAP1_ADDR_BASE\t\t0x060000\n#define MBIC_IOP_ADDR_BASE\t\t0x070000\n#define GSM_ADDR_BASE\t\t\t0x0700000\n \n#define GSM_CONFIG_RESET\t\t0x00000000\n#define RAM_ECC_DB_ERR\t\t\t0x00000018\n#define GSM_READ_ADDR_PARITY_INDIC\t0x00000058\n#define GSM_WRITE_ADDR_PARITY_INDIC\t0x00000060\n#define GSM_WRITE_DATA_PARITY_INDIC\t0x00000068\n#define GSM_READ_ADDR_PARITY_CHECK\t0x00000038\n#define GSM_WRITE_ADDR_PARITY_CHECK\t0x00000040\n#define GSM_WRITE_DATA_PARITY_CHECK\t0x00000048\n\n#define RB6_ACCESS_REG\t\t\t0x6A0000\n#define HDAC_EXEC_CMD\t\t\t0x0002\n#define HDA_C_PA\t\t\t0xcb\n#define HDA_SEQ_ID_BITS\t\t\t0x00ff0000\n#define HDA_GSM_OFFSET_BITS\t\t0x00FFFFFF\n#define MBIC_AAP1_ADDR_BASE\t\t0x060000\n#define MBIC_IOP_ADDR_BASE\t\t0x070000\n#define GSM_ADDR_BASE\t\t\t0x0700000\n#define SPC_TOP_LEVEL_ADDR_BASE\t\t0x000000\n#define GSM_CONFIG_RESET_VALUE          0x00003b00\n#define GPIO_ADDR_BASE                  0x00090000\n#define GPIO_GPIO_0_0UTPUT_CTL_OFFSET   0x0000010c\n\n \n#define SPC_RB6_OFFSET\t\t\t0x80C0\n \n#define RB6_MAGIC_NUMBER_RST\t\t0x1234\n\n \n#define DEVREG_SUCCESS\t\t\t\t\t0x00\n#define DEVREG_FAILURE_OUT_OF_RESOURCE\t\t\t0x01\n#define DEVREG_FAILURE_DEVICE_ALREADY_REGISTERED\t0x02\n#define DEVREG_FAILURE_INVALID_PHY_ID\t\t\t0x03\n#define DEVREG_FAILURE_PHY_ID_ALREADY_REGISTERED\t0x04\n#define DEVREG_FAILURE_PORT_ID_OUT_OF_RANGE\t\t0x05\n#define DEVREG_FAILURE_PORT_NOT_VALID_STATE\t\t0x06\n#define DEVREG_FAILURE_DEVICE_TYPE_NOT_VALID\t\t0x07\n\n#define GSM_BASE\t\t\t\t\t0x4F0000\n#define SHIFT_REG_64K_MASK\t\t\t\t0xffff0000\n#define SHIFT_REG_BIT_SHIFT\t\t\t\t8\n#endif\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}