<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3663" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3663{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3663{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3663{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3663{left:70px;bottom:950px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#t5_3663{left:282px;bottom:913px;letter-spacing:0.13px;word-spacing:0.02px;}
#t6_3663{left:377px;bottom:913px;letter-spacing:0.14px;word-spacing:-0.05px;}
#t7_3663{left:70px;bottom:768px;letter-spacing:0.13px;}
#t8_3663{left:152px;bottom:768px;letter-spacing:0.14px;word-spacing:0.01px;}
#t9_3663{left:70px;bottom:744px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#ta_3663{left:70px;bottom:727px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_3663{left:70px;bottom:710px;letter-spacing:-0.19px;word-spacing:-0.36px;}
#tc_3663{left:70px;bottom:347px;letter-spacing:0.17px;}
#td_3663{left:151px;bottom:347px;letter-spacing:0.2px;word-spacing:0.02px;}
#te_3663{left:150px;bottom:321px;letter-spacing:0.21px;word-spacing:0.04px;}
#tf_3663{left:70px;bottom:296px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tg_3663{left:70px;bottom:279px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_3663{left:70px;bottom:263px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_3663{left:70px;bottom:246px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#tj_3663{left:70px;bottom:221px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tk_3663{left:70px;bottom:205px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tl_3663{left:70px;bottom:188px;letter-spacing:-0.17px;word-spacing:-0.38px;}
#tm_3663{left:314px;bottom:1054px;letter-spacing:0.12px;word-spacing:-0.07px;}
#tn_3663{left:403px;bottom:1054px;letter-spacing:0.15px;}
#to_3663{left:75px;bottom:1034px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tp_3663{left:196px;bottom:1034px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tq_3663{left:277px;bottom:1034px;letter-spacing:-0.13px;}
#tr_3663{left:339px;bottom:1034px;letter-spacing:-0.13px;}
#ts_3663{left:75px;bottom:1011px;letter-spacing:-0.17px;}
#tt_3663{left:196px;bottom:1011px;letter-spacing:-0.13px;}
#tu_3663{left:277px;bottom:1011px;letter-spacing:-0.18px;}
#tv_3663{left:339px;bottom:1011px;letter-spacing:-0.11px;}
#tw_3663{left:75px;bottom:988px;letter-spacing:-0.15px;}
#tx_3663{left:196px;bottom:988px;letter-spacing:-0.15px;}
#ty_3663{left:277px;bottom:988px;letter-spacing:-0.15px;}
#tz_3663{left:339px;bottom:988px;letter-spacing:-0.11px;}
#t10_3663{left:77px;bottom:875px;letter-spacing:-0.13px;}
#t11_3663{left:340px;bottom:875px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t12_3663{left:597px;bottom:875px;letter-spacing:-0.13px;}
#t13_3663{left:77px;bottom:852px;letter-spacing:-0.17px;}
#t14_3663{left:340px;bottom:852px;letter-spacing:-0.13px;}
#t15_3663{left:597px;bottom:852px;letter-spacing:-0.12px;}
#t16_3663{left:244px;bottom:658px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t17_3663{left:343px;bottom:658px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t18_3663{left:76px;bottom:639px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t19_3663{left:197px;bottom:639px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1a_3663{left:278px;bottom:639px;letter-spacing:-0.13px;}
#t1b_3663{left:340px;bottom:639px;letter-spacing:-0.13px;}
#t1c_3663{left:76px;bottom:616px;letter-spacing:-0.15px;}
#t1d_3663{left:197px;bottom:616px;}
#t1e_3663{left:278px;bottom:616px;letter-spacing:-0.19px;}
#t1f_3663{left:340px;bottom:616px;letter-spacing:-0.11px;}
#t1g_3663{left:76px;bottom:593px;letter-spacing:-0.14px;}
#t1h_3663{left:197px;bottom:593px;}
#t1i_3663{left:278px;bottom:593px;letter-spacing:-0.19px;}
#t1j_3663{left:340px;bottom:593px;letter-spacing:-0.11px;}
#t1k_3663{left:76px;bottom:570px;letter-spacing:-0.11px;}
#t1l_3663{left:197px;bottom:570px;}
#t1m_3663{left:278px;bottom:570px;letter-spacing:-0.18px;}
#t1n_3663{left:340px;bottom:570px;letter-spacing:-0.11px;}
#t1o_3663{left:76px;bottom:547px;letter-spacing:-0.15px;}
#t1p_3663{left:197px;bottom:547px;}
#t1q_3663{left:278px;bottom:547px;letter-spacing:-0.18px;}
#t1r_3663{left:340px;bottom:547px;letter-spacing:-0.11px;}
#t1s_3663{left:76px;bottom:524px;letter-spacing:-0.15px;}
#t1t_3663{left:197px;bottom:524px;}
#t1u_3663{left:278px;bottom:524px;letter-spacing:-0.18px;}
#t1v_3663{left:340px;bottom:524px;letter-spacing:-0.11px;}
#t1w_3663{left:76px;bottom:501px;letter-spacing:-0.16px;}
#t1x_3663{left:197px;bottom:501px;}
#t1y_3663{left:278px;bottom:501px;letter-spacing:-0.18px;}
#t1z_3663{left:340px;bottom:501px;letter-spacing:-0.12px;}
#t20_3663{left:76px;bottom:478px;letter-spacing:-0.15px;}
#t21_3663{left:197px;bottom:478px;}
#t22_3663{left:278px;bottom:478px;letter-spacing:-0.19px;}
#t23_3663{left:340px;bottom:478px;letter-spacing:-0.11px;}
#t24_3663{left:76px;bottom:455px;letter-spacing:-0.16px;}
#t25_3663{left:197px;bottom:455px;}
#t26_3663{left:278px;bottom:455px;letter-spacing:-0.18px;}
#t27_3663{left:340px;bottom:455px;letter-spacing:-0.11px;}
#t28_3663{left:76px;bottom:432px;letter-spacing:-0.16px;}
#t29_3663{left:197px;bottom:432px;}
#t2a_3663{left:278px;bottom:432px;letter-spacing:-0.18px;}
#t2b_3663{left:340px;bottom:432px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2c_3663{left:76px;bottom:409px;letter-spacing:-0.14px;}
#t2d_3663{left:197px;bottom:409px;letter-spacing:-0.15px;}
#t2e_3663{left:340px;bottom:409px;letter-spacing:-0.12px;}

.s1_3663{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3663{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3663{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3663{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3663{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3663{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3663{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3663{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3663" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3663Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3663" style="-webkit-user-select: none;"><object width="935" height="1210" data="3663/3663.svg" type="image/svg+xml" id="pdf3663" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3663" class="t s1_3663">Vol. 3B </span><span id="t2_3663" class="t s1_3663">18-31 </span>
<span id="t3_3663" class="t s2_3663">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3663" class="t s3_3663">Processors based on Nehalem microarchitecture have an LBR MSR Stack as shown in Table 18-10. </span>
<span id="t5_3663" class="t s4_3663">Table 18-10. </span><span id="t6_3663" class="t s4_3663">LBR Stack Size and TOS Pointer Range </span>
<span id="t7_3663" class="t s5_3663">18.9.2 </span><span id="t8_3663" class="t s5_3663">Filtering of Last Branch Records </span>
<span id="t9_3663" class="t s3_3663">MSR_LBR_SELECT is cleared to zero at RESET, and LBR filtering is disabled, i.e., all branches will be captured. </span>
<span id="ta_3663" class="t s3_3663">MSR_LBR_SELECT provides bit fields to specify the conditions of subsets of branches that will not be captured in </span>
<span id="tb_3663" class="t s3_3663">the LBR. The layout of MSR_LBR_SELECT is shown in Table 18-11. </span>
<span id="tc_3663" class="t s6_3663">18.10 </span><span id="td_3663" class="t s6_3663">LAST BRANCH, INTERRUPT, AND EXCEPTION RECORDING FOR </span>
<span id="te_3663" class="t s6_3663">PROCESSORS BASED ON SANDY BRIDGE MICROARCHITECTURE </span>
<span id="tf_3663" class="t s3_3663">Generally, all of the last branch record, interrupt, and exception recording facility described in Section 18.9, “Last </span>
<span id="tg_3663" class="t s3_3663">Branch, Interrupt, and Exception Recording for Processors based on Nehalem Microarchitecture,” apply to proces- </span>
<span id="th_3663" class="t s3_3663">sors based on Sandy Bridge microarchitecture. For processors based on Ivy Bridge microarchitecture, the same </span>
<span id="ti_3663" class="t s3_3663">holds true. </span>
<span id="tj_3663" class="t s3_3663">One difference of note is that MSR_LBR_SELECT is shared between two logical processors in the same core. In </span>
<span id="tk_3663" class="t s3_3663">Sandy Bridge microarchitecture, each logical processor has its own MSR_LBR_SELECT. The filtering semantics for </span>
<span id="tl_3663" class="t s3_3663">“Near_ind_jmp” and “Near_rel_jmp” has been enhanced, see Table 18-12. </span>
<span id="tm_3663" class="t s4_3663">Table 18-9. </span><span id="tn_3663" class="t s4_3663">MSR_LASTBRANCH_x_TO_IP </span>
<span id="to_3663" class="t s7_3663">Bit Field </span><span id="tp_3663" class="t s7_3663">Bit Offset </span><span id="tq_3663" class="t s7_3663">Access </span><span id="tr_3663" class="t s7_3663">Description </span>
<span id="ts_3663" class="t s7_3663">Data </span><span id="tt_3663" class="t s8_3663">47:0 </span><span id="tu_3663" class="t s8_3663">R/W </span><span id="tv_3663" class="t s8_3663">This is the “branch to” address. See Section 18.4.8.1 for address format </span>
<span id="tw_3663" class="t s7_3663">SIGN_EXt </span><span id="tx_3663" class="t s8_3663">63:48 </span><span id="ty_3663" class="t s8_3663">R/W </span><span id="tz_3663" class="t s8_3663">Signed extension of bit 47 of this register. </span>
<span id="t10_3663" class="t s7_3663">DisplayFamily_DisplayModel </span><span id="t11_3663" class="t s7_3663">Size of LBR Stack </span><span id="t12_3663" class="t s7_3663">Range of TOS Pointer </span>
<span id="t13_3663" class="t s7_3663">06_1AH </span><span id="t14_3663" class="t s8_3663">16 </span><span id="t15_3663" class="t s8_3663">0 to 15 </span>
<span id="t16_3663" class="t s4_3663">Table 18-11. </span><span id="t17_3663" class="t s4_3663">MSR_LBR_SELECT for Nehalem Microarchitecture </span>
<span id="t18_3663" class="t s7_3663">Bit Field </span><span id="t19_3663" class="t s7_3663">Bit Offset </span><span id="t1a_3663" class="t s7_3663">Access </span><span id="t1b_3663" class="t s7_3663">Description </span>
<span id="t1c_3663" class="t s7_3663">CPL_EQ_0 </span><span id="t1d_3663" class="t s8_3663">0 </span><span id="t1e_3663" class="t s8_3663">R/W </span><span id="t1f_3663" class="t s8_3663">When set, do not capture branches ending in ring 0 </span>
<span id="t1g_3663" class="t s7_3663">CPL_NEQ_0 </span><span id="t1h_3663" class="t s8_3663">1 </span><span id="t1i_3663" class="t s8_3663">R/W </span><span id="t1j_3663" class="t s8_3663">When set, do not capture branches ending in ring &gt;0 </span>
<span id="t1k_3663" class="t s7_3663">JCC </span><span id="t1l_3663" class="t s8_3663">2 </span><span id="t1m_3663" class="t s8_3663">R/W </span><span id="t1n_3663" class="t s8_3663">When set, do not capture conditional branches </span>
<span id="t1o_3663" class="t s7_3663">NEAR_REL_CALL </span><span id="t1p_3663" class="t s8_3663">3 </span><span id="t1q_3663" class="t s8_3663">R/W </span><span id="t1r_3663" class="t s8_3663">When set, do not capture near relative calls </span>
<span id="t1s_3663" class="t s7_3663">NEAR_IND_CALL </span><span id="t1t_3663" class="t s8_3663">4 </span><span id="t1u_3663" class="t s8_3663">R/W </span><span id="t1v_3663" class="t s8_3663">When set, do not capture near indirect calls </span>
<span id="t1w_3663" class="t s7_3663">NEAR_RET </span><span id="t1x_3663" class="t s8_3663">5 </span><span id="t1y_3663" class="t s8_3663">R/W </span><span id="t1z_3663" class="t s8_3663">When set, do not capture near returns </span>
<span id="t20_3663" class="t s7_3663">NEAR_IND_JMP </span><span id="t21_3663" class="t s8_3663">6 </span><span id="t22_3663" class="t s8_3663">R/W </span><span id="t23_3663" class="t s8_3663">When set, do not capture near indirect jumps </span>
<span id="t24_3663" class="t s7_3663">NEAR_REL_JMP </span><span id="t25_3663" class="t s8_3663">7 </span><span id="t26_3663" class="t s8_3663">R/W </span><span id="t27_3663" class="t s8_3663">When set, do not capture near relative jumps </span>
<span id="t28_3663" class="t s7_3663">FAR_BRANCH </span><span id="t29_3663" class="t s8_3663">8 </span><span id="t2a_3663" class="t s8_3663">R/W </span><span id="t2b_3663" class="t s8_3663">When set, do not capture far branches </span>
<span id="t2c_3663" class="t s7_3663">Reserved </span><span id="t2d_3663" class="t s8_3663">63:9 </span><span id="t2e_3663" class="t s8_3663">Must be zero </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
