
*** Running vivado
    with args -log mb_usb_hdmi_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mb_usb_hdmi_top.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_usb_hdmi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yanxinj2/ECE385/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/bg_rom/bg_rom.dcp' for cell 'background/bg_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/char1_rom/char1_rom.dcp' for cell 'char1/char1_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/char2_rom/char2_rom.dcp' for cell 'char2/char2_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/don_rom/don_rom.dcp' for cell 'don/don_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp' for cell 'fifo/fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/katsu_rom/katsu_rom.dcp' for cell 'katsu/katsu_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_uartlite_0_0/mb_ddr3_axi_uartlite_0_0.dcp' for cell 'mb_ddr3_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_3/mb_ddr3_axi_gpio_0_3.dcp' for cell 'mb_ddr3_i/gpio_al_empty'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_2/mb_ddr3_axi_gpio_0_2.dcp' for cell 'mb_ddr3_i/gpio_al_full'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_1/mb_ddr3_axi_gpio_0_1.dcp' for cell 'mb_ddr3_i/gpio_audio'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_8/mb_ddr3_axi_gpio_0_8.dcp' for cell 'mb_ddr3_i/gpio_data_count'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_3_0/mb_ddr3_axi_gpio_3_0.dcp' for cell 'mb_ddr3_i/gpio_leds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_7/mb_ddr3_axi_gpio_0_7.dcp' for cell 'mb_ddr3_i/gpio_ready'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_2_0/mb_ddr3_axi_gpio_2_0.dcp' for cell 'mb_ddr3_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_0/mb_ddr3_axi_gpio_0_0.dcp' for cell 'mb_ddr3_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_1_0/mb_ddr3_axi_gpio_1_0.dcp' for cell 'mb_ddr3_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mdm_1_2/mb_ddr3_mdm_1_2.dcp' for cell 'mb_ddr3_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_1/mb_ddr3_microblaze_0_1.dcp' for cell 'mb_ddr3_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_axi_intc_0/mb_ddr3_microblaze_0_axi_intc_0.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1.dcp' for cell 'mb_ddr3_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_rst_mig_7series_0_83M_2/mb_ddr3_rst_mig_7series_0_83M_2.dcp' for cell 'mb_ddr3_i/rst_mig_7series_0_83M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_quad_spi_0_0/mb_ddr3_axi_quad_spi_0_0.dcp' for cell 'mb_ddr3_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_timer_0_0/mb_ddr3_axi_timer_0_0.dcp' for cell 'mb_ddr3_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_xbar_2/mb_ddr3_xbar_2.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_0/mb_ddr3_auto_pc_0.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_1/mb_ddr3_auto_pc_1.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_2/mb_ddr3_auto_pc_2.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_3/mb_ddr3_auto_pc_3.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_4/mb_ddr3_auto_pc_4.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_5/mb_ddr3_auto_pc_5.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_6/mb_ddr3_auto_pc_6.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_7/mb_ddr3_auto_pc_7.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m08_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_8/mb_ddr3_auto_pc_8.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m09_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_9/mb_ddr3_auto_pc_9.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m10_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_10/mb_ddr3_auto_pc_10.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m11_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_11/mb_ddr3_auto_pc_11.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m12_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_12/mb_ddr3_auto_pc_12.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m14_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_13/mb_ddr3_auto_pc_13.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_dlmb_bram_if_cntlr_1/mb_ddr3_dlmb_bram_if_cntlr_1.dcp' for cell 'mb_ddr3_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_dlmb_v10_1/mb_ddr3_dlmb_v10_1.dcp' for cell 'mb_ddr3_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_ilmb_bram_if_cntlr_1/mb_ddr3_ilmb_bram_if_cntlr_1.dcp' for cell 'mb_ddr3_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_ilmb_v10_1/mb_ddr3_ilmb_v10_1.dcp' for cell 'mb_ddr3_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_lmb_bram_1/mb_ddr3_lmb_bram_1.dcp' for cell 'mb_ddr3_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/taiki_rom/taiki_rom.dcp' for cell 'taiki/taiki_rom'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1691.984 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2304 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_axi_intc_0/mb_ddr3_microblaze_0_axi_intc_0.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_axi_intc_0/mb_ddr3_microblaze_0_axi_intc_0.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_timer_0_0/mb_ddr3_axi_timer_0_0.xdc] for cell 'mb_ddr3_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_timer_0_0/mb_ddr3_axi_timer_0_0.xdc] for cell 'mb_ddr3_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_uartlite_0_0/mb_ddr3_axi_uartlite_0_0_board.xdc] for cell 'mb_ddr3_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_uartlite_0_0/mb_ddr3_axi_uartlite_0_0_board.xdc] for cell 'mb_ddr3_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_uartlite_0_0/mb_ddr3_axi_uartlite_0_0.xdc] for cell 'mb_ddr3_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_uartlite_0_0/mb_ddr3_axi_uartlite_0_0.xdc] for cell 'mb_ddr3_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_0/mb_ddr3_axi_gpio_0_0_board.xdc] for cell 'mb_ddr3_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_0/mb_ddr3_axi_gpio_0_0_board.xdc] for cell 'mb_ddr3_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_0/mb_ddr3_axi_gpio_0_0.xdc] for cell 'mb_ddr3_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_0/mb_ddr3_axi_gpio_0_0.xdc] for cell 'mb_ddr3_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_1_0/mb_ddr3_axi_gpio_1_0_board.xdc] for cell 'mb_ddr3_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_1_0/mb_ddr3_axi_gpio_1_0_board.xdc] for cell 'mb_ddr3_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_1_0/mb_ddr3_axi_gpio_1_0.xdc] for cell 'mb_ddr3_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_1_0/mb_ddr3_axi_gpio_1_0.xdc] for cell 'mb_ddr3_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_2_0/mb_ddr3_axi_gpio_2_0_board.xdc] for cell 'mb_ddr3_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_2_0/mb_ddr3_axi_gpio_2_0_board.xdc] for cell 'mb_ddr3_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_2_0/mb_ddr3_axi_gpio_2_0.xdc] for cell 'mb_ddr3_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_2_0/mb_ddr3_axi_gpio_2_0.xdc] for cell 'mb_ddr3_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_3_0/mb_ddr3_axi_gpio_3_0_board.xdc] for cell 'mb_ddr3_i/gpio_leds/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_3_0/mb_ddr3_axi_gpio_3_0_board.xdc] for cell 'mb_ddr3_i/gpio_leds/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_3_0/mb_ddr3_axi_gpio_3_0.xdc] for cell 'mb_ddr3_i/gpio_leds/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_3_0/mb_ddr3_axi_gpio_3_0.xdc] for cell 'mb_ddr3_i/gpio_leds/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_quad_spi_0_0/mb_ddr3_axi_quad_spi_0_0_board.xdc] for cell 'mb_ddr3_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_quad_spi_0_0/mb_ddr3_axi_quad_spi_0_0_board.xdc] for cell 'mb_ddr3_i/spi_usb/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_quad_spi_0_0/mb_ddr3_axi_quad_spi_0_0.xdc] for cell 'mb_ddr3_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_quad_spi_0_0/mb_ddr3_axi_quad_spi_0_0.xdc] for cell 'mb_ddr3_i/spi_usb/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_1/mb_ddr3_microblaze_0_1.xdc] for cell 'mb_ddr3_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_1/mb_ddr3_microblaze_0_1.xdc] for cell 'mb_ddr3_i/microblaze_0/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/user_design/constraints/mb_ddr3_mig_7series_0_1.xdc] for cell 'mb_ddr3_i/mig_7series_0'
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: mb_ddr3_i/mig_7series_0/sys_clk_p). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/user_design/constraints/mb_ddr3_mig_7series_0_1.xdc:41]
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/user_design/constraints/mb_ddr3_mig_7series_0_1.xdc] for cell 'mb_ddr3_i/mig_7series_0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_rst_mig_7series_0_83M_2/mb_ddr3_rst_mig_7series_0_83M_2_board.xdc] for cell 'mb_ddr3_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_rst_mig_7series_0_83M_2/mb_ddr3_rst_mig_7series_0_83M_2_board.xdc] for cell 'mb_ddr3_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_rst_mig_7series_0_83M_2/mb_ddr3_rst_mig_7series_0_83M_2.xdc] for cell 'mb_ddr3_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_rst_mig_7series_0_83M_2/mb_ddr3_rst_mig_7series_0_83M_2.xdc] for cell 'mb_ddr3_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_1/mb_ddr3_axi_gpio_0_1_board.xdc] for cell 'mb_ddr3_i/gpio_audio/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_1/mb_ddr3_axi_gpio_0_1_board.xdc] for cell 'mb_ddr3_i/gpio_audio/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_1/mb_ddr3_axi_gpio_0_1.xdc] for cell 'mb_ddr3_i/gpio_audio/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_1/mb_ddr3_axi_gpio_0_1.xdc] for cell 'mb_ddr3_i/gpio_audio/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_2/mb_ddr3_axi_gpio_0_2_board.xdc] for cell 'mb_ddr3_i/gpio_al_full/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_2/mb_ddr3_axi_gpio_0_2_board.xdc] for cell 'mb_ddr3_i/gpio_al_full/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_2/mb_ddr3_axi_gpio_0_2.xdc] for cell 'mb_ddr3_i/gpio_al_full/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_2/mb_ddr3_axi_gpio_0_2.xdc] for cell 'mb_ddr3_i/gpio_al_full/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_3/mb_ddr3_axi_gpio_0_3_board.xdc] for cell 'mb_ddr3_i/gpio_al_empty/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_3/mb_ddr3_axi_gpio_0_3_board.xdc] for cell 'mb_ddr3_i/gpio_al_empty/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_3/mb_ddr3_axi_gpio_0_3.xdc] for cell 'mb_ddr3_i/gpio_al_empty/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_3/mb_ddr3_axi_gpio_0_3.xdc] for cell 'mb_ddr3_i/gpio_al_empty/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_7/mb_ddr3_axi_gpio_0_7_board.xdc] for cell 'mb_ddr3_i/gpio_ready/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_7/mb_ddr3_axi_gpio_0_7_board.xdc] for cell 'mb_ddr3_i/gpio_ready/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_7/mb_ddr3_axi_gpio_0_7.xdc] for cell 'mb_ddr3_i/gpio_ready/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_7/mb_ddr3_axi_gpio_0_7.xdc] for cell 'mb_ddr3_i/gpio_ready/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_8/mb_ddr3_axi_gpio_0_8_board.xdc] for cell 'mb_ddr3_i/gpio_data_count/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_8/mb_ddr3_axi_gpio_0_8_board.xdc] for cell 'mb_ddr3_i/gpio_data_count/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_8/mb_ddr3_axi_gpio_0_8.xdc] for cell 'mb_ddr3_i/gpio_data_count/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_8/mb_ddr3_axi_gpio_0_8.xdc] for cell 'mb_ddr3_i/gpio_data_count/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2433.828 ; gain = 519.398
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'fifo/fifo/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'fifo/fifo/U0'
Parsing XDC File [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc]
WARNING: [Vivado 12-584] No ports matched 'init_calib_complete'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'init_calib_complete'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_100mhz'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:27]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_100mhz]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:27]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk_100mhz'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_100mhz'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:255]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:255]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:257]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:257]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:260]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:260]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:261]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:261]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:262]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:262]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:313]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:313]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:314]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:314]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:317]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:317]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:318]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:318]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:319]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:319]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:320]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:320]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc]
Parsing XDC File [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_axi_intc_0/mb_ddr3_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_axi_intc_0/mb_ddr3_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_quad_spi_0_0/mb_ddr3_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_ddr3_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_quad_spi_0_0/mb_ddr3_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_ddr3_i/spi_usb/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mdm_1_2/mb_ddr3_mdm_1_2.xdc] for cell 'mb_ddr3_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mdm_1_2/mb_ddr3_mdm_1_2.xdc] for cell 'mb_ddr3_i/mdm_1/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'fifo/fifo/U0'
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_10' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_11' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_12' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_13' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_4' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_5' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_6' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_7' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_8' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_9' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_10' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_11' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_12' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_13' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_4' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_5' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_6' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_7' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_8' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_9' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_10' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_11' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_12' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_13' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_4' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_5' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_6' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_7' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_8' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_9' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_10' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_11' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_12' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_13' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_4' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_5' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_6' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_7' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_8' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_9' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_10' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_11' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_12' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_13' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_4' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_5' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_6' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_7' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_8' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_9' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_10' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_11' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_12' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_13' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_4' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_5' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_6' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_7' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_8' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_9' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_10' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_11' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_12' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_13' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_4' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_5' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_6' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_7' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_8' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_9' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_10' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_11' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_12' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_13' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_14' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_4' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_5' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_6' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_7' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_8' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_9' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'fifo/fifo/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 82 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_1/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2433.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 476 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 104 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 110 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM64M => RAM64M (RAMD64E(x4)): 203 instances

61 Infos, 129 Warnings, 21 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2433.828 ; gain = 1340.781
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2433.828 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1485f68fe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2433.828 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter char_move/counter[7]_i_1 into driver instance char_move/counter[7]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_FPU.mem_NanA_2_i_1 into driver instance mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_FPU.mem_NanA_2_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_i_1 into driver instance mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native_i_30__0 into driver instance mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native_i_31__0, which resulted in an inversion of 30 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.M_AXI_ARADDR_I[31]_i_1__0 into driver instance mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.M_AXI_ARADDR_I[31]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.r_fifo_mem_reg[15][10]_srl16_i_1 into driver instance mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.M_AXI_ARADDR_I[31]_i_4, which resulted in an inversion of 41 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Using_FPGA.Native_i_1__0 into driver instance mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Using_FPGA.Native_i_1__1 into driver instance mb_ddr3_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/Sl_Ready_INST_0, which resulted in an inversion of 33 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[0]_i_1__0 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[0]_i_2__0, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot[15]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_enc[3]_i_3, which resulted in an inversion of 29 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_target_hot[15]_i_1__0 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_single_thread.active_target_enc[3]_i_3__0, which resulted in an inversion of 37 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot[15]_i_1__1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_enc[3]_i_3__1, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_6, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/periodic_rd_generation.read_this_rank_r_i_1 into driver instance mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/periodic_rd_generation.read_this_rank_r_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_1 into driver instance mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/i___33_i_1, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_1__0 into driver instance mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_1__1 into driver instance mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/i___33_i_3, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_1__2 into driver instance mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/i___52_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/idle_r_lcl_i_1__3 into driver instance mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/i___57_i_1, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/idle_r_lcl_i_1__4 into driver instance mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[5]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/idle_r_lcl_i_1__5 into driver instance mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[6]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/idle_r_lcl_i_1__6 into driver instance mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[7]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 7 inverter(s) to 46 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16dd5add3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2758.516 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 243 cells and removed 330 cells
INFO: [Opt 31-1021] In phase Retarget, 31 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 28 inverter(s) to 98 load pin(s).
Phase 2 Constant propagation | Checksum: 12ec1a186

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2758.516 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 1650 cells and removed 4338 cells
INFO: [Opt 31-1021] In phase Constant propagation, 39 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 150414b2e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2758.516 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 4528 cells
INFO: [Opt 31-1021] In phase Sweep, 38 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Clk_IBUF_BUFG_inst to drive 125 load(s) on clock net Clk_IBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 171ab902f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2758.516 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 171ab902f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2758.516 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b1a210b2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2758.516 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 16 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             243  |             330  |                                             31  |
|  Constant propagation         |            1650  |            4338  |                                             39  |
|  Sweep                        |               1  |            4528  |                                             38  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             16  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 2758.516 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18f74c39c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2758.516 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Pwropt 34-71] Flop 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]' has constant clock net fifo/<const0>
WARNING: [Pwropt 34-71] Flop 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg' has constant clock net fifo/<const0>
WARNING: [Pwropt 34-71] Flop 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]' has constant clock net fifo/<const0>
WARNING: [Pwropt 34-71] Flop 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg' has constant clock net fifo/<const0>
WARNING: [Pwropt 34-71] Flop 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg' has constant clock net fifo/<const0>
WARNING: [Pwropt 34-71] Flop 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg' has constant clock net fifo/<const0>
WARNING: [Pwropt 34-71] Flop 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg' has constant clock net fifo/<const0>
WARNING: [Pwropt 34-71] Flop 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg' has constant clock net fifo/<const0>
WARNING: [Pwropt 34-71] Flop 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg' has constant clock net fifo/<const0>
WARNING: [Pwropt 34-71] Flop 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg' has constant clock net fifo/<const0>
WARNING: [Pwropt 34-71] Flop 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]' has constant clock net fifo/<const0>
WARNING: [Pwropt 34-71] Flop 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]' has constant clock net fifo/<const0>
WARNING: [Pwropt 34-71] Flop 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg' has constant clock net fifo/<const0>
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 68 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 8 Total Ports: 136
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 18043b5bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.388 . Memory (MB): peak = 3220.238 ; gain = 0.000
Ending Power Optimization Task | Checksum: 18043b5bc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3220.238 ; gain = 461.723

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 12f7009c9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3220.238 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 12f7009c9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3220.238 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3220.238 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 12f7009c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3220.238 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 142 Warnings, 21 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 3220.238 ; gain = 786.410
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 3220.238 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yanxinj2/ECE385/Final/Final.runs/impl_1/mb_usb_hdmi_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3220.238 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/yanxinj2/ECE385/Final/Final.runs/impl_1/mb_usb_hdmi_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3220.238 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dc6e19ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 3220.238 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ea7ddd6a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c19f370e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c19f370e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3220.238 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c19f370e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2296230ec

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d47f0bf0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d47f0bf0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1206572a7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 200 LUTNM shape to break, 1543 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 29, two critical 171, total 200, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 842 nets or LUTs. Breaked 200 LUTs, combined 642 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset. Replicated 11 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 11 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 11 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 3220.238 ; gain = 0.000
INFO: [Physopt 32-76] Pass 1. Identified 13 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net vga/drawX[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net vga/drawX[3]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net vga/drawX[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net vga/drawX[5]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net vga/drawX[4]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net vga/drawX[7]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net vga/drawX[2]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net vga/drawX[6]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net vga/drawX[9]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net vga/drawX[8]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net vga/drawY[2]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/drawY[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net vga/drawY[0]. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 13 nets. Created 75 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 75 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 3220.238 ; gain = 0.000
INFO: [Physopt 32-46] Identified 7 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net vga/drawY[3]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/drawY[4]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/drawY[7]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/drawY[5]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/drawY[6]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/drawY[8]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/drawY[9]. Replicated 4 times.
INFO: [Physopt 32-232] Optimized 7 nets. Created 28 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 28 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3220.238 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3220.238 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          200  |            642  |                   842  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           11  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Fanout                                           |           75  |              0  |                    13  |           0  |           1  |  00:00:03  |
|  Critical Cell                                    |           28  |              0  |                     7  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          314  |            642  |                   863  |           0  |          11  |  00:00:05  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 18d3dae43

Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 3220.238 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1469618fc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3220.238 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1469618fc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1417f4b81

Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: be7f8076

Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14dd4980b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15555d3d2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 128cc2898

Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f435e50a

Time (s): cpu = 00:00:51 ; elapsed = 00:01:08 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 204e43af6

Time (s): cpu = 00:00:53 ; elapsed = 00:01:10 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 172cb6d9f

Time (s): cpu = 00:00:53 ; elapsed = 00:01:10 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 18e4475d7

Time (s): cpu = 00:00:57 ; elapsed = 00:01:21 . Memory (MB): peak = 3220.238 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 18e4475d7

Time (s): cpu = 00:00:58 ; elapsed = 00:01:21 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12997dce6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.217 | TNS=-2564.995 |
Phase 1 Physical Synthesis Initialization | Checksum: 1806465b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 3220.238 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 165513739

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3220.238 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 12997dce6

Time (s): cpu = 00:01:04 ; elapsed = 00:01:31 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-11.141. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c3f0e90e

Time (s): cpu = 00:01:15 ; elapsed = 00:01:48 . Memory (MB): peak = 3220.238 ; gain = 0.000

Time (s): cpu = 00:01:15 ; elapsed = 00:01:48 . Memory (MB): peak = 3220.238 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1c3f0e90e

Time (s): cpu = 00:01:15 ; elapsed = 00:01:48 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c3f0e90e

Time (s): cpu = 00:01:15 ; elapsed = 00:01:49 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c3f0e90e

Time (s): cpu = 00:01:15 ; elapsed = 00:01:49 . Memory (MB): peak = 3220.238 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1c3f0e90e

Time (s): cpu = 00:01:16 ; elapsed = 00:01:49 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3220.238 ; gain = 0.000

Time (s): cpu = 00:01:16 ; elapsed = 00:01:49 . Memory (MB): peak = 3220.238 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2347d6950

Time (s): cpu = 00:01:16 ; elapsed = 00:01:49 . Memory (MB): peak = 3220.238 ; gain = 0.000
Ending Placer Task | Checksum: 1e27dd298

Time (s): cpu = 00:01:16 ; elapsed = 00:01:49 . Memory (MB): peak = 3220.238 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
183 Infos, 142 Warnings, 21 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:51 . Memory (MB): peak = 3220.238 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3220.238 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yanxinj2/ECE385/Final/Final.runs/impl_1/mb_usb_hdmi_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3220.238 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file mb_usb_hdmi_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 3220.238 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_placed.rpt -pb mb_usb_hdmi_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_usb_hdmi_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 3220.238 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3220.238 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.00s |  WALL: 5.41s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3220.238 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.141 | TNS=-2538.678 |
Phase 1 Physical Synthesis Initialization | Checksum: 1debef605

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3220.238 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.141 | TNS=-2538.678 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1debef605

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.141 | TNS=-2538.678 |
INFO: [Physopt 32-702] Processed net don/don_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net color_instance/DrawY[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.135 | TNS=-2537.038 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net color_instance/DrawY[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.104 | TNS=-2536.697 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net color_instance/DrawY[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.066 | TNS=-2536.279 |
INFO: [Physopt 32-702] Processed net color_instance/DrawY[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_51__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_51__1_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_51__1_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_195_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.040 | TNS=-2535.993 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net color_instance/DrawY[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.012 | TNS=-2535.531 |
INFO: [Physopt 32-702] Processed net char1/char1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net color_instance/DrawY[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.996 | TNS=-2534.282 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net color_instance/DrawY[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.995 | TNS=-2533.449 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_52_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_52_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_197_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.992 | TNS=-2533.416 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_196_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/charY__2[2].  Re-placed instance color_instance/rom_address_i_502
INFO: [Physopt 32-735] Processed net color_instance/charY__2[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.980 | TNS=-2533.164 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net color_instance/DrawY[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.970 | TNS=-2532.578 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net color_instance/DrawY[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.963 | TNS=-2523.061 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net color_instance/DrawY[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.922 | TNS=-2522.159 |
INFO: [Physopt 32-81] Processed net color_instance/DrawY[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net color_instance/DrawY[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.921 | TNS=-2521.928 |
INFO: [Physopt 32-81] Processed net color_instance/DrawY[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net color_instance/DrawY[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.915 | TNS=-2521.862 |
INFO: [Physopt 32-702] Processed net color_instance/DrawY[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_21__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_105_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_105_comp.
INFO: [Physopt 32-735] Processed net color_instance/charY__2[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.908 | TNS=-2521.786 |
INFO: [Physopt 32-702] Processed net color_instance/DrawY[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net color_instance/rom_address_i_205_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_509_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_509_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_509_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_364_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.906 | TNS=-2521.763 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_23__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_113_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_113_comp.
INFO: [Physopt 32-735] Processed net color_instance/charY__2[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.902 | TNS=-2521.719 |
INFO: [Physopt 32-702] Processed net color_instance/DrawY[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/p_0_in__0[3]. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_50__1_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_193_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.901 | TNS=-2521.224 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_501_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_501_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_501_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_364_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.897 | TNS=-2521.180 |
INFO: [Physopt 32-702] Processed net color_instance/DrawY[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_31__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_31__1_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_31__1_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_143__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.895 | TNS=-2521.158 |
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_196_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_196_comp.
INFO: [Physopt 32-735] Processed net color_instance/charY__2[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.892 | TNS=-2521.125 |
INFO: [Physopt 32-663] Processed net color_instance/p_0_in__0[9].  Re-placed instance color_instance/rom_address_i_26__1
INFO: [Physopt 32-735] Processed net color_instance/p_0_in__0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.888 | TNS=-2521.081 |
INFO: [Physopt 32-702] Processed net color_instance/DrawY[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_59_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_59_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_215__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.882 | TNS=-2521.015 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_60_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_60_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_216__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.879 | TNS=-2520.982 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_119_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_119_comp.
INFO: [Physopt 32-735] Processed net color_instance/charY__3[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.873 | TNS=-2520.916 |
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_195_n_0.  Re-placed instance color_instance/rom_address_i_195_comp
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_195_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.871 | TNS=-2520.894 |
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_119_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_119_comp_1.
INFO: [Physopt 32-735] Processed net color_instance/charY__3[9]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.869 | TNS=-2520.872 |
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_119_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_119_comp.
INFO: [Physopt 32-735] Processed net color_instance/charY__3[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.858 | TNS=-2520.751 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_48__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_48__1_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_48__1_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_187_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.854 | TNS=-2519.761 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net color_instance/p_0_in__0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.820 | TNS=-2519.387 |
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/p_0_in__0[2]. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_54_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_203_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.815 | TNS=-2519.332 |
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_21__1_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_21__1_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_103_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.807 | TNS=-2519.244 |
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_106_n_0.  Re-placed instance color_instance/rom_address_i_106
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_106_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.792 | TNS=-2519.079 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_206_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.787 | TNS=-2519.013 |
INFO: [Physopt 32-702] Processed net color_instance/DrawY[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_39_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_39_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_164_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.786 | TNS=-2518.650 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_56_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.780 | TNS=-2518.495 |
INFO: [Physopt 32-702] Processed net color_instance/DrawY[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_176_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.778 | TNS=-2518.392 |
INFO: [Physopt 32-663] Processed net color_instance/p_0_in__0[5].  Re-placed instance color_instance/rom_address_i_42
INFO: [Physopt 32-735] Processed net color_instance/p_0_in__0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.772 | TNS=-2517.352 |
INFO: [Physopt 32-663] Processed net color_instance/charY__2[3].  Re-placed instance color_instance/rom_address_i_494
INFO: [Physopt 32-735] Processed net color_instance/charY__2[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.766 | TNS=-2517.154 |
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_110__1_1.  Re-placed instance color_instance/rom_address_i_362
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_110__1_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.760 | TNS=-2517.088 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_47_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_47_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_185_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.759 | TNS=-2516.900 |
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_61_n_0.  Re-placed instance color_instance/rom_address_i_61
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_61_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.758 | TNS=-2516.879 |
INFO: [Physopt 32-702] Processed net color_instance/DrawY[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_28_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_28_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_135_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.757 | TNS=-2516.279 |
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_215__1_n_0.  Re-placed instance color_instance/rom_address_i_215__1_comp
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_215__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.749 | TNS=-2516.080 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net color_instance/p_0_in__0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.747 | TNS=-2515.977 |
INFO: [Physopt 32-702] Processed net color_instance/DrawY[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_35__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_35__1_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_35__1_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_153_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.746 | TNS=-2515.925 |
INFO: [Physopt 32-663] Processed net color_instance/p_0_in__0[8].  Re-placed instance color_instance/rom_address_i_30
INFO: [Physopt 32-735] Processed net color_instance/p_0_in__0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.739 | TNS=-2515.067 |
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/p_0_in__0[0]. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_62_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_221__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.735 | TNS=-2515.012 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_41__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/charY__3[5].  Re-placed instance color_instance/rom_address_i_482
INFO: [Physopt 32-735] Processed net color_instance/charY__3[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.734 | TNS=-2514.856 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_106_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.733 | TNS=-2514.844 |
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_52_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_52_comp_1.
INFO: [Physopt 32-735] Processed net color_instance/charY__2[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.732 | TNS=-2514.823 |
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_43_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_43_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_175_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.731 | TNS=-2514.771 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_195_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.731 | TNS=-2514.759 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_166_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_166_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_166_comp.
INFO: [Physopt 32-735] Processed net color_instance/charY__2[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.730 | TNS=-2514.656 |
INFO: [Physopt 32-702] Processed net don/don_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/DrawY[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_21__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_368_n_0.  Re-placed instance color_instance/rom_address_i_368
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_368_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.730 | TNS=-2514.656 |
INFO: [Physopt 32-702] Processed net color_instance/DrawY[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_51__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.729 | TNS=-2514.645 |
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_103_n_0.  Re-placed instance color_instance/rom_address_i_103_comp
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_103_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.729 | TNS=-2514.623 |
INFO: [Physopt 32-702] Processed net char1/char1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/DrawY[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/charY__2[4].  Re-placed instance color_instance/rom_address_i_486
INFO: [Physopt 32-735] Processed net color_instance/charY__2[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.727 | TNS=-2514.518 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_114_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_399_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.727 | TNS=-2514.310 |
INFO: [Physopt 32-702] Processed net color_instance/DrawY[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net color_instance/charY__2[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.725 | TNS=-2514.289 |
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_450_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/rom_address_i_1018. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net vga/rom_address_i_1016_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.723 | TNS=-2514.222 |
INFO: [Physopt 32-702] Processed net color_instance/DrawY[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_41__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_112_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.719 | TNS=-2513.234 |
INFO: [Physopt 32-702] Processed net color_instance/DrawY[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_110__1_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net color_instance/p_51_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.706 | TNS=-2513.091 |
INFO: [Physopt 32-702] Processed net color_instance/DrawY[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_186_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.705 | TNS=-2512.860 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_147_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charY__3[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_839_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vc_reg[6]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net color_instance/vc_reg[9]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.704 | TNS=-2512.365 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net color_instance/charY__3[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.701 | TNS=-2509.765 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_199__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charY__3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_879_n_0.  Re-placed instance color_instance/rom_address_i_879
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_879_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.673 | TNS=-2509.457 |
INFO: [Physopt 32-702] Processed net vga/rom_address_i_1020_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX20_12[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_1059_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.621 | TNS=-2502.838 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_879_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga/vc_reg[1]_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.577 | TNS=-2502.353 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1059_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX16__2[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_2047_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.535 | TNS=-2497.229 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net vga/rom_address_i_1809_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.528 | TNS=-2497.152 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_119_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.527 | TNS=-2497.141 |
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_49__1_n_0.  Re-placed instance color_instance/rom_address_i_49__1
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_49__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.525 | TNS=-2497.064 |
INFO: [Physopt 32-702] Processed net vga/rom_address_i_1809_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX20_11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_97_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.504 | TNS=-2496.833 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net color_instance/charY__2[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.503 | TNS=-2496.822 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1061_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX16__2[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_2519_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_2515_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.481 | TNS=-2494.502 |
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_125_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_168_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.481 | TNS=-2494.502 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net color_instance/DrawY[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.480 | TNS=-2490.480 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_98_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.480 | TNS=-2490.480 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_49__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.470 | TNS=-2490.007 |
INFO: [Physopt 32-702] Processed net color_instance/vc_reg[9]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX20_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_988_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.470 | TNS=-2487.441 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_2054_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_2050_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_2531_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_2800_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.459 | TNS=-2484.720 |
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_173_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_233_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_284_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.439 | TNS=-2484.499 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_130_n_0.  Re-placed instance color_instance/rom_address_i_130
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_130_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.393 | TNS=-2483.994 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net color_instance/DrawY[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.388 | TNS=-2483.938 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_986_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.386 | TNS=-2483.790 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_985_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.374 | TNS=-2482.210 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net color_instance/charY__3[9]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.363 | TNS=-2482.089 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_985_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1411_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1886_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1882_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_2372_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_2701_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.356 | TNS=-2480.709 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_2811_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.350 | TNS=-2480.643 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_272_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.335 | TNS=-2480.478 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net color_instance/DrawY[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.305 | TNS=-2479.070 |
INFO: [Physopt 32-702] Processed net color_instance/charX1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_414_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.299 | TNS=-2479.004 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_2812_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.293 | TNS=-2478.938 |
INFO: [Physopt 32-702] Processed net vga/vc_reg[1]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/rom_address_i_1440_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX20_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_1009_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.286 | TNS=-2476.833 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_415_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.279 | TNS=-2476.756 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_271_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.278 | TNS=-2476.745 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_2799_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_2812_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net don/rom_address__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX17__1_n_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/DistX[12]_7[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/charX17_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/drawX[4]_repN_1. Optimizations did not improve timing on the net.
Phase 3 Critical Path Optimization | Checksum: 1414eeca7

Time (s): cpu = 00:01:00 ; elapsed = 00:00:58 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net don/don_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net color_instance/DrawY[7]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net color_instance/DrawY[7]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/DrawY[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_51__1_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net color_instance/DrawY[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_199__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_199__1_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_199__1_comp.
INFO: [Physopt 32-702] Processed net color_instance/DrawY[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/p_0_in__0[9]. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_26__1_comp.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_51__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_205_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_205_comp.
INFO: [Physopt 32-702] Processed net color_instance/DrawY[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_193_n_0.  Re-placed instance color_instance/rom_address_i_193_comp
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_21__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_368_n_0.  Re-placed instance color_instance/rom_address_i_368
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_407_n_0.  Re-placed instance color_instance/rom_address_i_407
INFO: [Physopt 32-702] Processed net color_instance/DrawY[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_27_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_27_comp.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_206_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_206_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_206_comp.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_28_n_0.  Re-placed instance color_instance/rom_address_i_28_comp
INFO: [Physopt 32-702] Processed net color_instance/charY__3[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/vc_reg[2]_1.  Re-placed instance vga/rom_address_i_880
INFO: [Physopt 32-81] Processed net color_instance/DrawY[0]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net char1/char1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/DrawY[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/p_0_in__0[5]. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_42_comp.
INFO: [Physopt 32-702] Processed net color_instance/DrawY[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_368_n_0.  Re-placed instance color_instance/rom_address_i_368
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_23__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_23__1_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_23__1_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_364_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_364_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_104__1_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_195_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_195_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_195_comp_1.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_49__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_49__1_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_49__1_comp.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_48__1_n_0.  Re-placed instance color_instance/rom_address_i_48__1_comp
INFO: [Physopt 32-702] Processed net color_instance/DrawY[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_177_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_177_comp.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_114_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_114_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_114_comp.
INFO: [Physopt 32-663] Processed net color_instance/p_0_in__0[4].  Re-placed instance color_instance/rom_address_i_46
INFO: [Physopt 32-702] Processed net don/don_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/DrawY[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_51__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_196_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net color_instance/DrawY[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/charY__2[8].  Re-placed instance color_instance/rom_address_i_452
INFO: [Physopt 32-702] Processed net color_instance/DrawY[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_110__1_1_repN.  Re-placed instance color_instance/rom_address_i_362_comp
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-702] Processed net color_instance/DrawY[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_176_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charY__2[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/rom_address_i_1292. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/rom_address_i_1290_n_0.  Re-placed instance vga/rom_address_i_1290
INFO: [Physopt 32-702] Processed net char1/char1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_133_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_451_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net color_instance/DrawY[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_193_n_0_repN.  Re-placed instance color_instance/rom_address_i_193_comp_1
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net color_instance/DrawY[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_166_n_0.  Re-placed instance color_instance/rom_address_i_166_comp
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_185_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_110__1_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/p_51_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_384_n_0.  Re-placed instance color_instance/rom_address_i_384
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_207_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_395_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_186_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_39_n_0.  Re-placed instance color_instance/rom_address_i_39_comp
INFO: [Physopt 32-702] Processed net color_instance/DrawY[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-702] Processed net color_instance/charX1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_193_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_192_n_0.  Re-placed instance color_instance/rom_address_i_192
INFO: [Physopt 32-702] Processed net color_instance/DrawY[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_199__1_n_0.  Re-placed instance color_instance/rom_address_i_199__1_comp
INFO: [Physopt 32-702] Processed net color_instance/DrawY[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/charY__3[9].  Re-placed instance color_instance/rom_address_i_406_comp
INFO: [Physopt 32-702] Processed net color_instance/charY__3[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_776_n_0.  Re-placed instance color_instance/rom_address_i_776
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_206_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vc_reg[3]_2[1]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_373_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_45__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charY__3[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_500_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/rom_address_i_1298. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-663] Processed net vga/vc_reg[3]_4.  Re-placed instance vga/rom_address_i_194
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_131_n_0.  Re-placed instance color_instance/rom_address_i_131_comp
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_49__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_189_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/charY__3[3].  Re-placed instance color_instance/rom_address_i_498
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_39_n_0.  Re-placed instance color_instance/rom_address_i_39_comp
Phase 4 Critical Path Optimization | Checksum: 1866d82fc

Time (s): cpu = 00:01:37 ; elapsed = 00:01:35 . Memory (MB): peak = 3220.238 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 3220.238 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-10.064 | TNS=-2464.650 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.077  |         74.028  |            4  |              0  |                   159  |           0  |           2  |  00:01:32  |
|  Total          |          1.077  |         74.028  |            4  |              0  |                   159  |           0  |           3  |  00:01:32  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3220.238 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1306cf27d

Time (s): cpu = 00:01:38 ; elapsed = 00:01:36 . Memory (MB): peak = 3220.238 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
756 Infos, 142 Warnings, 21 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:41 . Memory (MB): peak = 3220.238 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3220.238 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yanxinj2/ECE385/Final/Final.runs/impl_1/mb_usb_hdmi_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3220.238 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a73c27c4 ConstDB: 0 ShapeSum: 640a3a5f RouteDB: 0
Post Restoration Checksum: NetGraph: a82259e2 NumContArr: cb293cc Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: b4d4edae

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: b4d4edae

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 3220.238 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: b4d4edae

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 3220.238 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 17ad00aa6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 3220.238 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.851 | TNS=-2316.514| WHS=-0.324 | THS=-404.089|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 22aa46ace

Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3321.957 ; gain = 101.719
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.851 | TNS=-2289.918| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 22aa46ace

Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3321.957 ; gain = 101.719

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00685641 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 35962
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 35961
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2070a854b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3321.957 ; gain = 101.719

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2070a854b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3321.957 ; gain = 101.719
Phase 3 Initial Routing | Checksum: 1bcae26fc

Time (s): cpu = 00:01:00 ; elapsed = 00:00:53 . Memory (MB): peak = 3329.957 ; gain = 109.719

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4788
 Number of Nodes with overlaps = 686
 Number of Nodes with overlaps = 176
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.590| TNS=-2889.401| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ee12b618

Time (s): cpu = 00:01:49 ; elapsed = 00:01:47 . Memory (MB): peak = 3329.957 ; gain = 109.719

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1567
 Number of Nodes with overlaps = 418
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.837| TNS=-2884.598| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19d6ce5d2

Time (s): cpu = 00:02:21 ; elapsed = 00:02:19 . Memory (MB): peak = 3329.957 ; gain = 109.719

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1421
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 15
Phase 4.3 Global Iteration 2 | Checksum: 1d871f7ac

Time (s): cpu = 00:02:34 ; elapsed = 00:02:33 . Memory (MB): peak = 3329.957 ; gain = 109.719
Phase 4 Rip-up And Reroute | Checksum: 1d871f7ac

Time (s): cpu = 00:02:34 ; elapsed = 00:02:33 . Memory (MB): peak = 3329.957 ; gain = 109.719

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1cef15017

Time (s): cpu = 00:02:36 ; elapsed = 00:02:36 . Memory (MB): peak = 3329.957 ; gain = 109.719
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.777| TNS=-2860.587| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 15948651c

Time (s): cpu = 00:02:50 ; elapsed = 00:02:44 . Memory (MB): peak = 3337.367 ; gain = 117.129

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15948651c

Time (s): cpu = 00:02:50 ; elapsed = 00:02:44 . Memory (MB): peak = 3337.367 ; gain = 117.129
Phase 5 Delay and Skew Optimization | Checksum: 15948651c

Time (s): cpu = 00:02:50 ; elapsed = 00:02:44 . Memory (MB): peak = 3337.367 ; gain = 117.129

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e93e5b1f

Time (s): cpu = 00:02:52 ; elapsed = 00:02:46 . Memory (MB): peak = 3337.367 ; gain = 117.129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.696| TNS=-2737.023| WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19624a2e8

Time (s): cpu = 00:02:52 ; elapsed = 00:02:46 . Memory (MB): peak = 3337.367 ; gain = 117.129
Phase 6 Post Hold Fix | Checksum: 19624a2e8

Time (s): cpu = 00:02:52 ; elapsed = 00:02:46 . Memory (MB): peak = 3337.367 ; gain = 117.129

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 18.942 %
  Global Horizontal Routing Utilization  = 18.0484 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X9Y77 -> INT_R_X9Y77
   INT_R_X9Y72 -> INT_R_X9Y72
South Dir 1x1 Area, Max Cong = 83.7838%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: ecf3f130

Time (s): cpu = 00:02:52 ; elapsed = 00:02:47 . Memory (MB): peak = 3337.367 ; gain = 117.129

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ecf3f130

Time (s): cpu = 00:02:52 ; elapsed = 00:02:47 . Memory (MB): peak = 3337.367 ; gain = 117.129

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 150b100f0

Time (s): cpu = 00:02:54 ; elapsed = 00:02:50 . Memory (MB): peak = 3337.367 ; gain = 117.129

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-10.696| TNS=-2737.023| WHS=0.016  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 150b100f0

Time (s): cpu = 00:02:55 ; elapsed = 00:02:52 . Memory (MB): peak = 3337.367 ; gain = 117.129
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:55 ; elapsed = 00:02:52 . Memory (MB): peak = 3337.367 ; gain = 117.129

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
775 Infos, 143 Warnings, 21 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:00 ; elapsed = 00:02:54 . Memory (MB): peak = 3337.367 ; gain = 117.129
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3337.367 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yanxinj2/ECE385/Final/Final.runs/impl_1/mb_usb_hdmi_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3337.367 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/yanxinj2/ECE385/Final/Final.runs/impl_1/mb_usb_hdmi_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
Command: report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/yanxinj2/ECE385/Final/Final.runs/impl_1/mb_usb_hdmi_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3337.367 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
Command: report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
787 Infos, 144 Warnings, 21 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3338.125 ; gain = 0.758
INFO: [runtcl-4] Executing : report_route_status -file mb_usb_hdmi_top_route_status.rpt -pb mb_usb_hdmi_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_usb_hdmi_top_timing_summary_routed.rpt -pb mb_usb_hdmi_top_timing_summary_routed.pb -rpx mb_usb_hdmi_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_usb_hdmi_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_usb_hdmi_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_usb_hdmi_top_bus_skew_routed.rpt -pb mb_usb_hdmi_top_bus_skew_routed.pb -rpx mb_usb_hdmi_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force mb_usb_hdmi_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP background/rom_address input background/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP background/rom_address input background/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP background/rom_address1 input background/rom_address1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP background/rom_address2 input background/rom_address2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP char1/rom_address input char1/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP char1/rom_address input char1/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX10 input color_instance/charX10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX10 input color_instance/charX10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX10__0 input color_instance/charX10__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX10__0 input color_instance/charX10__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX10__1 input color_instance/charX10__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX10__1 input color_instance/charX10__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX11 input color_instance/charX11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX11 input color_instance/charX11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX11__0 input color_instance/charX11__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX11__0 input color_instance/charX11__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX11__1 input color_instance/charX11__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX11__1 input color_instance/charX11__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX12 input color_instance/charX12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX12 input color_instance/charX12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX12__0 input color_instance/charX12__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX12__0 input color_instance/charX12__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX12__1 input color_instance/charX12__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX12__1 input color_instance/charX12__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX13 input color_instance/charX13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX13 input color_instance/charX13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX13__0 input color_instance/charX13__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX13__0 input color_instance/charX13__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX13__1 input color_instance/charX13__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX13__1 input color_instance/charX13__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX14 input color_instance/charX14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX14 input color_instance/charX14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX14__0 input color_instance/charX14__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX14__0 input color_instance/charX14__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX14__1 input color_instance/charX14__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX14__1 input color_instance/charX14__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX15 input color_instance/charX15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX15 input color_instance/charX15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX15__0 input color_instance/charX15__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX15__0 input color_instance/charX15__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX15__1 input color_instance/charX15__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX15__1 input color_instance/charX15__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX16 input color_instance/charX16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX16 input color_instance/charX16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX16__0 input color_instance/charX16__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX16__0 input color_instance/charX16__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX16__1 input color_instance/charX16__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX16__1 input color_instance/charX16__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX17 input color_instance/charX17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX17 input color_instance/charX17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX17__0 input color_instance/charX17__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX17__0 input color_instance/charX17__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX17__1 input color_instance/charX17__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX17__1 input color_instance/charX17__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX18 input color_instance/charX18/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX18 input color_instance/charX18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX18__0 input color_instance/charX18__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX18__0 input color_instance/charX18__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX18__1 input color_instance/charX18__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX18__1 input color_instance/charX18__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX19 input color_instance/charX19/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX19 input color_instance/charX19/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX19__0 input color_instance/charX19__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX19__0 input color_instance/charX19__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX19__1 input color_instance/charX19__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX19__1 input color_instance/charX19__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX20__0 input color_instance/charX20__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX20__0 input color_instance/charX20__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX20__1 input color_instance/charX20__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX20__1 input color_instance/charX20__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX20__2 input color_instance/charX20__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX20__2 input color_instance/charX20__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21 input color_instance/charX21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21 input color_instance/charX21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21__0 input color_instance/charX21__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21__0 input color_instance/charX21__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21__1 input color_instance/charX21__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21__1 input color_instance/charX21__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21__10 input color_instance/charX21__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21__10 input color_instance/charX21__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21__2 input color_instance/charX21__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21__2 input color_instance/charX21__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21__3 input color_instance/charX21__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21__3 input color_instance/charX21__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21__4 input color_instance/charX21__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21__4 input color_instance/charX21__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21__5 input color_instance/charX21__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21__5 input color_instance/charX21__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21__6 input color_instance/charX21__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21__6 input color_instance/charX21__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21__7 input color_instance/charX21__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21__7 input color_instance/charX21__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21__8 input color_instance/charX21__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21__8 input color_instance/charX21__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21__9 input color_instance/charX21__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX21__9 input color_instance/charX21__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX3 input color_instance/charX3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX3 input color_instance/charX3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX3__0 input color_instance/charX3__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/charX3__0 input color_instance/charX3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out on the mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 audio0/time0/rom_addr_reg_rep has an input control pin audio0/time0/rom_addr_reg_rep/ADDRARDADDR[10] (net: audio0/time0/rom_addr_reg_rep_i_3_n_0) which is driven by a register (bgchange_0/state_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 audio0/time0/rom_addr_reg_rep has an input control pin audio0/time0/rom_addr_reg_rep/ADDRARDADDR[11] (net: audio0/time0/rom_addr_reg_rep_i_2_n_0) which is driven by a register (bgchange_0/state_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 audio0/time0/rom_addr_reg_rep has an input control pin audio0/time0/rom_addr_reg_rep/ADDRARDADDR[4] (net: audio0/time0/rom_addr_reg_rep_i_9_n_0) which is driven by a register (bgchange_0/state_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 audio0/time0/rom_addr_reg_rep has an input control pin audio0/time0/rom_addr_reg_rep/ADDRARDADDR[5] (net: audio0/time0/rom_addr_reg_rep_i_8_n_0) which is driven by a register (bgchange_0/state_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 audio0/time0/rom_addr_reg_rep has an input control pin audio0/time0/rom_addr_reg_rep/ADDRARDADDR[6] (net: audio0/time0/rom_addr_reg_rep_i_7_n_0) which is driven by a register (bgchange_0/state_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 audio0/time0/rom_addr_reg_rep has an input control pin audio0/time0/rom_addr_reg_rep/ADDRARDADDR[7] (net: audio0/time0/rom_addr_reg_rep_i_6_n_0) which is driven by a register (bgchange_0/state_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 audio0/time0/rom_addr_reg_rep has an input control pin audio0/time0/rom_addr_reg_rep/ADDRARDADDR[8] (net: audio0/time0/rom_addr_reg_rep_i_5_n_0) which is driven by a register (bgchange_0/state_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 audio0/time0/rom_addr_reg_rep has an input control pin audio0/time0/rom_addr_reg_rep/ADDRARDADDR[9] (net: audio0/time0/rom_addr_reg_rep_i_4_n_0) which is driven by a register (bgchange_0/state_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 audio0/time0/rom_addr_reg_rep has an input control pin audio0/time0/rom_addr_reg_rep/ENARDEN (net: audio0/time0/rom_addr_reg_rep_0) which is driven by a register (bgchange_0/state_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 11 net(s) have no routable loads. The problem bus(es) and/or net(s) are fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], color_instance/p_41_in, fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, and fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 158 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mb_usb_hdmi_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3789.867 ; gain = 447.988
INFO: [Common 17-206] Exiting Vivado at Wed May  1 22:31:10 2024...
