From f6d82802edfec5720600f7eb5b30896191d6f16b Mon Sep 17 00:00:00 2001
From: Soren Brinkmann <soren.brinkmann@xilinx.com>
Date: Wed, 30 Jul 2014 09:13:06 -0700
Subject: [PATCH 422/793] ARM: zynq: Remove SCU standby from platform code

Enabling SCU standby mode is done in common code now. There is no longer
a need to change the SCU configuration from platform code.

Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---
 arch/arm/mach-zynq/pm.c |   17 -----------------
 1 files changed, 0 insertions(+), 17 deletions(-)

diff --git a/arch/arm/mach-zynq/pm.c b/arch/arm/mach-zynq/pm.c
index 3c4aa41..dc3d63d1 100644
--- a/arch/arm/mach-zynq/pm.c
+++ b/arch/arm/mach-zynq/pm.c
@@ -50,13 +50,11 @@
 /* register offsets */
 #define DDRC_CTRL_REG1_OFFS		0x60
 #define DDRC_DRAM_PARAM_REG3_OFFS	0x20
-#define SCU_CTRL			0
 #define SLCR_TOPSW_CLK_CTRL		0x16c
 
 /* bitfields */
 #define DDRC_CLOCKSTOP_MASK	BIT(23)
 #define DDRC_SELFREFRESH_MASK	BIT(12)
-#define SCU_STBY_EN_MASK	BIT(5)
 #define TOPSW_CLK_CTRL_DIS_MASK	BIT(0)
 
 static void __iomem *ddrc_base;
@@ -74,18 +72,10 @@ static void zynq_pm_wake(void)
 
 static int zynq_pm_suspend(unsigned long arg)
 {
-	u32 reg;
 	int (*zynq_suspend_ptr)(void __iomem *, void __iomem *) =
 		(__force void *)ocm_base;
 	int do_ddrpll_bypass = 1;
 
-	/* SCU standby mode */
-	if (scu_base) {
-		reg = readl(scu_base + SCU_CTRL);
-		reg |= SCU_STBY_EN_MASK;
-		writel(reg, scu_base + SCU_CTRL);
-	}
-
 	/* Topswitch clock stop disable */
 	reg = xslcr_read(SLCR_TOPSW_CLK_CTRL);
 	reg |= TOPSW_CLK_CTRL_DIS_MASK;
@@ -129,13 +119,6 @@ static int zynq_pm_suspend(unsigned long arg)
 	reg &= ~TOPSW_CLK_CTRL_DIS_MASK;
 	xslcr_write(reg, SLCR_TOPSW_CLK_CTRL);
 
-	/* SCU standby mode */
-	if (scu_base) {
-		reg = readl(scu_base + SCU_CTRL);
-		reg &= ~SCU_STBY_EN_MASK;
-		writel(reg, scu_base + SCU_CTRL);
-	}
-
 	/* A9 clock gating */
 	asm volatile ("mrc  p15, 0, r12, c15, c0, 0\n"
 		      "bic  r12, r12, #1\n"
-- 
1.7.5.4

