mmUVD_MP_SWAP_CNTL	,	V_44
ring	,	V_2
"ring test on %d succeeded in %d usecs\n"	,	L_7
amdgpu_ring_alloc	,	F_21
upper_32_bits	,	F_35
uvd_v4_2_resume	,	F_30
mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL	,	V_19
uvd_v4_2_hw_init	,	F_17
PACKET0	,	F_23
state	,	V_124
mmUVD_CONTEXT_ID	,	V_64
uvd_v4_2_set_irq_funcs	,	F_8
mmUVD_RBC_RB_WPTR_CNTL	,	V_55
mmUVD_RBC_IB_BASE	,	V_75
uvd_v4_2_sw_init	,	F_9
mmUVD_SEMA_CNTL	,	V_22
size	,	V_79
mmUVD_SEMA_TIMEOUT_STATUS	,	V_21
AMD_CG_STATE_GATE	,	V_129
adev	,	V_4
"UVD not responding, giving up!!!\n"	,	L_5
uvd_v4_2_set_powergating_state	,	F_61
mmUVD_LMI_CTRL2	,	V_30
UVD_SOFT_RESET__CXW_SOFT_RESET_MASK	,	V_37
amdgpu_ring_init	,	F_13
"IH: UVD TRAP\n"	,	L_14
mmUVD_RBC_RB_RPTR	,	V_5
cg_flags	,	V_102
RREG32	,	F_2
UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT	,	V_111
max_handles	,	V_89
amdgpu_interrupt_state	,	V_123
amdgpu_uvd_get_destroy_msg	,	F_44
uvd_v4_2_set_dcm	,	F_52
order_base_2	,	F_36
seq	,	V_61
AMDGPU_UVD_FIRMWARE_OFFSET	,	V_80
amd_powergating_state	,	V_130
"amdgpu: cp failed to lock ring %d (%d).\n"	,	L_6
uint32_t	,	T_1
irq	,	V_11
i	,	V_24
j	,	V_25
DRM_UDELAY	,	F_40
uvd_v4_2_early_init	,	F_6
r	,	V_9
UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK	,	V_39
orig	,	V_100
uvd_v4_2_set_interrupt_state	,	F_56
AMD_PG_STATE_GATE	,	V_133
WREG32_UVD_CTX	,	F_51
config	,	V_95
"ib test on ring %d succeeded\n"	,	L_13
mdelay	,	F_33
AMDGPU_UVD_HEAP_SIZE	,	V_84
mmUVD_STATUS	,	V_53
source	,	V_122
mmUVD_RBC_RB_WPTR	,	V_6
mmUVD_CGC_CTRL	,	V_105
num_types	,	V_136
mmUVD_GPCOM_VCPU_CMD	,	V_67
mmUVD_MPC_SET_MUXB0	,	V_47
mmUVD_MPC_SET_MUXB1	,	V_48
mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL	,	V_20
uvd_v4_2_irq_funcs	,	V_137
uvd_v4_2_stop	,	F_28
amdgpu_uvd_sw_init	,	F_11
uvd_v4_2_wait_for_idle	,	F_54
ETIMEDOUT	,	V_120
DRM_ERROR	,	F_22
fence_put	,	F_46
name	,	V_12
uvd_v4_2_suspend	,	F_29
idx	,	V_68
uvd_v4_2_is_idle	,	F_53
uvd_v4_2_ring_emit_fence	,	F_37
WREG32	,	F_5
gpu_addr	,	V_57
mmUVD_VCPU_CACHE_OFFSET0	,	V_82
mmUVD_RBC_IB_SIZE	,	V_76
fw	,	V_81
amdgpu_asic_set_uvd_clocks	,	F_18
hw_mode	,	V_117
mmUVD_VCPU_CACHE_OFFSET2	,	V_90
mmUVD_VCPU_CACHE_OFFSET1	,	V_85
mmUVD_RBC_RB_BASE	,	V_58
amdgpu_ring_write	,	F_24
UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK	,	V_33
AMDGPU_UVD_STACK_SIZE	,	V_87
amdgpu_uvd_suspend	,	F_15
__BIG_ENDIAN	,	F_34
RREG32_UVD_CTX	,	F_50
uvd_v4_2_init_cg	,	F_48
mmUVD_UDEC_DBW_ADDR_CONFIG	,	V_98
DRM_DEBUG	,	F_58
gate	,	V_128
UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK	,	V_110
uvd_v4_2_enable_mgcg	,	F_49
amdgpu_ring_commit	,	F_25
CP_PACKET2	,	V_13
uint64_t	,	T_4
uvd_v4_2_ring_get_wptr	,	F_3
UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT	,	V_112
uvd_v4_2_ring_test_ib	,	F_42
mmUVD_LMI_CTRL	,	V_42
uvd_v4_2_process_interrupt	,	F_57
AMDGPU_RING_TYPE_UVD	,	V_14
mmSRBM_STATUS	,	V_118
mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL	,	V_18
vm_id	,	V_73
tmp	,	V_15
"amdgpu: ring failed to lock UVD ring (%d).\n"	,	L_2
enable	,	V_99
mmUVD_VCPU_CACHE_SIZE1	,	V_86
ib	,	V_72
mmUVD_VCPU_CACHE_SIZE2	,	V_91
fence_wait	,	F_45
mmUVD_VCPU_CACHE_SIZE0	,	V_83
wptr	,	V_7
"amdgpu: failed to get create msg (%d).\n"	,	L_10
SRBM_SOFT_RESET__SOFT_RESET_UVD_MASK	,	V_41
mmUVD_LMI_EXT40_ADDR	,	V_56
handle	,	V_8
UVD_CGC_CTRL2__DYN_OCLK_RAMP_EN_MASK	,	V_113
UVD_CGC_CTRL2__DYN_RCLK_RAMP_EN_MASK	,	V_114
ctx_switch	,	V_74
mmUVD_CGC_GATE	,	V_28
pg_flags	,	V_131
mmUVD_MPC_SET_MUX	,	V_50
uvd_v4_2_set_clockgating_state	,	F_60
amdgpu_irq_add_id	,	F_10
uvd_v4_2_ring_set_wptr	,	F_4
DRM_INFO	,	F_26
status	,	V_52
uvd_v4_2_ring_funcs	,	V_135
UVD_SOFT_RESET__LBSI_SOFT_RESET_MASK	,	V_34
usec_timeout	,	V_69
ring_size	,	V_59
flags	,	V_62
uvd_v4_2_set_ring_funcs	,	F_7
ixUVD_CGC_CTRL2	,	V_116
UVD_SOFT_RESET__LMI_SOFT_RESET_MASK	,	V_32
AMD_CG_SUPPORT_UVD_MGCG	,	V_103
amdgpu_ring_test_ring	,	F_20
amdgpu_iv_entry	,	V_125
AMDGPU_GPU_PAGE_ALIGN	,	F_47
UVD_CGC_CTRL__CLK_OFF_DELAY_MASK	,	V_109
mmUVD_MPC_SET_ALU	,	V_49
amd_clockgating_state	,	V_127
UVD_SOFT_RESET__CSM_SOFT_RESET_MASK	,	V_36
UVD_SOFT_RESET__RBC_SOFT_RESET_MASK	,	V_35
rb_bufsz	,	V_23
mmUVD_RBC_RB_CNTL	,	V_54
"amdgpu: failed to get destroy ib (%d).\n"	,	L_11
EINVAL	,	V_70
mmUVD_MPC_SET_MUXA1	,	V_46
length_dw	,	V_77
sw_mode	,	V_107
"amdgpu: fence wait failed (%d).\n"	,	L_12
gfx	,	V_94
uvd_v4_2_sw_fini	,	F_14
mmUVD_MPC_SET_MUXA0	,	V_45
mmUVD_SOFT_RESET	,	V_31
data	,	V_101
uvd_v4_2_ring_emit_ib	,	F_41
amdgpu_ring	,	V_1
"amdgpu: ring %d test failed (0x%08X)\n"	,	L_8
mp_swap_cntl	,	V_27
u32	,	T_2
AMD_PG_SUPPORT_UVD	,	V_132
uvd_v4_2_ring_test_ring	,	F_39
amdgpu_ib	,	V_71
AMDGPU_UVD_SESSION_SIZE	,	V_88
WREG32_P	,	F_32
uvd_v4_2_hw_fini	,	F_27
mmUVD_MASTINT_EN	,	V_29
uvd_v4_2_soft_reset	,	F_55
done	,	V_16
amdgpu_uvd_resume	,	F_12
entry	,	V_126
"UVD not responding, trying to reset the VCPU!!!\n"	,	L_4
UVD_SOFT_RESET__TAP_SOFT_RESET_MASK	,	V_38
gb_addr_config	,	V_96
mmUVD_UDEC_ADDR_CONFIG	,	V_93
mmUVD_UDEC_DB_ADDR_CONFIG	,	V_97
uvd_v4_2_mc_resume	,	F_31
amdgpu_uvd_get_create_msg	,	F_43
uvd_v4_2_start	,	F_19
"amdgpu: failed to raise UVD clocks (%d).\n"	,	L_9
tmp2	,	V_108
amdgpu_irq_src	,	V_121
mmUVD_LMI_ADDR_EXT	,	V_92
mmSRBM_SOFT_RESET	,	V_40
amdgpu_uvd_sw_fini	,	F_16
"UVD initialized successfully.\n"	,	L_3
uvd_v4_2_ring_get_rptr	,	F_1
SRBM_STATUS__UVD_BUSY_MASK	,	V_119
ready	,	V_17
"uvd"	,	L_1
UVD_CGC_CTRL2__GATER_DIV_ID__SHIFT	,	V_115
addr	,	V_60
mmUVD_LMI_SWAP_CNTL	,	V_43
amdgpu_device	,	V_3
uvd	,	V_10
mmUVD_GPCOM_VCPU_DATA1	,	V_66
mmUVD_GPCOM_VCPU_DATA0	,	V_65
WARN_ON	,	F_38
u64	,	T_3
ixUVD_CGC_MEM_CTRL	,	V_104
mmUVD_VCPU_CNTL	,	V_51
funcs	,	V_134
fence	,	V_78
amdgpu_fence_process	,	F_59
lmi_swap_cntl	,	V_26
AMDGPU_FENCE_FLAG_64BIT	,	V_63
UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK	,	V_106
