Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id D06793D3327
	for <linux-kernel@vger.kernel.org>; Sat, 17 Oct 2026 04:58:36 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1792213119; cv=none; b=VchAi+AAnzyFWTLPRL3qe5skgSGYqKVt6k2+vH6RuyXGm19j9noXqP5759h48dZNLWZFbA7h4XZcGFiMy+pjPLbqrmQYhvu46uFE9XsWRwVHv53iyVyboMAgvgtFmA7GwBCHShVrwfXU/MlvzauE4sJKn1Zgq5CnVrYDg6N3ZaE=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1792213119; c=relaxed/simple;
	bh=oIEkEtJU44W5iyJM4zuS6IESnQipHtO2Q2ZuXpG76YQ=;
	h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version; b=tJV+Y8HnvZgmvD0RV4ppMPh4VJrNCkTuYBJUAuZD5AyYZxFJkWVtaDCRTQIo0h4GNOKDwWn7jz3ksRaWNgSduRWavUIT8270o/TxkW376waENS8CqLF5pkjYmfvm3ZP/359pXcuZ5N8R9qAWVBvGaYuBbr5I+t+Zr7EyzB881jI=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Ug4QqmXL; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=OjNEuFVt; arc=none smtp.client-ip=205.220.180.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Ug4QqmXL";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="OjNEuFVt"
Received: from pps.filterd (m0279872.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 69H3lJss3166958
	for <linux-kernel@vger.kernel.org>; Sat, 17 Oct 2026 04:58:35 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-transfer-encoding:date:from:in-reply-to:message-id
	:mime-version:references:subject:to; s=qcppdkim1; bh=6L5qY269+Dl
	6bNrgkp43eymDN8CAanAIlGJdgx8qXIk=; b=Ug4QqmXLuhJri8oTIAmkD+hyXfZ
	on3X7GTEeEYO4e3vPbrFWTrSjAYcqTCSoy6922hUQh9MEj9RKedggO8gwjxQbHeM
	ELDdDFtsdQhDvaUNB2Il+9rYeA5M8q4rhHOZ8WOvIUiIfxAbHW9pG4M42t52/0UA
	rxoOVt/noBecrX6+5GHwniI76u7gVLghtEG3wltjDq+1FE80dUtPeAkmoxaJ7pWb
	Zg+Wio60U8ImsSKDJYtwFZC1AM5RmfFJioLV1tT95aiviggxamncBVTuhjwc+kLe
	rAZE8VhHW4h6mkJk0kfKgdQvltSKsUJlcEk41NN/klHAmJg6DF526XNdTyA==
Received: from mail-dy1-f199.google.com (mail-dy1-f199.google.com [74.125.82.199])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4hc1d7r3y5-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <linux-kernel@vger.kernel.org>; Sat, 17 Oct 2026 04:58:35 +0000 (GMT)
Received: by mail-dy1-f199.google.com with SMTP id 5a478bee46e88-35a4d2e39acso2782252eec.1
        for <linux-kernel@vger.kernel.org>; Fri, 16 Oct 2026 21:58:35 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1792213115; x=1792817915; darn=vger.kernel.org;
        h=content-transfer-encoding:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:from:to:cc:subject:date
         :message-id:reply-to:content-type;
        bh=6L5qY269+Dl6bNrgkp43eymDN8CAanAIlGJdgx8qXIk=;
        b=OjNEuFVtpznAcDef8MIlesfTiOsLroYRbMCt0zyFb2tta4GtnEHQe9KV6vAWbWtIOu
         IAb37aYx+lNQxxrknk3+kd/qM2051gU/lV4de4AhKpA9U95sY1CZjLj2Xdw2D48oNZlr
         nnnl5xjew0phBKaVwXVt3/UrqtYVoQsG1lafNQN7C9F4Hq9mf6Z6KAxBrk5U6uM4Q479
         OTrV3Pnoa64NjQhaYtsmigYW838cQvGIRd8oI4KQk97bTr3as4e6zz5UAYzdUrCb+7vc
         ZWe8S8t6Ny+oCdVC3CvPFdL+8MiOeSvdlijzAe44KkQp4nMI0m1nZJNVLjIMSmKDVCwd
         VAvQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20260707; t=1792213115; x=1792817915;
        h=content-transfer-encoding:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from
         :to:cc:subject:date:message-id:reply-to:content-type;
        bh=6L5qY269+Dl6bNrgkp43eymDN8CAanAIlGJdgx8qXIk=;
        b=0vMZZNImX6LZCfNfGMt7iHG34JoaO5GEB0KTo6n6eWShMqyQPxF5KVriep5hNmAn69
         si5oY846dJeWyWgbLeQg4hBNvfoOUucbC+gz1aE3Jv4KCXW88GqhQ3w6ZdC7OqcAsbTA
         8MoB2+pGk5SLKsUCWlno7hJWZ3kMpU99RfkXmSTTEti+dZ4iYJHG6TUgbAAdopzZs3vb
         3sXfqH0eOBXl7QylKOWD0n0APqO1Xilruk16jDB7Z0PxHqGU00uYnHrM08NtC5Nbl34q
         yXXB2u69FWKzD6xgQ7rrsa/USzLHFN8Y9OFy08UR6hnnZDBkFvlD1ZmCgKkx18V8lE45
         E8WA==
X-Forwarded-Encrypted: i=1; AKwUvBxKS/AwXKx6VnES9+BVK9wN3UrcnNgAzflBiBeT1J4wiHnLoOWf+8YdNzNhRBFE7yekajWTwBgDaMd8f6g=@vger.kernel.org
X-Gm-Message-State: AFq9FYLrNP0jLQox2GAVJ+bt5aBs93dsR6ONHljv5PWN9Yhb8ODrqaSP
	M7bE1ma/IialTrqhlL48o1/CQLogct7Pt+hjS161cNxNRnG90i4LC+iyEgoBeD0sN9khoWxzfwJ
	TTphhOzR+AFBO/U6wsDqMMLOZ+OhMtYOgIRievpDSKnWOmuF/fCcv+40Np9RvlT/fh48=
X-Gm-Gg: AYBFou0/ND8vxIRoKvslWoqtJmPVJV07b7VZFogbB3zChNN2bx4hC24hS54/4goLFeZ
	BMCdyrds2jzsgbqOVTgCkbL8z6N1LKxox0uXg0CkSM9mGGeZIBDmgXQ308VeuLp7qJ2+LIaHIdB
	dRCgV8zFVLO6lOUgbtvrHc4+QR+ePTchy2pwgxnPFX/+WiOIA2fnJFY+2fgkmFePPtUccgKeNZo
	obXgLllgxGOCA4er8ChNPV0jy0Q5UHfAKfrd2pRq3TJLWVDPXUcvRv1XbHpxscNqKsXYD3xJ50P
	xr2J6bkfUvVRNClMDwEhwUuMUe4UvSLo6Oo1+kHS9nmAV6+JDNokXmB2cWdADD7QdbthxBwFa36
	nrIO6bQNvq4fEj3f2JS6sMqyy6cjXnj7QEdAuKclhCO+36FNWj06/xIGNA6U=
X-Received: by 2002:a05:701b:4354:b0:16c:4eef:a526 with SMTP id a92af1059eb24-1851238bde2mr2551543c88.15.1792213114567;
        Fri, 16 Oct 2026 21:58:34 -0700 (PDT)
X-Received: by 2002:a05:701b:4354:b0:16c:4eef:a526 with SMTP id a92af1059eb24-1851238bde2mr2551516c88.15.1792213114078;
        Fri, 16 Oct 2026 21:58:34 -0700 (PDT)
Received: from QCOM-aGQu4IUr3Y.qualcomm.com (i-global052.qualcomm.com. [199.106.103.52])
        by smtp.gmail.com with ESMTPSA id a92af1059eb24-1831a6f58c2sm15203817c88.11.2026.10.16.21.58.29
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Fri, 16 Oct 2026 21:58:33 -0700 (PDT)
From: Shawn Guo <shengchao.guo@oss.qualcomm.com>
To: Bjorn Andersson <andersson@kernel.org>
Cc: Abel Vesa <abelvesa@kernel.org>, Stephen Boyd <sboyd@kernel.org>,
        Brian Masney <bmasney+clk@redhat.com>,
        Jerome Brunet <jbrunet+clk@baylibre.com>,
        Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Conor Dooley <conor+dt@kernel.org>,
        Konrad Dybcio <konradybcio@kernel.org>,
        Taniya Das <taniya.das@oss.qualcomm.com>,
        Jagadeesh Kona <jagadeesh.kona@oss.qualcomm.com>,
        Bryan O'Donoghue <bryan.odonoghue@linaro.org>,
        Bartosz Golaszewski <brgl@kernel.org>, linux-arm-msm@vger.kernel.org,
        linux-clk@vger.kernel.org, devicetree@vger.kernel.org,
        linux-kernel@vger.kernel.org,
        Shawn Guo <shengchao.guo@oss.qualcomm.com>
Subject: [PATCH v3 1/4] dt-bindings: clock: qcom,sm8450-videocc: Fix clock inputs for Glymur
Date: Sat, 17 Oct 2026 12:58:14 +0800
Message-ID: <20261017045817.1506961-2-shengchao.guo@oss.qualcomm.com>
X-Mailer: git-send-email 2.43.0
In-Reply-To: <20261017045817.1506961-1-shengchao.guo@oss.qualcomm.com>
References: <20261017045817.1506961-1-shengchao.guo@oss.qualcomm.com>
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
X-Proofpoint-Spam-Info: AW1haW4tMjYxMDE3MDAxOSBTYWx0ZWRfXxGkXaDpiZVYK
 CUxMBxwwJd2DLM6Nre7KxiDjAS5e/Ph5l6AJ6sPGtOasUlk0uEr+T4h847ka+NyKgtyR+Jos1qJ
 Pc+WC751q6f1Jz9sH22B60a/CrsISZ8=
X-Proofpoint-ORIG-GUID: Y-siNs6LsOzsruGAcnVWLXQyMkFqIkGy
X-Proofpoint-GUID: Y-siNs6LsOzsruGAcnVWLXQyMkFqIkGy
X-Authority-Analysis: v=2.4 cv=K4O3jCWI c=1 sm=1 tr=0 ts=6ad3007b cx=c_pps
 a=cFYjgdjTJScbgFmBucgdfQ==:117 a=b9+bayejhc3NMeqCNyeLQQ==:17
 a=660iZSQnnn4A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22
 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22 a=VwQbUJbxAAAA:8
 a=EUspDBNiAAAA:8 a=3WhL5buBUIyFYQ3kjXcA:9 a=scEy_gLbYbu1JhEsrz4S:22
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYxMDE3MDAxOSBTYWx0ZWRfX/AfQiX8CIbAg
 ha3uWaL52/L6caL7EN0i2VV9/cNN8UGfEKPnQnHX51Ijhcoqzuaumw57XS+Ej+m9g6upARUcLyi
 O/Cw8DQ5i0U+MPmbiA/m+ATS+tJuWqe86p+mqvqLPtXVzQxBgwVsXMLwZlAXAyf6hLd99WOEU8O
 LdO7IstL86XfIWD6hXxBJgK+f3SCHbetFP8fEbTOKXI8XGrZsl5k0Md4h/3gdZry+WkVnBrFMGw
 hrfE3LMuPl6m00l7DAx6kbR5pf7MJP7cVZqxwrCNHWxPNvViemUupheagJlOQ3zVfi1jroBP/EX
 A/pEB8OQpzK93sovBTofJfsEBc1JrpVX2lrlVwETDt/qn/PCIPq48OUZ1SK0D6noLUgoMuEGQrZ
 K7jDJQVJExyiTclQ96ldNNZVd4VK6bXLpB5yUX+B/JNYWK5OnEOYE297mgdsHyilYKKg4SIEsYA
 Od52SSo5xjiufH9FRGQ==
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49
 definitions=2026-10-17_01,2026-10-14_01,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 impostorscore=0 spamscore=0 priorityscore=1501 phishscore=0 clxscore=1015
 adultscore=0 lowpriorityscore=0 bulkscore=0 malwarescore=0 suspectscore=0
 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0
 reason=mlx scancount=1 engine=8.22.0-2610080000 definitions=main-2610170019

The schema describes exactly two clock inputs for every compatible it
covers, a board XO and a video AHB clock from GCC. That does not match
the video clock controller found on Glymur, Nord and SM8750.

Per the hardware documentation, the controller on these SoCs has three
clock inputs: the board XO, the active-only board XO that feeds its PLL
reference, and the 32 kHz chip sleep clock that sources its sleep clock
generator. It has no AHB clock input. The AHB clock the controller uses
for itself is generated inside the block from the XO input.

Because the schema stops at two items, the sleep clock input cannot be
described in device tree at all, and the second item is described as a
clock that is not routed into the controller.

Describe three inputs for the Glymur, Nord and SM8750 compatibles and
keep the existing two-input description for the remaining compatibles.

Assisted-by: LLM
Reviewed-by: Rob Herring (Arm) <robh@kernel.org>
Signed-off-by: Shawn Guo <shengchao.guo@oss.qualcomm.com>
---
 .../bindings/clock/qcom,sm8450-videocc.yaml   | 26 ++++++++++++++++---
 1 file changed, 23 insertions(+), 3 deletions(-)

diff --git a/Documentation/devicetree/bindings/clock/qcom,sm8450-videocc.yaml b/Documentation/devicetree/bindings/clock/qcom,sm8450-videocc.yaml
index e985a450451d..7ed5aeb050cd 100644
--- a/Documentation/devicetree/bindings/clock/qcom,sm8450-videocc.yaml
+++ b/Documentation/devicetree/bindings/clock/qcom,sm8450-videocc.yaml
@@ -42,9 +42,8 @@ properties:
       - qcom,x1p42100-videocc
 
   clocks:
-    items:
-      - description: Board XO source
-      - description: Video AHB clock from GCC
+    minItems: 2
+    maxItems: 3
 
   power-domains:
     description:
@@ -79,6 +78,27 @@ allOf:
     then:
       required:
         - required-opps
+  - if:
+      properties:
+        compatible:
+          contains:
+            enum:
+              - qcom,glymur-videocc
+              - qcom,nord-videocc
+              - qcom,sm8750-videocc
+    then:
+      properties:
+        clocks:
+          items:
+            - description: Board XO source
+            - description: Board active-only XO source
+            - description: Sleep clock source
+    else:
+      properties:
+        clocks:
+          items:
+            - description: Board XO source
+            - description: Video AHB clock from GCC
 
 unevaluatedProperties: false
 
-- 
2.43.0

