Classic Timing Analyzer report for serial_adder
Thu Dec 03 18:02:47 2015
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLOCK'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                ; To                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.101 ns                                       ; dataB[1]                            ; shift_reg_str:REG_B|D_FF:\X:1:DFF|Q ; --         ; CLOCK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.117 ns                                       ; shift_reg_str:REG_A|D_FF:\X:3:DFF|Q ; Reg_Out_A[3]                        ; CLOCK      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.304 ns                                      ; RESET                               ; shift_reg_str:REG_A|D_FF:\X:0:DFF|Q ; --         ; CLOCK    ; 0            ;
; Clock Setup: 'CLOCK'         ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[2]                            ; shift_reg_str:REG_B|D_FF:\X:3:DFF|Q ; CLOCK      ; CLOCK    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                     ;                                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F672C7       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK'                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                ; To                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[2]                            ; shift_reg_str:REG_A|D_FF:\X:0:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.949 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[2]                            ; shift_reg_str:REG_A|D_FF:\X:1:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.949 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[2]                            ; shift_reg_str:REG_A|D_FF:\X:2:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.949 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[2]                            ; shift_reg_str:REG_A|D_FF:\X:3:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.949 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[2]                            ; shift_reg_str:REG_B|D_FF:\X:0:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.949 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[2]                            ; shift_reg_str:REG_B|D_FF:\X:1:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.949 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[2]                            ; shift_reg_str:REG_B|D_FF:\X:2:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.949 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[2]                            ; shift_reg_str:REG_B|D_FF:\X:3:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.949 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[1]                            ; shift_reg_str:REG_A|D_FF:\X:0:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[1]                            ; shift_reg_str:REG_A|D_FF:\X:1:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[1]                            ; shift_reg_str:REG_A|D_FF:\X:2:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[1]                            ; shift_reg_str:REG_A|D_FF:\X:3:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[1]                            ; shift_reg_str:REG_B|D_FF:\X:0:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[1]                            ; shift_reg_str:REG_B|D_FF:\X:1:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[1]                            ; shift_reg_str:REG_B|D_FF:\X:2:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[1]                            ; shift_reg_str:REG_B|D_FF:\X:3:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[0]                            ; shift_reg_str:REG_A|D_FF:\X:0:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.565 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[0]                            ; shift_reg_str:REG_A|D_FF:\X:1:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.565 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[0]                            ; shift_reg_str:REG_A|D_FF:\X:2:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.565 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[0]                            ; shift_reg_str:REG_A|D_FF:\X:3:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.565 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[0]                            ; shift_reg_str:REG_B|D_FF:\X:0:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.565 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[0]                            ; shift_reg_str:REG_B|D_FF:\X:1:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.565 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[0]                            ; shift_reg_str:REG_B|D_FF:\X:2:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.565 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[0]                            ; shift_reg_str:REG_B|D_FF:\X:3:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.565 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[1]                            ; count[2]                            ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.217 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[2]                            ; count[1]                            ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.193 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[2]                            ; count[0]                            ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.186 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[1]                            ; count[0]                            ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.875 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[0]                            ; count[1]                            ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.651 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[0]                            ; count[2]                            ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.650 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shift_reg_str:REG_B|D_FF:\X:2:DFF|Q ; shift_reg_str:REG_B|D_FF:\X:1:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.650 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shift_reg_str:REG_A|D_FF:\X:2:DFF|Q ; shift_reg_str:REG_A|D_FF:\X:1:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.649 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shift_reg_str:REG_A|D_FF:\X:1:DFF|Q ; shift_reg_str:REG_A|D_FF:\X:0:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.637 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shift_reg_str:REG_A|D_FF:\X:3:DFF|Q ; shift_reg_str:REG_A|D_FF:\X:2:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.635 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shift_reg_str:REG_B|D_FF:\X:3:DFF|Q ; shift_reg_str:REG_B|D_FF:\X:2:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.635 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shift_reg_str:REG_B|D_FF:\X:1:DFF|Q ; shift_reg_str:REG_B|D_FF:\X:0:DFF|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.633 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[2]                            ; count[2]                            ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[1]                            ; count[1]                            ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[0]                            ; count[0]                            ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------+
; tsu                                                                                           ;
+-------+--------------+------------+----------+-------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                  ; To Clock ;
+-------+--------------+------------+----------+-------------------------------------+----------+
; N/A   ; None         ; 4.101 ns   ; dataB[1] ; shift_reg_str:REG_B|D_FF:\X:1:DFF|Q ; CLOCK    ;
; N/A   ; None         ; 3.861 ns   ; dataA[2] ; shift_reg_str:REG_A|D_FF:\X:2:DFF|Q ; CLOCK    ;
; N/A   ; None         ; 3.798 ns   ; dataA[1] ; shift_reg_str:REG_A|D_FF:\X:1:DFF|Q ; CLOCK    ;
; N/A   ; None         ; 3.791 ns   ; dataB[2] ; shift_reg_str:REG_B|D_FF:\X:2:DFF|Q ; CLOCK    ;
; N/A   ; None         ; 3.709 ns   ; dataA[3] ; shift_reg_str:REG_A|D_FF:\X:3:DFF|Q ; CLOCK    ;
; N/A   ; None         ; 3.458 ns   ; dataB[3] ; shift_reg_str:REG_B|D_FF:\X:3:DFF|Q ; CLOCK    ;
; N/A   ; None         ; 3.437 ns   ; dataB[0] ; shift_reg_str:REG_B|D_FF:\X:0:DFF|Q ; CLOCK    ;
; N/A   ; None         ; 0.827 ns   ; dataA[0] ; shift_reg_str:REG_A|D_FF:\X:0:DFF|Q ; CLOCK    ;
; N/A   ; None         ; 0.568 ns   ; RESET    ; shift_reg_str:REG_B|D_FF:\X:1:DFF|Q ; CLOCK    ;
; N/A   ; None         ; 0.567 ns   ; RESET    ; shift_reg_str:REG_A|D_FF:\X:1:DFF|Q ; CLOCK    ;
; N/A   ; None         ; 0.567 ns   ; RESET    ; shift_reg_str:REG_B|D_FF:\X:0:DFF|Q ; CLOCK    ;
; N/A   ; None         ; 0.563 ns   ; RESET    ; shift_reg_str:REG_A|D_FF:\X:3:DFF|Q ; CLOCK    ;
; N/A   ; None         ; 0.563 ns   ; RESET    ; shift_reg_str:REG_B|D_FF:\X:3:DFF|Q ; CLOCK    ;
; N/A   ; None         ; 0.560 ns   ; RESET    ; shift_reg_str:REG_A|D_FF:\X:2:DFF|Q ; CLOCK    ;
; N/A   ; None         ; 0.560 ns   ; RESET    ; shift_reg_str:REG_B|D_FF:\X:2:DFF|Q ; CLOCK    ;
; N/A   ; None         ; 0.552 ns   ; RESET    ; shift_reg_str:REG_A|D_FF:\X:0:DFF|Q ; CLOCK    ;
+-------+--------------+------------+----------+-------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------+
; tco                                                                                                 ;
+-------+--------------+------------+-------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                ; To           ; From Clock ;
+-------+--------------+------------+-------------------------------------+--------------+------------+
; N/A   ; None         ; 7.117 ns   ; shift_reg_str:REG_A|D_FF:\X:3:DFF|Q ; Reg_Out_A[3] ; CLOCK      ;
; N/A   ; None         ; 6.994 ns   ; shift_reg_str:REG_A|D_FF:\X:1:DFF|Q ; Reg_Out_A[1] ; CLOCK      ;
; N/A   ; None         ; 6.984 ns   ; shift_reg_str:REG_B|D_FF:\X:1:DFF|Q ; Reg_Out_B[1] ; CLOCK      ;
; N/A   ; None         ; 6.963 ns   ; shift_reg_str:REG_A|D_FF:\X:0:DFF|Q ; Reg_Out_A[0] ; CLOCK      ;
; N/A   ; None         ; 6.788 ns   ; shift_reg_str:REG_B|D_FF:\X:3:DFF|Q ; Reg_Out_B[3] ; CLOCK      ;
; N/A   ; None         ; 6.654 ns   ; shift_reg_str:REG_B|D_FF:\X:2:DFF|Q ; Reg_Out_B[2] ; CLOCK      ;
; N/A   ; None         ; 6.623 ns   ; shift_reg_str:REG_A|D_FF:\X:2:DFF|Q ; Reg_Out_A[2] ; CLOCK      ;
; N/A   ; None         ; 6.618 ns   ; shift_reg_str:REG_B|D_FF:\X:0:DFF|Q ; Reg_Out_B[0] ; CLOCK      ;
+-------+--------------+------------+-------------------------------------+--------------+------------+


+-----------------------------------------------------------------------------------------------------+
; th                                                                                                  ;
+---------------+-------------+-----------+----------+-------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                  ; To Clock ;
+---------------+-------------+-----------+----------+-------------------------------------+----------+
; N/A           ; None        ; -0.304 ns ; RESET    ; shift_reg_str:REG_A|D_FF:\X:0:DFF|Q ; CLOCK    ;
; N/A           ; None        ; -0.312 ns ; RESET    ; shift_reg_str:REG_A|D_FF:\X:2:DFF|Q ; CLOCK    ;
; N/A           ; None        ; -0.312 ns ; RESET    ; shift_reg_str:REG_B|D_FF:\X:2:DFF|Q ; CLOCK    ;
; N/A           ; None        ; -0.315 ns ; RESET    ; shift_reg_str:REG_A|D_FF:\X:3:DFF|Q ; CLOCK    ;
; N/A           ; None        ; -0.315 ns ; RESET    ; shift_reg_str:REG_B|D_FF:\X:3:DFF|Q ; CLOCK    ;
; N/A           ; None        ; -0.319 ns ; RESET    ; shift_reg_str:REG_A|D_FF:\X:1:DFF|Q ; CLOCK    ;
; N/A           ; None        ; -0.319 ns ; RESET    ; shift_reg_str:REG_B|D_FF:\X:0:DFF|Q ; CLOCK    ;
; N/A           ; None        ; -0.320 ns ; RESET    ; shift_reg_str:REG_B|D_FF:\X:1:DFF|Q ; CLOCK    ;
; N/A           ; None        ; -0.579 ns ; dataA[0] ; shift_reg_str:REG_A|D_FF:\X:0:DFF|Q ; CLOCK    ;
; N/A           ; None        ; -3.189 ns ; dataB[0] ; shift_reg_str:REG_B|D_FF:\X:0:DFF|Q ; CLOCK    ;
; N/A           ; None        ; -3.210 ns ; dataB[3] ; shift_reg_str:REG_B|D_FF:\X:3:DFF|Q ; CLOCK    ;
; N/A           ; None        ; -3.461 ns ; dataA[3] ; shift_reg_str:REG_A|D_FF:\X:3:DFF|Q ; CLOCK    ;
; N/A           ; None        ; -3.543 ns ; dataB[2] ; shift_reg_str:REG_B|D_FF:\X:2:DFF|Q ; CLOCK    ;
; N/A           ; None        ; -3.550 ns ; dataA[1] ; shift_reg_str:REG_A|D_FF:\X:1:DFF|Q ; CLOCK    ;
; N/A           ; None        ; -3.613 ns ; dataA[2] ; shift_reg_str:REG_A|D_FF:\X:2:DFF|Q ; CLOCK    ;
; N/A           ; None        ; -3.853 ns ; dataB[1] ; shift_reg_str:REG_B|D_FF:\X:1:DFF|Q ; CLOCK    ;
+---------------+-------------+-----------+----------+-------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Thu Dec 03 18:02:28 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off serial_adder -c serial_adder --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK" is an undefined clock
Info: Clock "CLOCK" Internal fmax is restricted to 380.08 MHz between source register "count[2]" and destination register "shift_reg_str:REG_A|D_FF:\X:0:DFF|Q"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.949 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y33_N25; Fanout = 4; REG Node = 'count[2]'
            Info: 2: + IC(0.386 ns) + CELL(0.545 ns) = 0.931 ns; Loc. = LCCOMB_X1_Y33_N4; Fanout = 8; COMB Node = 'LessThan0~37'
            Info: 3: + IC(0.260 ns) + CELL(0.758 ns) = 1.949 ns; Loc. = LCFF_X1_Y33_N3; Fanout = 1; REG Node = 'shift_reg_str:REG_A|D_FF:\X:0:DFF|Q'
            Info: Total cell delay = 1.303 ns ( 66.85 % )
            Info: Total interconnect delay = 0.646 ns ( 33.15 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLOCK" to destination register is 2.916 ns
                Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'
                Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLOCK~clkctrl'
                Info: 3: + IC(1.099 ns) + CELL(0.602 ns) = 2.916 ns; Loc. = LCFF_X1_Y33_N3; Fanout = 1; REG Node = 'shift_reg_str:REG_A|D_FF:\X:0:DFF|Q'
                Info: Total cell delay = 1.638 ns ( 56.17 % )
                Info: Total interconnect delay = 1.278 ns ( 43.83 % )
            Info: - Longest clock path from clock "CLOCK" to source register is 2.916 ns
                Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'
                Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLOCK~clkctrl'
                Info: 3: + IC(1.099 ns) + CELL(0.602 ns) = 2.916 ns; Loc. = LCFF_X1_Y33_N25; Fanout = 4; REG Node = 'count[2]'
                Info: Total cell delay = 1.638 ns ( 56.17 % )
                Info: Total interconnect delay = 1.278 ns ( 43.83 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "shift_reg_str:REG_B|D_FF:\X:1:DFF|Q" (data pin = "dataB[1]", clock pin = "CLOCK") is 4.101 ns
    Info: + Longest pin to register delay is 7.055 ns
        Info: 1: + IC(0.000 ns) + CELL(0.883 ns) = 0.883 ns; Loc. = PIN_B6; Fanout = 1; PIN Node = 'dataB[1]'
        Info: 2: + IC(5.531 ns) + CELL(0.545 ns) = 6.959 ns; Loc. = LCCOMB_X1_Y33_N18; Fanout = 1; COMB Node = 'shift_reg_str:REG_B|D_FF:\X:1:DFF|Q~13'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.055 ns; Loc. = LCFF_X1_Y33_N19; Fanout = 2; REG Node = 'shift_reg_str:REG_B|D_FF:\X:1:DFF|Q'
        Info: Total cell delay = 1.524 ns ( 21.60 % )
        Info: Total interconnect delay = 5.531 ns ( 78.40 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "CLOCK" to destination register is 2.916 ns
        Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(1.099 ns) + CELL(0.602 ns) = 2.916 ns; Loc. = LCFF_X1_Y33_N19; Fanout = 2; REG Node = 'shift_reg_str:REG_B|D_FF:\X:1:DFF|Q'
        Info: Total cell delay = 1.638 ns ( 56.17 % )
        Info: Total interconnect delay = 1.278 ns ( 43.83 % )
Info: tco from clock "CLOCK" to destination pin "Reg_Out_A[3]" through register "shift_reg_str:REG_A|D_FF:\X:3:DFF|Q" is 7.117 ns
    Info: + Longest clock path from clock "CLOCK" to source register is 2.916 ns
        Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(1.099 ns) + CELL(0.602 ns) = 2.916 ns; Loc. = LCFF_X1_Y33_N27; Fanout = 2; REG Node = 'shift_reg_str:REG_A|D_FF:\X:3:DFF|Q'
        Info: Total cell delay = 1.638 ns ( 56.17 % )
        Info: Total interconnect delay = 1.278 ns ( 43.83 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 3.924 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y33_N27; Fanout = 2; REG Node = 'shift_reg_str:REG_A|D_FF:\X:3:DFF|Q'
        Info: 2: + IC(0.919 ns) + CELL(3.005 ns) = 3.924 ns; Loc. = PIN_E5; Fanout = 0; PIN Node = 'Reg_Out_A[3]'
        Info: Total cell delay = 3.005 ns ( 76.58 % )
        Info: Total interconnect delay = 0.919 ns ( 23.42 % )
Info: th for register "shift_reg_str:REG_A|D_FF:\X:0:DFF|Q" (data pin = "RESET", clock pin = "CLOCK") is -0.304 ns
    Info: + Longest clock path from clock "CLOCK" to destination register is 2.916 ns
        Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(1.099 ns) + CELL(0.602 ns) = 2.916 ns; Loc. = LCFF_X1_Y33_N3; Fanout = 1; REG Node = 'shift_reg_str:REG_A|D_FF:\X:0:DFF|Q'
        Info: Total cell delay = 1.638 ns ( 56.17 % )
        Info: Total interconnect delay = 1.278 ns ( 43.83 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.506 ns
        Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_P1; Fanout = 9; PIN Node = 'RESET'
        Info: 2: + IC(2.052 ns) + CELL(0.322 ns) = 3.410 ns; Loc. = LCCOMB_X1_Y33_N2; Fanout = 1; COMB Node = 'shift_reg_str:REG_A|D_FF:\X:0:DFF|Q~13'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.506 ns; Loc. = LCFF_X1_Y33_N3; Fanout = 1; REG Node = 'shift_reg_str:REG_A|D_FF:\X:0:DFF|Q'
        Info: Total cell delay = 1.454 ns ( 41.47 % )
        Info: Total interconnect delay = 2.052 ns ( 58.53 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Allocated 180 megabytes of memory during processing
    Info: Processing ended: Thu Dec 03 18:02:47 2015
    Info: Elapsed time: 00:00:19


