(PCB ''
  (resolution mil 1000)
  (structure
    (boundary(path signal 0 391.7085 -291.9996 0.295 -291.5003 0.0021 -291.205 2.0569 -1.2785 2.3485 -0.9882 393.2043 -0.0007 393.4984 -0.2956 392.0015 -291.7085 391.7085 -291.9996 )
    )
    (via via0
    )
    (grid via   0.25)
    (grid wire   0.25)
    (grid place   0.25)
    (rule(clear 0.7924))
    (rule(clear 0.7924 (type default_smd)))
    (rule(clear 0.7924 (type smd_smd)))
    (rule(width 1.005))
    (layer 1
      (type signal)
    )
    (layer 2
      (type signal)
    )

  )

  (placement
    (component u1
      (place u1 0 0 front 0
      )
    )

  )
  (library
    (image u1
      (pin p1480 1480 131.4999 -44.5001)
      (pin p1480 1495 181.4999 -44.5001)
      (pin p1480 1510 131.4999 -24.5001)
      (pin p1480 1525 181.4999 -24.5001)
      (pin p1480 1582 131.4999 -104.5001)
      (pin p1480 1597 181.4999 -104.5001)
      (pin p1480 1612 131.4999 -84.5001)
      (pin p1480 1627 181.4999 -84.5001)
      (pin p1480 1684 131.4999 -164.5001)
      (pin p1480 1699 181.4999 -164.5001)
      (pin p1480 1714 131.4999 -144.5001)
      (pin p1480 1729 181.4999 -144.5001)
      (pin p1480 1786 201.4999 -44.5001)
      (pin p1480 1801 251.4999 -44.5001)
      (pin p1480 1816 201.4999 -24.5001)
      (pin p1480 1831 251.4999 -24.5001)
      (pin p1873 1873 233.5 -76)
      (pin p1873 1888 233.5 -86)
      (pin p1873 1903 223.5 -76)
      (pin p1873 1918 223.5 -86)
      (pin p1873 1933 213.5 -76)
      (pin p1873 1948 213.5 -86)
      (pin p1873 1963 203.5 -76)
      (pin p1978 1978 203.5 -86)
      (pin p1480 2221 23.5 -16)
      (pin p1480 2236 23.5 -26)
      (pin p1480 2251 23.5 -36)
      (pin p1480 2266 23.5 -46)
      (pin p1480 2281 23.5 -56)
      (pin p1480 2296 23.5 -66)
      (pin p1480 2311 23.5 -76)
      (pin p1480 2326 23.5 -86)
      (pin p1480 2341 23.5 -96)
      (pin p1480 2356 23.5 -106)
      (pin p1480 2371 23.5 -116)
      (pin p1480 2386 23.5 -126)
      (pin p1480 2401 23.5 -136)
      (pin p1480 2416 23.5 -146)
      (pin p1480 2431 23.5 -156)
      (pin p1480 2446 23.5 -166)
      (pin p1480 2461 23.5 -176)
      (pin p1480 2476 23.5 -186)
      (pin p1480 2491 23.5 -196)
      (pin p1480 2506 113.5 -196)
      (pin p1480 2521 113.5 -186)
      (pin p1480 2536 113.5 -176)
      (pin p1480 2551 113.5 -166)
      (pin p1480 2566 113.5 -156)
      (pin p1480 2581 113.5 -146)
      (pin p1480 2596 113.5 -136)
      (pin p1480 2611 113.5 -126)
      (pin p1480 2626 113.5 -116)
      (pin p1480 2641 113.5 -106)
      (pin p1480 2656 113.5 -96)
      (pin p1480 2671 113.5 -86)
      (pin p1480 2686 113.5 -76)
      (pin p1480 2701 113.5 -66)
      (pin p1480 2716 113.5 -56)
      (pin p1480 2731 113.5 -46)
      (pin p1480 2746 113.5 -36)
      (pin p1480 2761 113.5 -26)
      (pin p1480 2776 113.5 -16)
      (pin p1480 3376 283.5 -252.5)
      (pin p1480 3391 283.5 -262.5)
      (pin p1480 3442 303.5 -252.5)
      (pin p1480 3457 303.5 -262.5)
      (pin p1480 3508 323.5 -252.5)
      (pin p1480 3523 323.5 -262.5)
      (pin p3331 3331 206.4 -131)
    )

    (padstack via0
      (shape(circle 1 2.4016))
      (shape(circle 2 2.4016))
    )

    (padstack p1480
      (shape(circle 1 6 0 0))
      (shape(circle 2 6 0 0))
    )
    (padstack p1873
      (shape(circle 1 6.6929 0 0))
      (shape(circle 2 6.6929 0 0))
    )
    (padstack p1978
      (shape(polygon 1 0.01 -3.3464 3.3464 3.3465 3.3464 3.3465 -3.3465 -3.3464 -3.3465))
      (shape(polygon 2 0.01 -3.3464 3.3464 3.3465 3.3464 3.3465 -3.3465 -3.3464 -3.3465))
    )
    (padstack p3331
      (shape(circle 1 2.4016 0 0))
      (shape(circle 2 2.4016 0 0))
    )
  )
  (network
    (net U7_12
      (pins u1-2326 u1-3523 u1-3331)
    )
    (net U7_5
      (pins u1-1801 u1-2431)
    )
    (net U7_26
      (pins u1-1495 u1-2596)
    )
    (net U7_38
      (pins u1-1510 u1-1612 u1-1714 u1-1816 u1-1963 u1-2776 u1-3376 u1-3442 u1-3508)
    )
    (net U7_23
      (pins u1-2551 u1-3457)
    )
    (net U7_13
      (pins u1-2311 u1-3391)
    )
    (net U7_27
      (pins u1-1597 u1-2611)
    )
    (net U7_7
      (pins u1-1699 u1-2401)
    )
    (net U7_10
      (pins u1-1903 u1-2356)
    )
    (net U7_11
      (pins u1-1918 u1-2341)
    )
    (net U1_3
      (pins u1-1480)
    )
    (net U1_2
      (pins u1-1525)
    )
    (net U2_3
      (pins u1-1582)
    )
    (net U2_2
      (pins u1-1627)
    )
    (net U3_3
      (pins u1-1684)
    )
    (net U3_2
      (pins u1-1729)
    )
    (net U4_3
      (pins u1-1786)
    )
    (net U4_2
      (pins u1-1831)
    )
    (net U5_8
      (pins u1-1873)
    )
    (net U5_7
      (pins u1-1888)
    )
    (net U5_4
      (pins u1-1933)
    )
    (net U5_3
      (pins u1-1948)
    )
    (net U5_1
      (pins u1-1978)
    )
    (net U7_19
      (pins u1-2221)
    )
    (net U7_18
      (pins u1-2236)
    )
    (net U7_17
      (pins u1-2251)
    )
    (net U7_16
      (pins u1-2266)
    )
    (net U7_15
      (pins u1-2281)
    )
    (net U7_14
      (pins u1-2296)
    )
    (net U7_9
      (pins u1-2371)
    )
    (net U7_8
      (pins u1-2386)
    )
    (net U7_6
      (pins u1-2416)
    )
    (net U7_4
      (pins u1-2446)
    )
    (net U7_3
      (pins u1-2461)
    )
    (net U7_2
      (pins u1-2476)
    )
    (net U7_1
      (pins u1-2491)
    )
    (net U7_20
      (pins u1-2506)
    )
    (net U7_21
      (pins u1-2521)
    )
    (net U7_22
      (pins u1-2536)
    )
    (net U7_24
      (pins u1-2566)
    )
    (net U7_25
      (pins u1-2581)
    )
    (net U7_28
      (pins u1-2626)
    )
    (net U7_29
      (pins u1-2641)
    )
    (net U7_30
      (pins u1-2656)
    )
    (net U7_31
      (pins u1-2671)
    )
    (net U7_32
      (pins u1-2686)
    )
    (net U7_33
      (pins u1-2701)
    )
    (net U7_34
      (pins u1-2716)
    )
    (net U7_35
      (pins u1-2731)
    )
    (net U7_36
      (pins u1-2746)
    )
    (net U7_37
      (pins u1-2761)
    )
    (class U7_12 U7_12
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_5 U7_5
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_26 U7_26
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_38 U7_38
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_23 U7_23
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_13 U7_13
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_27 U7_27
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_7 U7_7
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_10 U7_10
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_11 U7_11
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U1_3 U1_3
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U1_2 U1_2
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U2_3 U2_3
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U2_2 U2_2
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U3_3 U3_3
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U3_2 U3_2
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U4_3 U4_3
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U4_2 U4_2
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U5_8 U5_8
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U5_7 U5_7
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U5_4 U5_4
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U5_3 U5_3
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U5_1 U5_1
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_19 U7_19
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_18 U7_18
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_17 U7_17
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_16 U7_16
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_15 U7_15
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_14 U7_14
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_9 U7_9
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_8 U7_8
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_6 U7_6
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_4 U7_4
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_3 U7_3
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_2 U7_2
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_1 U7_1
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_20 U7_20
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_21 U7_21
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_22 U7_22
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_24 U7_24
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_25 U7_25
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_28 U7_28
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_29 U7_29
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_30 U7_30
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_31 U7_31
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_32 U7_32
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_33 U7_33
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_34 U7_34
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_35 U7_35
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_36 U7_36
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )
    (class U7_37 U7_37
      (circuit 
        (use_via via0)
      )
      (rule 
        (width 1)
        (clearance 0.7874)
      )
    )

  )

   (wiring
    (wire(path 2 1 315 -232 310.61 -236.39 310.61 -149.61 292 -131 206.4 -131 )
      (net U7_12)
      (type protect)
    )
    (wire(path 2 1 23.5 -156 38.5 -141 126.264 -141 178.416 -88.848 183.948 -88.848 228.296 -44.5 251.5 -44.5 )
      (net U7_5)
      (type protect)
    )
    (wire(path 2 1 113.5 -136 181.5 -68 181.5 -44.5 )
      (net U7_26)
      (type protect)
    )
    (wire(path 2 1 305 -232 305 -202 )
      (net U7_38)
      (type protect)
    )
    (wire(path 2 1 305 -202 305 -197.611 )
      (net U7_38)
      (type protect)
    )
    (wire(path 2 1 131.5 -144.5 164.393 -144.5 208.141 -100.752 )
      (net U7_38)
      (type protect)
    )
    (wire(path 2 1 305 -197.611 208.141 -100.752 )
      (net U7_38)
      (type protect)
    )
    (wire(path 2 1 208.141 -100.752 208.141 -80.641 203.5 -76 )
      (net U7_38)
      (type protect)
    )
    (wire(path 2 1 131.5 -84.5 126.625 -79.625 126.625 -29.375 131.5 -24.5 )
      (net U7_38)
      (type protect)
    )
    (wire(path 1 1 315 -202 310.524 -206.476 153.976 -206.476 113.5 -166 )
      (net U7_23)
      (type protect)
    )
    (wire(path 1 1 206.4 -131 55.296 -131 25.296 -101 21.879 -101 18.893 -98.014 18.893 -90.607 23.5 -86 )
      (net U7_12)
      (type protect)
    )
    (wire(path 1 1 345 -202 234.023 -91.023 231.261 -91.023 228.501 -88.263 228.501 -73.959 216.078 -61.536 37.964 -61.536 23.5 -76 )
      (net U7_13)
      (type protect)
    )
    (wire(path 1 1 113.5 -126 160 -126 181.5 -104.5 )
      (net U7_27)
      (type protect)
    )
    (wire(path 1 1 23.5 -136 38.5 -151 168 -151 181.5 -164.5 )
      (net U7_7)
      (type protect)
    )
    (wire(path 1 1 223.5 -76 218.5 -71 52.177 -71 42.177 -81 21.932 -81 17.099 -85.833 17.099 -99.599 23.5 -106 )
      (net U7_10)
      (type protect)
    )
    (wire(path 1 1 223.5 -86 218.119 -91.381 28.119 -91.381 23.5 -96 )
      (net U7_11)
      (type protect)
    )
    (wire(path 1 1 330.611 -202 326.025 -197.414 312.878 -197.414 309.389 -200.903 309.389 -202 )
      (net U7_38)
      (type protect)
    )
    (wire(path 1 1 335 -202 330.611 -202 )
      (net U7_38)
      (type protect)
    )
    (wire(path 1 1 305 -202 309.389 -202 )
      (net U7_38)
      (type protect)
    )
    (wire(path 1 1 113.5 -16 122 -24.5 131.5 -24.5 )
      (net U7_38)
      (type protect)
    )
    (wire(path 1 1 203.5 -76 140 -76 131.5 -84.5 )
      (net U7_38)
      (type protect)
    )
    (wire(path 1 1 201.5 -24.5 197.046 -20.046 135.954 -20.046 131.5 -24.5 )
      (net U7_38)
      (type protect)
    )
    (via via0 206.4 -131
      (net U7_12)
      (type protect)
    )
    )

)