
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7784 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 339.223 ; gain = 84.602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'keyAddrCounter' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyAddrCounter.v:23]
	Parameter NDATA1 bound to: 63 - type: integer 
	Parameter NDATA2 bound to: 121 - type: integer 
WARNING: [Synth 8-5788] Register keyAddrCount_reg in module keyAddrCounter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyAddrCounter.v:30]
INFO: [Synth 8-256] done synthesizing module 'keyAddrCounter' (1#1) [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyAddrCounter.v:23]
WARNING: [Synth 8-689] width (128) of port connection 'keyAddrCount' does not match port width (8) of module 'keyAddrCounter' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:52]
INFO: [Synth 8-638] synthesizing module 'dataAddrCounter' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataAddrCounter.v:21]
	Parameter NDATA bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dataAddrCounter' (2#1) [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataAddrCounter.v:21]
WARNING: [Synth 8-689] width (128) of port connection 'dataAddrCount' does not match port width (8) of module 'dataAddrCounter' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:57]
INFO: [Synth 8-638] synthesizing module 'key_mem_gen_0' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/realtime/key_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'key_mem_gen_0' (3#1) [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/realtime/key_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (128) of port connection 'addra' does not match port width (7) of module 'key_mem_gen_0' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:63]
INFO: [Synth 8-638] synthesizing module 'data_mem_gen_0' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/realtime/data_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'data_mem_gen_0' (4#1) [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/realtime/data_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (128) of port connection 'addra' does not match port width (6) of module 'data_mem_gen_0' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:71]
INFO: [Synth 8-638] synthesizing module 'dataBuffer' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v:23]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[16] was removed.  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[15] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[14] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[13] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[12] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[11] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[10] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[9] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[8] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[7] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[6] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[5] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[4] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[3] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[2] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[1] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[0] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v:39]
INFO: [Synth 8-256] done synthesizing module 'dataBuffer' (5#1) [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v:23]
WARNING: [Synth 8-689] width (128) of port connection 'addr' does not match port width (8) of module 'dataBuffer' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:78]
INFO: [Synth 8-638] synthesizing module 'keyBuffer' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:23]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[62] was removed.  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[61] was removed.  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[60] was removed.  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[59] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[58] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[57] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[56] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[55] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[54] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[53] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[52] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[51] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[50] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[49] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[48] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[47] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[46] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[45] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[44] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[43] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[42] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[41] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[40] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[39] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[38] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[37] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[36] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[35] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[34] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[33] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[32] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[31] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[30] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[29] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[28] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[27] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[26] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[25] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[24] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[23] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[22] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[21] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[20] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[19] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[18] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[17] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[16] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[15] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[14] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[13] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[12] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[11] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[10] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[9] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[8] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[7] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[6] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[5] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[4] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[3] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[2] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[1] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[0] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:39]
INFO: [Synth 8-256] done synthesizing module 'keyBuffer' (6#1) [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:23]
WARNING: [Synth 8-689] width (128) of port connection 'addr' does not match port width (8) of module 'keyBuffer' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:86]
INFO: [Synth 8-638] synthesizing module 'aescore' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/aescore.v:23]
INFO: [Synth 8-638] synthesizing module 'rounds' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/rounds.v:3]
INFO: [Synth 8-638] synthesizing module 'subbytes' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/subbytes.v:3]
INFO: [Synth 8-638] synthesizing module 'sbox_mem_gen_0' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/realtime/sbox_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sbox_mem_gen_0' (7#1) [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/realtime/sbox_mem_gen_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'invSbox_mem_gen_0' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/realtime/invSbox_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'invSbox_mem_gen_0' (8#1) [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/realtime/invSbox_mem_gen_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'sbox' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/sbox.v:23]
INFO: [Synth 8-256] done synthesizing module 'sbox' (9#1) [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/sbox.v:23]
INFO: [Synth 8-256] done synthesizing module 'subbytes' (10#1) [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/subbytes.v:3]
INFO: [Synth 8-638] synthesizing module 'shiftrow' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/shiftrow.v:3]
INFO: [Synth 8-256] done synthesizing module 'shiftrow' (11#1) [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/shiftrow.v:3]
INFO: [Synth 8-638] synthesizing module 'mixcolumn' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/mixcolumn.v:3]
INFO: [Synth 8-256] done synthesizing module 'mixcolumn' (12#1) [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/mixcolumn.v:3]
INFO: [Synth 8-256] done synthesizing module 'rounds' (13#1) [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/rounds.v:3]
INFO: [Synth 8-638] synthesizing module 'rounndlast' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/rounndlast.v:3]
INFO: [Synth 8-256] done synthesizing module 'rounndlast' (14#1) [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/rounndlast.v:3]
WARNING: [Synth 8-3848] Net done in module/entity aescore does not have driver. [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/aescore.v:30]
INFO: [Synth 8-256] done synthesizing module 'aescore' (15#1) [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/aescore.v:23]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/uart_tx.v:21]
	Parameter bit_time bound to: 868 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ledout_reg was removed.  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/uart_tx.v:74]
WARNING: [Synth 8-5788] Register tx_buff_reg[19] in module uart_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/uart_tx.v:52]
WARNING: [Synth 8-5788] Register tx_buff_reg[18] in module uart_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/uart_tx.v:52]
WARNING: [Synth 8-5788] Register tx_buff_reg[17] in module uart_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/uart_tx.v:52]
WARNING: [Synth 8-5788] Register tx_buff_reg[16] in module uart_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/uart_tx.v:52]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (16#1) [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/uart_tx.v:21]
INFO: [Synth 8-256] done synthesizing module 'top' (17#1) [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design aescore has unconnected port done
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 408.777 ; gain = 154.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 408.777 ; gain = 154.156
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/ISB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/ISB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/ISB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/ISB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/ISB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/ISB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/ISB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/ISB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/ISB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/ISB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/ISB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/ISB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/ISB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/ISB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/ISB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/ISB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/ISB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/ISB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/ISB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/ISB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/ISB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/ISB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/ISB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/ISB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/ISB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/ISB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/ISB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/ISB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/ISB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/ISB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/ISB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/ISB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/ISB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/ISB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/ISB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/ISB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/ISB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/ISB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/ISB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/ISB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/ISB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/ISB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/ISB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/ISB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/ISB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/ISB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/ISB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/ISB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/ISB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/ISB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/ISB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/ISB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/ISB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/ISB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/ISB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/ISB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/ISB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/ISB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/ISB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/ISB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/ISB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/ISB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/ISB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/ISB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/ISB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/ISB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/ISB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/ISB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/ISB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/ISB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/ISB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/ISB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/ISB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/ISB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/ISB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/ISB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/ISB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/ISB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/ISB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/ISB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/ISB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/ISB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/ISB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/ISB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/ISB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/ISB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/ISB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/ISB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/ISB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/ISB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/ISB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/ISB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/ISB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/ISB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/ISB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/ISB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/ISB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/ISB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/ISB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/ISB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/ISB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/ISB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/ISB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/ISB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/ISB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/ISB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/ISB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/ISB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/ISB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/ISB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/ISB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/ISB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/ISB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/ISB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/ISB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/ISB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/ISB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/ISB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/ISB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/ISB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/ISB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/ISB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/ISB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/ISB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/ISB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/ISB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/ISB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/ISB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/ISB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/ISB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/ISB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/ISB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/ISB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/ISB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/ISB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/ISB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/ISB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/ISB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/ISB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/ISB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/ISB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/ISB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/ISB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/ISB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/ISB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/ISB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/ISB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/ISB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/ISB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/ISB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/ISB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/ISB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/ISB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/ISB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/ISB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/ISB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/ISB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/ISB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/ISB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/ISB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/ISB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/ISB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/ISB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/ISB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/ISB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/ISB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/ISB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp9/invSbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/ISB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/SB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/SB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/SB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/SB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/SB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/SB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/SB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/SB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/SB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/SB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/SB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r1/t1/SB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/SB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/SB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/SB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/SB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/SB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/SB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/SB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/SB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/SB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/SB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/SB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r2/t1/SB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/SB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/SB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/SB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/SB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/SB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/SB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/SB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/SB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/SB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/SB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/SB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r3/t1/SB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/SB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/SB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/SB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/SB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/SB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/SB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/SB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/SB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/SB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/SB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/SB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r4/t1/SB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/SB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/SB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/SB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/SB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/SB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/SB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/SB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/SB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/SB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/SB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/SB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r5/t1/SB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/SB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/SB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/SB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/SB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/SB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/SB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/SB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/SB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/SB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/SB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/SB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r6/t1/SB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/SB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/SB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/SB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/SB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/SB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/SB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/SB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/SB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/SB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/SB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/SB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r7/t1/SB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/SB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/SB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/SB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/SB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/SB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/SB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/SB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/SB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/SB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/SB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/SB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r8/t1/SB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/SB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/SB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/SB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/SB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/SB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/SB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/SB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/SB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/SB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/SB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/SB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r9/t1/SB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/SB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/SB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/SB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/SB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/SB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/SB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/SB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/SB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/SB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/SB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/SB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r10/t1/SB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/SB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/SB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/SB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/SB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/SB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/SB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/SB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/SB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/SB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/SB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/SB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r11/t1/SB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/SB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/SB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/SB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/SB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/SB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/SB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/SB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/SB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/SB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/SB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/SB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r12/t1/SB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/SB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/SB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/SB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/SB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/SB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/SB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/SB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/SB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/SB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/SB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/SB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r13/t1/SB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/SB0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/SB0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/SB1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/SB1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/SB2'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/SB2'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/SB3'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/SB3'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/SB4'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/SB4'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/SB5'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp11/sbox_mem_gen_0_in_context.xdc] for cell 'AES0/r14/t1/SB5'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp13/data_mem_gen_0_in_context.xdc] for cell 'D0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp13/data_mem_gen_0_in_context.xdc] for cell 'D0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp15/key_mem_gen_0_in_context.xdc] for cell 'K0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/.Xil/Vivado-624-DESKTOP-GJPCRJL/dcp15/key_mem_gen_0_in_context.xdc] for cell 'K0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 790.191 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 803.828 ; gain = 549.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 803.828 ; gain = 549.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for AES0/r1/t1/ISB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r1/t1/ISB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r1/t1/ISB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r1/t1/ISB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r1/t1/ISB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r1/t1/ISB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r1/t1/SB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r1/t1/SB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r1/t1/SB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r1/t1/SB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r1/t1/SB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r1/t1/SB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r10/t1/ISB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r10/t1/ISB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r10/t1/ISB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r10/t1/ISB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r10/t1/ISB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r10/t1/ISB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r10/t1/SB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r10/t1/SB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r10/t1/SB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r10/t1/SB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r10/t1/SB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r10/t1/SB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r11/t1/ISB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r11/t1/ISB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r11/t1/ISB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r11/t1/ISB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r11/t1/ISB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r11/t1/ISB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r11/t1/SB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r11/t1/SB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r11/t1/SB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r11/t1/SB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r11/t1/SB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r11/t1/SB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r12/t1/ISB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r12/t1/ISB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r12/t1/ISB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r12/t1/ISB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r12/t1/ISB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r12/t1/ISB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r12/t1/SB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r12/t1/SB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r12/t1/SB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r12/t1/SB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r12/t1/SB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r12/t1/SB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r13/t1/ISB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r13/t1/ISB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r13/t1/ISB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r13/t1/ISB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r13/t1/ISB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r13/t1/ISB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r13/t1/SB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r13/t1/SB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r13/t1/SB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r13/t1/SB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r13/t1/SB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r13/t1/SB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r14/t1/ISB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r14/t1/ISB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r14/t1/ISB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r14/t1/ISB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r14/t1/ISB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r14/t1/ISB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r14/t1/SB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r14/t1/SB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r14/t1/SB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r14/t1/SB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r14/t1/SB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r14/t1/SB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r2/t1/ISB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r2/t1/ISB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r2/t1/ISB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r2/t1/ISB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r2/t1/ISB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r2/t1/ISB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r2/t1/SB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r2/t1/SB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r2/t1/SB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r2/t1/SB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r2/t1/SB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r2/t1/SB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r3/t1/ISB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r3/t1/ISB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r3/t1/ISB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r3/t1/ISB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r3/t1/ISB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r3/t1/ISB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r3/t1/SB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r3/t1/SB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r3/t1/SB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r3/t1/SB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r3/t1/SB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r3/t1/SB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r4/t1/ISB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r4/t1/ISB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r4/t1/ISB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r4/t1/ISB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r4/t1/ISB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r4/t1/ISB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r4/t1/SB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r4/t1/SB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r4/t1/SB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r4/t1/SB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r4/t1/SB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r4/t1/SB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r5/t1/ISB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r5/t1/ISB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r5/t1/ISB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r5/t1/ISB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r5/t1/ISB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r5/t1/ISB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r5/t1/SB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r5/t1/SB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r5/t1/SB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r5/t1/SB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r5/t1/SB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r5/t1/SB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r6/t1/ISB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r6/t1/ISB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r6/t1/ISB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r6/t1/ISB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r6/t1/ISB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r6/t1/ISB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r6/t1/SB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r6/t1/SB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r6/t1/SB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r6/t1/SB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r6/t1/SB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r6/t1/SB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r7/t1/ISB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r7/t1/ISB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r7/t1/ISB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r7/t1/ISB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r7/t1/ISB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r7/t1/ISB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r7/t1/SB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r7/t1/SB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r7/t1/SB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r7/t1/SB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r7/t1/SB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r7/t1/SB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r8/t1/ISB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r8/t1/ISB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r8/t1/ISB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r8/t1/ISB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r8/t1/ISB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r8/t1/ISB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r8/t1/SB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r8/t1/SB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r8/t1/SB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r8/t1/SB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r8/t1/SB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r8/t1/SB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r9/t1/ISB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r9/t1/ISB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r9/t1/ISB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r9/t1/ISB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r9/t1/ISB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r9/t1/ISB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r9/t1/SB0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r9/t1/SB1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r9/t1/SB2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r9/t1/SB3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r9/t1/SB4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AES0/r9/t1/SB5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for D0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for K0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 803.828 ; gain = 549.207
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "keyAddrCount" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element dataAddrCount_reg was removed.  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataAddrCounter.v:29]
INFO: [Synth 8-5545] ROM "RAM_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "dataOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RAM_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[38]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[38]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[37]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[37]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[36]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[36]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[35]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[35]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[34]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[34]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[33]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[33]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "keyOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keyOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "decrypt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tx_buff_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element bit_count_reg was removed.  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/uart_tx.v:48]
WARNING: [Synth 8-6014] Unused sequential element byte_count_reg was removed.  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/uart_tx.v:72]
WARNING: [Synth 8-327] inferring latch for variable 's_reg' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/subbytes.v:19]
WARNING: [Synth 8-327] inferring latch for variable 's_reg' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/subbytes.v:19]
WARNING: [Synth 8-327] inferring latch for variable 's_reg' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/subbytes.v:19]
WARNING: [Synth 8-327] inferring latch for variable 's_reg' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/subbytes.v:19]
WARNING: [Synth 8-327] inferring latch for variable 's_reg' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/subbytes.v:19]
WARNING: [Synth 8-327] inferring latch for variable 's_reg' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/subbytes.v:19]
WARNING: [Synth 8-327] inferring latch for variable 's_reg' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/subbytes.v:19]
WARNING: [Synth 8-327] inferring latch for variable 's_reg' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/subbytes.v:19]
WARNING: [Synth 8-327] inferring latch for variable 's_reg' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/subbytes.v:19]
WARNING: [Synth 8-327] inferring latch for variable 's_reg' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/subbytes.v:19]
WARNING: [Synth 8-327] inferring latch for variable 's_reg' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/subbytes.v:19]
WARNING: [Synth 8-327] inferring latch for variable 's_reg' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/subbytes.v:19]
WARNING: [Synth 8-327] inferring latch for variable 's_reg' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/subbytes.v:19]
WARNING: [Synth 8-327] inferring latch for variable 's_reg' [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/subbytes.v:19]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 803.828 ; gain = 549.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |aescore__GB0  |           1|     39323|
|2     |aescore__GB1  |           1|     11521|
|3     |top__GC0      |           1|     18339|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register keyOut_reg [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:34]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 15    
	   2 Input      8 Bit         XORs := 910   
	   3 Input      8 Bit         XORs := 26    
	   8 Input      8 Bit         XORs := 117   
	   9 Input      8 Bit         XORs := 78    
	   7 Input      8 Bit         XORs := 13    
	   5 Input      8 Bit         XORs := 91    
	   4 Input      8 Bit         XORs := 104   
+---Registers : 
	             1920 Bit    Registers := 1     
	              128 Bit    Registers := 15    
	               32 Bit    Registers := 76    
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 22    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 28    
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 337   
	   4 Input      8 Bit        Muxes := 19    
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 19    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 153   
	   3 Input      1 Bit        Muxes := 64    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register keyOut_reg [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v:34]
Hierarchical RTL Component report 
Module sbox__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__xdcDup__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module shiftrow__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module mixcolumn__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__xdcDup__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
Module sbox__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__xdcDup__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module shiftrow__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module mixcolumn__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__xdcDup__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
Module sbox__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__xdcDup__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module shiftrow__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module mixcolumn__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__xdcDup__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
Module sbox__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__xdcDup__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module shiftrow__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module mixcolumn__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__xdcDup__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
Module sbox__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__xdcDup__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module shiftrow__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module mixcolumn__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__xdcDup__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
Module sbox__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__xdcDup__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module shiftrow__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module mixcolumn__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__xdcDup__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
Module sbox__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__xdcDup__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module shiftrow__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module mixcolumn__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__xdcDup__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
Module sbox__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__xdcDup__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module shiftrow__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module mixcolumn__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__xdcDup__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
Module sbox__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module shiftrow__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module mixcolumn__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
Module sbox__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__xdcDup__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module shiftrow__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module mixcolumn__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__xdcDup__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
Module sbox__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__xdcDup__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module shiftrow__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module rounndlast 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
Module sbox__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__151 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__152 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__xdcDup__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module shiftrow 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module mixcolumn 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__xdcDup__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
Module sbox__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__xdcDup__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module shiftrow__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module mixcolumn__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__xdcDup__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
Module sbox__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__xdcDup__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module shiftrow__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module mixcolumn__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__xdcDup__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
Module aescore 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 14    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module keyAddrCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module dataAddrCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module dataBuffer 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 2     
Module keyBuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	             1920 Bit    Registers := 1     
	               32 Bit    Registers := 60    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 122   
	   3 Input      1 Bit        Muxes := 62    
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 20    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 83    
	   4 Input      8 Bit        Muxes := 19    
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 19    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "keyOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keyOut" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element DB0/dataReady_reg was removed.  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v:35]
INFO: [Synth 8-5546] ROM "DB0/dataOut" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element DC0/dataAddrCount_reg was removed.  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataAddrCounter.v:29]
WARNING: [Synth 8-6014] Unused sequential element U0/byte_count_reg was removed.  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/uart_tx.v:72]
WARNING: [Synth 8-6014] Unused sequential element U0/bit_count_reg was removed.  [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/uart_tx.v:48]
WARNING: [Synth 8-3331] design top has unconnected port finalDone
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[127]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[126]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[125]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[124]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[123]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[122]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[121]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[120]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[119]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[118]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[117]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[116]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[115]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[114]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[113]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[112]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[111]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[110]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[109]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[108]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[107]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[106]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[105]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[104]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[103]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[102]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[101]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[100]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[99]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[98]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[97]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[96]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[95]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[94]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[93]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[92]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[91]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[90]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[89]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[88]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[87]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[86]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[85]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[84]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[83]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[82]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[81]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[80]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[79]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[78]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[77]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[76]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[75]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[74]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[73]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[72]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[71]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[70]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[69]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[68]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[67]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[66]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[65]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[64]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[63]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[62]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[61]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[60]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[59]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[58]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[57]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[56]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[55]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[54]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[53]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[52]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[51]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[50]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[49]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[48]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[47]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[46]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[45]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[44]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[43]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[42]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[41]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[40]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[39]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[38]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[37]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[36]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[35]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[34]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[33]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[32]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[31]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[30]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[29]) is unused and will be removed from module rounds__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (t1/s_reg[28]) is unused and will be removed from module rounds__xdcDup__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\U0/tx_buff_reg[19][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\U0/tx_buff_reg[18][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\U0/tx_buff_reg[17][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\U0/tx_buff_reg[16][7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:02:30 . Memory (MB): peak = 833.031 ; gain = 578.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------+---------------+----------------+
|Module Name | RTL Object      | Depth x Width | Implemented As | 
+------------+-----------------+---------------+----------------+
|sbox        | inv_sbox        | 256x8         | LUT            | 
|sbox        | sbox            | 256x8         | LUT            | 
|rounds      | t1/q15/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q15/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q15/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q15/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q15/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q15/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q15/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q15/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q15/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q15/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q15/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q15/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q15/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q15/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q15/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q15/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q15/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q15/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q15/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q15/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounndlast  | t1/q15/inv_sbox | 256x8         | LUT            | 
|rounndlast  | t1/q15/sbox     | 256x8         | LUT            | 
|rounndlast  | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounndlast  | t1/q14/sbox     | 256x8         | LUT            | 
|rounndlast  | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounndlast  | t1/q13/sbox     | 256x8         | LUT            | 
|rounndlast  | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounndlast  | t1/q12/sbox     | 256x8         | LUT            | 
|rounndlast  | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounndlast  | t1/q11/sbox     | 256x8         | LUT            | 
|rounndlast  | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounndlast  | t1/q10/sbox     | 256x8         | LUT            | 
|rounndlast  | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounndlast  | t1/q9/sbox      | 256x8         | LUT            | 
|rounndlast  | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounndlast  | t1/q8/sbox      | 256x8         | LUT            | 
|rounndlast  | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounndlast  | t1/q7/sbox      | 256x8         | LUT            | 
|rounndlast  | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounndlast  | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q15/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q15/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q15/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q15/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q15/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q15/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
+------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |aescore__GB0  |           1|     34996|
|2     |aescore__GB1  |           1|     10134|
|3     |top__GC0      |           1|      7296|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:31 ; elapsed = 00:02:49 . Memory (MB): peak = 966.410 ; gain = 711.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:31 ; elapsed = 00:02:49 . Memory (MB): peak = 966.969 ; gain = 712.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |aescore__GB0  |           1|     34996|
|2     |aescore__GB1  |           1|     10134|
|3     |top__GC0      |           1|      7296|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:44 ; elapsed = 00:03:02 . Memory (MB): peak = 1185.336 ; gain = 930.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:49 ; elapsed = 00:03:08 . Memory (MB): peak = 1185.336 ; gain = 930.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:49 ; elapsed = 00:03:08 . Memory (MB): peak = 1185.336 ; gain = 930.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:52 ; elapsed = 00:03:12 . Memory (MB): peak = 1185.336 ; gain = 930.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:54 ; elapsed = 00:03:14 . Memory (MB): peak = 1185.336 ; gain = 930.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:57 ; elapsed = 00:03:17 . Memory (MB): peak = 1185.336 ; gain = 930.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:57 ; elapsed = 00:03:17 . Memory (MB): peak = 1185.336 ; gain = 930.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |key_mem_gen_0     |         1|
|2     |data_mem_gen_0    |         1|
|3     |sbox_mem_gen_0    |        84|
|4     |invSbox_mem_gen_0 |        84|
+------+------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |data_mem_gen_0        |     1|
|2     |invSbox_mem_gen_0     |     1|
|3     |invSbox_mem_gen_0__14 |     1|
|4     |invSbox_mem_gen_0__15 |     1|
|5     |invSbox_mem_gen_0__16 |     1|
|6     |invSbox_mem_gen_0__17 |     1|
|7     |invSbox_mem_gen_0__18 |     1|
|8     |invSbox_mem_gen_0__19 |     1|
|9     |invSbox_mem_gen_0__20 |     1|
|10    |invSbox_mem_gen_0__21 |     1|
|11    |invSbox_mem_gen_0__22 |     1|
|12    |invSbox_mem_gen_0__23 |     1|
|13    |invSbox_mem_gen_0__24 |     1|
|14    |invSbox_mem_gen_0__25 |     1|
|15    |invSbox_mem_gen_0__26 |     1|
|16    |invSbox_mem_gen_0__27 |     1|
|17    |invSbox_mem_gen_0__28 |     1|
|18    |invSbox_mem_gen_0__29 |     1|
|19    |invSbox_mem_gen_0__30 |     1|
|20    |invSbox_mem_gen_0__31 |     1|
|21    |invSbox_mem_gen_0__32 |     1|
|22    |invSbox_mem_gen_0__33 |     1|
|23    |invSbox_mem_gen_0__34 |     1|
|24    |invSbox_mem_gen_0__35 |     1|
|25    |invSbox_mem_gen_0__36 |     1|
|26    |invSbox_mem_gen_0__37 |     1|
|27    |invSbox_mem_gen_0__38 |     1|
|28    |invSbox_mem_gen_0__39 |     1|
|29    |invSbox_mem_gen_0__40 |     1|
|30    |invSbox_mem_gen_0__41 |     1|
|31    |invSbox_mem_gen_0__42 |     1|
|32    |invSbox_mem_gen_0__43 |     1|
|33    |invSbox_mem_gen_0__44 |     1|
|34    |invSbox_mem_gen_0__45 |     1|
|35    |invSbox_mem_gen_0__46 |     1|
|36    |invSbox_mem_gen_0__47 |     1|
|37    |invSbox_mem_gen_0__48 |     1|
|38    |invSbox_mem_gen_0__49 |     1|
|39    |invSbox_mem_gen_0__50 |     1|
|40    |invSbox_mem_gen_0__51 |     1|
|41    |invSbox_mem_gen_0__52 |     1|
|42    |invSbox_mem_gen_0__53 |     1|
|43    |invSbox_mem_gen_0__54 |     1|
|44    |invSbox_mem_gen_0__55 |     1|
|45    |invSbox_mem_gen_0__56 |     1|
|46    |invSbox_mem_gen_0__57 |     1|
|47    |invSbox_mem_gen_0__58 |     1|
|48    |invSbox_mem_gen_0__59 |     1|
|49    |invSbox_mem_gen_0__60 |     1|
|50    |invSbox_mem_gen_0__61 |     1|
|51    |invSbox_mem_gen_0__62 |     1|
|52    |invSbox_mem_gen_0__63 |     1|
|53    |invSbox_mem_gen_0__64 |     1|
|54    |invSbox_mem_gen_0__65 |     1|
|55    |invSbox_mem_gen_0__66 |     1|
|56    |invSbox_mem_gen_0__67 |     1|
|57    |invSbox_mem_gen_0__68 |     1|
|58    |invSbox_mem_gen_0__69 |     1|
|59    |invSbox_mem_gen_0__70 |     1|
|60    |invSbox_mem_gen_0__71 |     1|
|61    |invSbox_mem_gen_0__72 |     1|
|62    |invSbox_mem_gen_0__73 |     1|
|63    |invSbox_mem_gen_0__74 |     1|
|64    |invSbox_mem_gen_0__75 |     1|
|65    |invSbox_mem_gen_0__76 |     1|
|66    |invSbox_mem_gen_0__77 |     1|
|67    |invSbox_mem_gen_0__78 |     1|
|68    |invSbox_mem_gen_0__79 |     1|
|69    |invSbox_mem_gen_0__80 |     1|
|70    |invSbox_mem_gen_0__81 |     1|
|71    |invSbox_mem_gen_0__82 |     1|
|72    |invSbox_mem_gen_0__83 |     1|
|73    |invSbox_mem_gen_0__84 |     1|
|74    |invSbox_mem_gen_0__85 |     1|
|75    |invSbox_mem_gen_0__86 |     1|
|76    |invSbox_mem_gen_0__87 |     1|
|77    |invSbox_mem_gen_0__88 |     1|
|78    |invSbox_mem_gen_0__89 |     1|
|79    |invSbox_mem_gen_0__90 |     1|
|80    |invSbox_mem_gen_0__91 |     1|
|81    |invSbox_mem_gen_0__92 |     1|
|82    |invSbox_mem_gen_0__93 |     1|
|83    |invSbox_mem_gen_0__94 |     1|
|84    |invSbox_mem_gen_0__95 |     1|
|85    |invSbox_mem_gen_0__96 |     1|
|86    |key_mem_gen_0         |     1|
|87    |sbox_mem_gen_0        |     1|
|88    |sbox_mem_gen_0__14    |     1|
|89    |sbox_mem_gen_0__15    |     1|
|90    |sbox_mem_gen_0__16    |     1|
|91    |sbox_mem_gen_0__17    |     1|
|92    |sbox_mem_gen_0__18    |     1|
|93    |sbox_mem_gen_0__19    |     1|
|94    |sbox_mem_gen_0__20    |     1|
|95    |sbox_mem_gen_0__21    |     1|
|96    |sbox_mem_gen_0__22    |     1|
|97    |sbox_mem_gen_0__23    |     1|
|98    |sbox_mem_gen_0__24    |     1|
|99    |sbox_mem_gen_0__25    |     1|
|100   |sbox_mem_gen_0__26    |     1|
|101   |sbox_mem_gen_0__27    |     1|
|102   |sbox_mem_gen_0__28    |     1|
|103   |sbox_mem_gen_0__29    |     1|
|104   |sbox_mem_gen_0__30    |     1|
|105   |sbox_mem_gen_0__31    |     1|
|106   |sbox_mem_gen_0__32    |     1|
|107   |sbox_mem_gen_0__33    |     1|
|108   |sbox_mem_gen_0__34    |     1|
|109   |sbox_mem_gen_0__35    |     1|
|110   |sbox_mem_gen_0__36    |     1|
|111   |sbox_mem_gen_0__37    |     1|
|112   |sbox_mem_gen_0__38    |     1|
|113   |sbox_mem_gen_0__39    |     1|
|114   |sbox_mem_gen_0__40    |     1|
|115   |sbox_mem_gen_0__41    |     1|
|116   |sbox_mem_gen_0__42    |     1|
|117   |sbox_mem_gen_0__43    |     1|
|118   |sbox_mem_gen_0__44    |     1|
|119   |sbox_mem_gen_0__45    |     1|
|120   |sbox_mem_gen_0__46    |     1|
|121   |sbox_mem_gen_0__47    |     1|
|122   |sbox_mem_gen_0__48    |     1|
|123   |sbox_mem_gen_0__49    |     1|
|124   |sbox_mem_gen_0__50    |     1|
|125   |sbox_mem_gen_0__51    |     1|
|126   |sbox_mem_gen_0__52    |     1|
|127   |sbox_mem_gen_0__53    |     1|
|128   |sbox_mem_gen_0__54    |     1|
|129   |sbox_mem_gen_0__55    |     1|
|130   |sbox_mem_gen_0__56    |     1|
|131   |sbox_mem_gen_0__57    |     1|
|132   |sbox_mem_gen_0__58    |     1|
|133   |sbox_mem_gen_0__59    |     1|
|134   |sbox_mem_gen_0__60    |     1|
|135   |sbox_mem_gen_0__61    |     1|
|136   |sbox_mem_gen_0__62    |     1|
|137   |sbox_mem_gen_0__63    |     1|
|138   |sbox_mem_gen_0__64    |     1|
|139   |sbox_mem_gen_0__65    |     1|
|140   |sbox_mem_gen_0__66    |     1|
|141   |sbox_mem_gen_0__67    |     1|
|142   |sbox_mem_gen_0__68    |     1|
|143   |sbox_mem_gen_0__69    |     1|
|144   |sbox_mem_gen_0__70    |     1|
|145   |sbox_mem_gen_0__71    |     1|
|146   |sbox_mem_gen_0__72    |     1|
|147   |sbox_mem_gen_0__73    |     1|
|148   |sbox_mem_gen_0__74    |     1|
|149   |sbox_mem_gen_0__75    |     1|
|150   |sbox_mem_gen_0__76    |     1|
|151   |sbox_mem_gen_0__77    |     1|
|152   |sbox_mem_gen_0__78    |     1|
|153   |sbox_mem_gen_0__79    |     1|
|154   |sbox_mem_gen_0__80    |     1|
|155   |sbox_mem_gen_0__81    |     1|
|156   |sbox_mem_gen_0__82    |     1|
|157   |sbox_mem_gen_0__83    |     1|
|158   |sbox_mem_gen_0__84    |     1|
|159   |sbox_mem_gen_0__85    |     1|
|160   |sbox_mem_gen_0__86    |     1|
|161   |sbox_mem_gen_0__87    |     1|
|162   |sbox_mem_gen_0__88    |     1|
|163   |sbox_mem_gen_0__89    |     1|
|164   |sbox_mem_gen_0__90    |     1|
|165   |sbox_mem_gen_0__91    |     1|
|166   |sbox_mem_gen_0__92    |     1|
|167   |sbox_mem_gen_0__93    |     1|
|168   |sbox_mem_gen_0__94    |     1|
|169   |sbox_mem_gen_0__95    |     1|
|170   |sbox_mem_gen_0__96    |     1|
|171   |BUFG                  |     1|
|172   |CARRY4                |     3|
|173   |LUT1                  |    49|
|174   |LUT2                  |   593|
|175   |LUT3                  |  1482|
|176   |LUT4                  |  1483|
|177   |LUT5                  |  1689|
|178   |LUT6                  | 14425|
|179   |MUXF7                 |  4486|
|180   |MUXF8                 |  1160|
|181   |FDCE                  |  4009|
|182   |FDPE                  |     7|
|183   |FDRE                  |  2460|
|184   |LDC                   |     1|
|185   |IBUF                  |     5|
|186   |OBUF                  |     1|
|187   |OBUFT                 |     1|
+------+----------------------+------+

Report Instance Areas: 
+------+------------+---------------------+------+
|      |Instance    |Module               |Cells |
+------+------------+---------------------+------+
|1     |top         |                     | 33263|
|2     |  AES0      |aescore              | 27563|
|3     |    r1      |rounds__xdcDup__1    |  1137|
|4     |      t1    |subbytes__xdcDup__1  |  1137|
|5     |        q10 |sbox_129             |    32|
|6     |        q11 |sbox_130             |    48|
|7     |        q12 |sbox_131             |    32|
|8     |        q13 |sbox_132             |    48|
|9     |        q14 |sbox_133             |    32|
|10    |        q15 |sbox_134             |    48|
|11    |        q6  |sbox_135             |    32|
|12    |        q7  |sbox_136             |    48|
|13    |        q8  |sbox_137             |    32|
|14    |        q9  |sbox_138             |    48|
|15    |    r10     |rounds__xdcDup__2    |  1137|
|16    |      t1    |subbytes__xdcDup__2  |  1137|
|17    |        q10 |sbox_119             |    32|
|18    |        q11 |sbox_120             |    48|
|19    |        q12 |sbox_121             |    32|
|20    |        q13 |sbox_122             |    48|
|21    |        q14 |sbox_123             |    32|
|22    |        q15 |sbox_124             |    48|
|23    |        q6  |sbox_125             |    32|
|24    |        q7  |sbox_126             |    48|
|25    |        q8  |sbox_127             |    32|
|26    |        q9  |sbox_128             |    48|
|27    |    r11     |rounds__xdcDup__3    |  1137|
|28    |      t1    |subbytes__xdcDup__3  |  1137|
|29    |        q10 |sbox_109             |    32|
|30    |        q11 |sbox_110             |    48|
|31    |        q12 |sbox_111             |    32|
|32    |        q13 |sbox_112             |    48|
|33    |        q14 |sbox_113             |    32|
|34    |        q15 |sbox_114             |    48|
|35    |        q6  |sbox_115             |    32|
|36    |        q7  |sbox_116             |    48|
|37    |        q8  |sbox_117             |    32|
|38    |        q9  |sbox_118             |    48|
|39    |    r12     |rounds__xdcDup__4    |  1137|
|40    |      t1    |subbytes__xdcDup__4  |  1137|
|41    |        q10 |sbox_99              |    32|
|42    |        q11 |sbox_100             |    48|
|43    |        q12 |sbox_101             |    32|
|44    |        q13 |sbox_102             |    48|
|45    |        q14 |sbox_103             |    32|
|46    |        q15 |sbox_104             |    48|
|47    |        q6  |sbox_105             |    32|
|48    |        q7  |sbox_106             |    48|
|49    |        q8  |sbox_107             |    32|
|50    |        q9  |sbox_108             |    48|
|51    |    r13     |rounds__xdcDup__5    |  1137|
|52    |      t1    |subbytes__xdcDup__5  |  1137|
|53    |        q10 |sbox_89              |    32|
|54    |        q11 |sbox_90              |    48|
|55    |        q12 |sbox_91              |    32|
|56    |        q13 |sbox_92              |    48|
|57    |        q14 |sbox_93              |    32|
|58    |        q15 |sbox_94              |    48|
|59    |        q6  |sbox_95              |    32|
|60    |        q7  |sbox_96              |    48|
|61    |        q8  |sbox_97              |    32|
|62    |        q9  |sbox_98              |    48|
|63    |    r14     |rounndlast           |   609|
|64    |      t1    |subbytes__xdcDup__6  |   609|
|65    |        q10 |sbox_79              |    40|
|66    |        q11 |sbox_80              |    48|
|67    |        q12 |sbox_81              |    40|
|68    |        q13 |sbox_82              |    48|
|69    |        q14 |sbox_83              |    40|
|70    |        q15 |sbox_84              |    48|
|71    |        q6  |sbox_85              |    40|
|72    |        q7  |sbox_86              |    48|
|73    |        q8  |sbox_87              |    40|
|74    |        q9  |sbox_88              |    48|
|75    |    r2      |rounds__xdcDup__6    |  1137|
|76    |      t1    |subbytes__xdcDup__7  |  1137|
|77    |        q10 |sbox_69              |    32|
|78    |        q11 |sbox_70              |    48|
|79    |        q12 |sbox_71              |    32|
|80    |        q13 |sbox_72              |    48|
|81    |        q14 |sbox_73              |    32|
|82    |        q15 |sbox_74              |    48|
|83    |        q6  |sbox_75              |    32|
|84    |        q7  |sbox_76              |    48|
|85    |        q8  |sbox_77              |    32|
|86    |        q9  |sbox_78              |    48|
|87    |    r3      |rounds__xdcDup__7    |  1137|
|88    |      t1    |subbytes__xdcDup__8  |  1137|
|89    |        q10 |sbox_59              |    32|
|90    |        q11 |sbox_60              |    48|
|91    |        q12 |sbox_61              |    32|
|92    |        q13 |sbox_62              |    48|
|93    |        q14 |sbox_63              |    32|
|94    |        q15 |sbox_64              |    48|
|95    |        q6  |sbox_65              |    32|
|96    |        q7  |sbox_66              |    48|
|97    |        q8  |sbox_67              |    32|
|98    |        q9  |sbox_68              |    48|
|99    |    r4      |rounds__xdcDup__8    |  1137|
|100   |      t1    |subbytes__xdcDup__9  |  1137|
|101   |        q10 |sbox_49              |    32|
|102   |        q11 |sbox_50              |    48|
|103   |        q12 |sbox_51              |    32|
|104   |        q13 |sbox_52              |    48|
|105   |        q14 |sbox_53              |    32|
|106   |        q15 |sbox_54              |    48|
|107   |        q6  |sbox_55              |    32|
|108   |        q7  |sbox_56              |    48|
|109   |        q8  |sbox_57              |    32|
|110   |        q9  |sbox_58              |    48|
|111   |    r5      |rounds__xdcDup__9    |  1137|
|112   |      t1    |subbytes__xdcDup__10 |  1137|
|113   |        q10 |sbox_39              |    32|
|114   |        q11 |sbox_40              |    48|
|115   |        q12 |sbox_41              |    32|
|116   |        q13 |sbox_42              |    48|
|117   |        q14 |sbox_43              |    32|
|118   |        q15 |sbox_44              |    48|
|119   |        q6  |sbox_45              |    32|
|120   |        q7  |sbox_46              |    48|
|121   |        q8  |sbox_47              |    32|
|122   |        q9  |sbox_48              |    48|
|123   |    r6      |rounds__xdcDup__10   |  1137|
|124   |      t1    |subbytes__xdcDup__11 |  1137|
|125   |        q10 |sbox_29              |    32|
|126   |        q11 |sbox_30              |    48|
|127   |        q12 |sbox_31              |    32|
|128   |        q13 |sbox_32              |    48|
|129   |        q14 |sbox_33              |    32|
|130   |        q15 |sbox_34              |    48|
|131   |        q6  |sbox_35              |    32|
|132   |        q7  |sbox_36              |    48|
|133   |        q8  |sbox_37              |    32|
|134   |        q9  |sbox_38              |    48|
|135   |    r7      |rounds__xdcDup__11   |  1137|
|136   |      t1    |subbytes__xdcDup__12 |  1137|
|137   |        q10 |sbox_19              |    32|
|138   |        q11 |sbox_20              |    48|
|139   |        q12 |sbox_21              |    32|
|140   |        q13 |sbox_22              |    48|
|141   |        q14 |sbox_23              |    32|
|142   |        q15 |sbox_24              |    48|
|143   |        q6  |sbox_25              |    32|
|144   |        q7  |sbox_26              |    48|
|145   |        q8  |sbox_27              |    32|
|146   |        q9  |sbox_28              |    48|
|147   |    r8      |rounds__xdcDup__12   |  1137|
|148   |      t1    |subbytes__xdcDup__13 |  1137|
|149   |        q10 |sbox_9               |    32|
|150   |        q11 |sbox_10              |    48|
|151   |        q12 |sbox_11              |    32|
|152   |        q13 |sbox_12              |    48|
|153   |        q14 |sbox_13              |    32|
|154   |        q15 |sbox_14              |    48|
|155   |        q6  |sbox_15              |    32|
|156   |        q7  |sbox_16              |    48|
|157   |        q8  |sbox_17              |    32|
|158   |        q9  |sbox_18              |    48|
|159   |    r9      |rounds               |  1137|
|160   |      t1    |subbytes             |  1137|
|161   |        q10 |sbox                 |    32|
|162   |        q11 |sbox_0               |    48|
|163   |        q12 |sbox_1               |    32|
|164   |        q13 |sbox_2               |    48|
|165   |        q14 |sbox_3               |    32|
|166   |        q15 |sbox_4               |    48|
|167   |        q6  |sbox_5               |    32|
|168   |        q7  |sbox_6               |    48|
|169   |        q8  |sbox_7               |    32|
|170   |        q9  |sbox_8               |    48|
|171   |  DB0       |dataBuffer           |   896|
|172   |  DC0       |dataAddrCounter      |   174|
|173   |  KB0       |keyBuffer            |  3856|
|174   |  KC0       |keyAddrCounter       |   217|
|175   |  U0        |uart_tx              |   485|
+------+------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:57 ; elapsed = 00:03:17 . Memory (MB): peak = 1185.336 ; gain = 930.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1814 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:31 ; elapsed = 00:02:57 . Memory (MB): peak = 1185.336 ; gain = 535.664
Synthesis Optimization Complete : Time (s): cpu = 00:02:58 ; elapsed = 00:03:18 . Memory (MB): peak = 1185.336 ; gain = 930.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

201 Infos, 216 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:11 ; elapsed = 00:03:33 . Memory (MB): peak = 1185.336 ; gain = 936.828
INFO: [Common 17-1381] The checkpoint 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1185.336 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.269 . Memory (MB): peak = 1185.336 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Sep 13 13:55:48 2018...
