{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737629568911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737629568919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 23 17:52:48 2025 " "Processing started: Thu Jan 23 17:52:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737629568919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1737629568919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Scrambler_Sender -c Scrambler_Sender " "Command: quartus_sta Scrambler_Sender -c Scrambler_Sender" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1737629568919 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1737629569123 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1737629572006 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1737629572006 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629572066 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629572066 ""}
{ "Info" "ISTA_SDC_FOUND" "Scrambler_Sender.SDC " "Reading SDC File: 'Scrambler_Sender.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1737629573669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Scrambler_Sender.SDC 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at Scrambler_Sender.SDC(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Scrambler_Sender.SDC 15 Argument <targets> is not an object ID " "Ignored create_clock at Scrambler_Sender.SDC(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737629573737 ""}  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Scrambler_Sender.SDC 16 altera_reserved_tdi port " "Ignored filter at Scrambler_Sender.SDC(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Scrambler_Sender.SDC 16 altera_reserved_tck clock " "Ignored filter at Scrambler_Sender.SDC(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Scrambler_Sender.SDC 16 Argument <targets> is an empty collection " "Ignored set_input_delay at Scrambler_Sender.SDC(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737629573739 ""}  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Scrambler_Sender.SDC 16 Argument -clock is not an object ID " "Ignored set_input_delay at Scrambler_Sender.SDC(16): Argument -clock is not an object ID" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573739 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Scrambler_Sender.SDC 17 altera_reserved_tms port " "Ignored filter at Scrambler_Sender.SDC(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Scrambler_Sender.SDC 17 Argument <targets> is an empty collection " "Ignored set_input_delay at Scrambler_Sender.SDC(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737629573739 ""}  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Scrambler_Sender.SDC 17 Argument -clock is not an object ID " "Ignored set_input_delay at Scrambler_Sender.SDC(17): Argument -clock is not an object ID" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Scrambler_Sender.SDC 18 altera_reserved_tdo port " "Ignored filter at Scrambler_Sender.SDC(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Scrambler_Sender.SDC 18 Argument <targets> is an empty collection " "Ignored set_output_delay at Scrambler_Sender.SDC(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737629573740 ""}  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Scrambler_Sender.SDC 18 Argument -clock is not an object ID " "Ignored set_output_delay at Scrambler_Sender.SDC(18): Argument -clock is not an object ID" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573740 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 4 -multiply_by 87 -duty_cycle 50.00 -name \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 4 -multiply_by 87 -duty_cycle 50.00 -name \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1737629573743 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1737629573743 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737629573743 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1737629573743 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] " "Node: Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Scrambler_TOP:Scrambler_interface\|reset_ifft Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] " "Register Scrambler_TOP:Scrambler_interface\|reset_ifft is being clocked by Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737629573806 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737629573806 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|sync[32][0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk " "Node: Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_interface:Audio_interface\|i2c:I2C_controller\|go Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk " "Register Audio_interface:Audio_interface\|i2c:I2C_controller\|go is being clocked by Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737629573806 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737629573806 "|Scrambler_Sender|Audio_interface:Audio_interface|i2c:I2C_controller|i2c_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629573835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629573835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629573835 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1737629573835 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737629573896 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1737629573902 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1737629573920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.545 " "Worst-case setup slack is 15.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.545               0.000 CLOCK_50  " "   15.545               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.262               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   43.262               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629574152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.234 " "Worst-case hold slack is 0.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.234               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 CLOCK_50  " "    0.384               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629574201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737629574211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737629574216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.459 " "Worst-case minimum pulse width slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.459               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.822               0.000 CLOCK_50  " "    8.822               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.906               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   25.906               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629574225 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737629574349 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1737629574416 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1737629580334 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] " "Node: Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Scrambler_TOP:Scrambler_interface\|reset_ifft Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] " "Register Scrambler_TOP:Scrambler_interface\|reset_ifft is being clocked by Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737629581014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737629581014 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|sync[32][0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk " "Node: Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_interface:Audio_interface\|i2c:I2C_controller\|go Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk " "Register Audio_interface:Audio_interface\|i2c:I2C_controller\|go is being clocked by Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737629581014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737629581014 "|Scrambler_Sender|Audio_interface:Audio_interface|i2c:I2C_controller|i2c_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629581040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629581040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629581040 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1737629581040 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737629581041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.367 " "Worst-case setup slack is 15.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.367               0.000 CLOCK_50  " "   15.367               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.617               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   43.617               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629581179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.201               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 CLOCK_50  " "    0.382               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629581227 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737629581238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737629581242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.459 " "Worst-case minimum pulse width slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.459               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.788               0.000 CLOCK_50  " "    8.788               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.880               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   25.880               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629581272 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1737629581382 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1737629581618 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1737629587500 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] " "Node: Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Scrambler_TOP:Scrambler_interface\|reset_ifft Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] " "Register Scrambler_TOP:Scrambler_interface\|reset_ifft is being clocked by Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737629588192 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737629588192 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|sync[32][0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk " "Node: Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_interface:Audio_interface\|i2c:I2C_controller\|go Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk " "Register Audio_interface:Audio_interface\|i2c:I2C_controller\|go is being clocked by Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737629588192 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737629588192 "|Scrambler_Sender|Audio_interface:Audio_interface|i2c:I2C_controller|i2c_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629588220 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629588220 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629588220 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1737629588220 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737629588220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.190 " "Worst-case setup slack is 17.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.190               0.000 CLOCK_50  " "   17.190               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.810               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   46.810               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629588275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.133 " "Worst-case hold slack is 0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.133               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 CLOCK_50  " "    0.204               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629588321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737629588332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737629588335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.459 " "Worst-case minimum pulse width slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.459               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.747               0.000 CLOCK_50  " "    8.747               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.016               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.016               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629588346 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737629588454 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] " "Node: Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Scrambler_TOP:Scrambler_interface\|reset_ifft Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] " "Register Scrambler_TOP:Scrambler_interface\|reset_ifft is being clocked by Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737629589097 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737629589097 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|sync[32][0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk " "Node: Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_interface:Audio_interface\|i2c:I2C_controller\|go Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk " "Register Audio_interface:Audio_interface\|i2c:I2C_controller\|go is being clocked by Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737629589097 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737629589097 "|Scrambler_Sender|Audio_interface:Audio_interface|i2c:I2C_controller|i2c_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629589124 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629589124 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629589124 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1737629589124 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737629589124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.317 " "Worst-case setup slack is 17.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.317               0.000 CLOCK_50  " "   17.317               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.722               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   47.722               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629589172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.124 " "Worst-case hold slack is 0.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.124               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 CLOCK_50  " "    0.193               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629589220 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737629589232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737629589236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.459 " "Worst-case minimum pulse width slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.459               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.712               0.000 CLOCK_50  " "    8.712               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.013               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.013               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629589246 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737629591111 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737629591117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 21 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5351 " "Peak virtual memory: 5351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737629591300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 23 17:53:11 2025 " "Processing ended: Thu Jan 23 17:53:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737629591300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737629591300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737629591300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1737629591300 ""}
