do tb_de0_lite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:17:44 on May 27,2019
# vcom -reportprogress 300 reg3232.vhd 
# ** Error: (vcom-7) Failed to open design unit file "reg3232.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 14:17:44 on May 27,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb_de0_lite.do line 5
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom reg3232.vhd"
do tb_de0_lite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:18:53 on May 27,2019
# vcom -reportprogress 300 sram3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram3232
# -- Compiling architecture rtl of sram3232
# End time: 14:18:53 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:18:53 on May 27,2019
# vcom -reportprogress 300 sram32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram32n
# -- Compiling architecture rtl of sram32n
# End time: 14:18:53 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:18:53 on May 27,2019
# vcom -reportprogress 300 reg32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32
# -- Compiling architecture rtl of reg32
# End time: 14:18:53 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:18:53 on May 27,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# ** Error: reg32n.vhd(66): near "reg32n_data_unsigned": expecting ',' or ')'
# ** Error: reg32n.vhd(67): (vcom-1136) Unknown identifier "reg32_data_unsigned_array".
# ** Error: reg32n.vhd(69): (vcom-1136) Unknown identifier "reg32_q_logic_vector_array".
# ** Error: reg32n.vhd(70): (vcom-1136) Unknown identifier "reg32_q_unsigned_array".
# ** Error: reg32n.vhd(80): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(81): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(82): Target type std.STANDARD.INTEGER in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(88): Illegal target for signal assignment.
# ** Error: reg32n.vhd(88): (vcom-1136) Unknown identifier "reg32n_clock_logic_vector".
# ** Error: reg32n.vhd(89): Illegal target for signal assignment.
# ** Error: reg32n.vhd(89): (vcom-1136) Unknown identifier "reg32n_enable_logic_vector".
# ** Error: reg32n.vhd(91): VHDL Compiler exiting
# End time: 14:18:53 on May 27,2019, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb_de0_lite.do line 8
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom reg32n.vhd"
do tb_de0_lite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:19:30 on May 27,2019
# vcom -reportprogress 300 sram3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram3232
# -- Compiling architecture rtl of sram3232
# End time: 14:19:30 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:19:30 on May 27,2019
# vcom -reportprogress 300 sram32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram32n
# -- Compiling architecture rtl of sram32n
# End time: 14:19:30 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:19:30 on May 27,2019
# vcom -reportprogress 300 reg32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32
# -- Compiling architecture rtl of reg32
# End time: 14:19:30 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:19:30 on May 27,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# ** Error: reg32n.vhd(61): (vcom-1136) Unknown identifier "reg32n_clock_logic_vector".
# ** Error: reg32n.vhd(63): (vcom-1136) Unknown identifier "reg32n_enable_logic_vector".
# ** Error: reg32n.vhd(61): (vcom-1436) Actual expression (indexed name) of formal "CLOCK" is not globally static.
# ** Error: reg32n.vhd(62): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(63): (vcom-1436) Actual expression (indexed name) of formal "ENABLE" is not globally static.
# ** Error: reg32n.vhd(66): (vcom-1136) Unknown identifier "reg32_data_logic_vector_array".
# ** Error: reg32n.vhd(67): (vcom-1136) Unknown identifier "reg32_data_unsigned_array".
# ** Error: reg32n.vhd(69): (vcom-1136) Unknown identifier "reg32_q_logic_vector_array".
# ** Error: reg32n.vhd(70): (vcom-1136) Unknown identifier "reg32_q_unsigned_array".
# ** Error: reg32n.vhd(80): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(81): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(82): Target type std.STANDARD.INTEGER in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(88): Illegal target for signal assignment.
# ** Error: reg32n.vhd(88): (vcom-1136) Unknown identifier "reg32n_clock_logic_vector".
# ** Error: reg32n.vhd(89): Illegal target for signal assignment.
# ** Error: reg32n.vhd(89): (vcom-1136) Unknown identifier "reg32n_enable_logic_vector".
# ** Error: reg32n.vhd(91): VHDL Compiler exiting
# End time: 14:19:30 on May 27,2019, Elapsed time: 0:00:00
# Errors: 17, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb_de0_lite.do line 8
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom reg32n.vhd"
do tb_de0_lite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:20:35 on May 27,2019
# vcom -reportprogress 300 sram3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram3232
# -- Compiling architecture rtl of sram3232
# End time: 14:20:35 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:20:35 on May 27,2019
# vcom -reportprogress 300 sram32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram32n
# -- Compiling architecture rtl of sram32n
# End time: 14:20:35 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:20:35 on May 27,2019
# vcom -reportprogress 300 reg32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32
# -- Compiling architecture rtl of reg32
# End time: 14:20:35 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:20:35 on May 27,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# ** Error: reg32n.vhd(63): (vcom-1136) Unknown identifier "reg32n_enable_logic_vector".
# ** Error: reg32n.vhd(62): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(63): (vcom-1436) Actual expression (indexed name) of formal "ENABLE" is not globally static.
# ** Error: reg32n.vhd(66): (vcom-1136) Unknown identifier "reg32_data_logic_vector_array".
# ** Error: reg32n.vhd(67): (vcom-1136) Unknown identifier "reg32_data_unsigned_array".
# ** Error: reg32n.vhd(69): (vcom-1136) Unknown identifier "reg32_q_logic_vector_array".
# ** Error: reg32n.vhd(70): (vcom-1136) Unknown identifier "reg32_q_unsigned_array".
# ** Error: reg32n.vhd(80): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(81): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(82): Target type std.STANDARD.INTEGER in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(89): Illegal target for signal assignment.
# ** Error: reg32n.vhd(89): (vcom-1136) Unknown identifier "reg32n_enable_logic_vector".
# ** Error: reg32n.vhd(91): VHDL Compiler exiting
# End time: 14:20:35 on May 27,2019, Elapsed time: 0:00:00
# Errors: 13, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb_de0_lite.do line 8
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom reg32n.vhd"
do tb_de0_lite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:21:07 on May 27,2019
# vcom -reportprogress 300 sram3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram3232
# -- Compiling architecture rtl of sram3232
# End time: 14:21:07 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:21:07 on May 27,2019
# vcom -reportprogress 300 sram32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram32n
# -- Compiling architecture rtl of sram32n
# End time: 14:21:07 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:21:07 on May 27,2019
# vcom -reportprogress 300 reg32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32
# -- Compiling architecture rtl of reg32
# End time: 14:21:07 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:21:07 on May 27,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# ** Error: reg32n.vhd(62): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(66): (vcom-1136) Unknown identifier "reg32_data_logic_vector_array".
# ** Error: reg32n.vhd(67): (vcom-1136) Unknown identifier "reg32_data_unsigned_array".
# ** Error: reg32n.vhd(69): (vcom-1136) Unknown identifier "reg32_q_logic_vector_array".
# ** Error: reg32n.vhd(70): (vcom-1136) Unknown identifier "reg32_q_unsigned_array".
# ** Error: reg32n.vhd(80): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(81): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(82): Target type std.STANDARD.INTEGER in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(89): (vcom-1136) Unknown identifier "ENABLE".
# ** Error: reg32n.vhd(91): VHDL Compiler exiting
# End time: 14:21:07 on May 27,2019, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb_de0_lite.do line 8
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom reg32n.vhd"
do tb_de0_lite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:21:44 on May 27,2019
# vcom -reportprogress 300 sram3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram3232
# -- Compiling architecture rtl of sram3232
# End time: 14:21:44 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:21:44 on May 27,2019
# vcom -reportprogress 300 sram32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram32n
# -- Compiling architecture rtl of sram32n
# End time: 14:21:44 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:21:44 on May 27,2019
# vcom -reportprogress 300 reg32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32
# -- Compiling architecture rtl of reg32
# End time: 14:21:44 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:21:44 on May 27,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# ** Error: reg32n.vhd(62): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(66): (vcom-1136) Unknown identifier "reg32_data_logic_vector_array".
# ** Error: reg32n.vhd(67): (vcom-1136) Unknown identifier "reg32_data_unsigned_array".
# ** Error: reg32n.vhd(69): (vcom-1136) Unknown identifier "reg32_q_logic_vector_array".
# ** Error: reg32n.vhd(70): (vcom-1136) Unknown identifier "reg32_q_unsigned_array".
# ** Error: reg32n.vhd(80): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(81): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(82): Target type std.STANDARD.INTEGER in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(89): (vcom-1136) Unknown identifier "ENABLE".
# ** Error: reg32n.vhd(91): VHDL Compiler exiting
# End time: 14:21:44 on May 27,2019, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb_de0_lite.do line 8
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom reg32n.vhd"
do tb_de0_lite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:23:01 on May 27,2019
# vcom -reportprogress 300 sram3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram3232
# -- Compiling architecture rtl of sram3232
# End time: 14:23:01 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:23:01 on May 27,2019
# vcom -reportprogress 300 sram32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram32n
# -- Compiling architecture rtl of sram32n
# End time: 14:23:01 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:23:01 on May 27,2019
# vcom -reportprogress 300 reg32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32
# -- Compiling architecture rtl of reg32
# End time: 14:23:01 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:23:01 on May 27,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# ** Error: reg32n.vhd(62): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(80): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(81): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(82): Target type std.STANDARD.INTEGER in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(89): (vcom-1136) Unknown identifier "ENABLE".
# ** Error: reg32n.vhd(91): VHDL Compiler exiting
# End time: 14:23:01 on May 27,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb_de0_lite.do line 8
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom reg32n.vhd"
do tb_de0_lite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:24:34 on May 27,2019
# vcom -reportprogress 300 sram3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram3232
# -- Compiling architecture rtl of sram3232
# End time: 14:24:34 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:24:34 on May 27,2019
# vcom -reportprogress 300 sram32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram32n
# -- Compiling architecture rtl of sram32n
# End time: 14:24:34 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:24:34 on May 27,2019
# vcom -reportprogress 300 reg32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32
# -- Compiling architecture rtl of reg32
# End time: 14:24:34 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:24:34 on May 27,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# ** Error: reg32n.vhd(62): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(80): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(81): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(82): Target type std.STANDARD.INTEGER in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(89): (vcom-1136) Unknown identifier "ENABLE".
# ** Error: reg32n.vhd(91): VHDL Compiler exiting
# End time: 14:24:34 on May 27,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb_de0_lite.do line 8
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom reg32n.vhd"
do tb_de0_lite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:25:38 on May 27,2019
# vcom -reportprogress 300 sram3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram3232
# -- Compiling architecture rtl of sram3232
# End time: 14:25:38 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:25:38 on May 27,2019
# vcom -reportprogress 300 sram32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram32n
# -- Compiling architecture rtl of sram32n
# End time: 14:25:38 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:25:38 on May 27,2019
# vcom -reportprogress 300 reg32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32
# -- Compiling architecture rtl of reg32
# End time: 14:25:38 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:25:38 on May 27,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# ** Error: reg32n.vhd(62): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(80): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(81): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(82): Target type std.STANDARD.INTEGER in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(89): (vcom-1136) Unknown identifier "ENABLE".
# ** Error: reg32n.vhd(91): VHDL Compiler exiting
# End time: 14:25:38 on May 27,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb_de0_lite.do line 8
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom reg32n.vhd"
do tb_de0_lite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:28:56 on May 27,2019
# vcom -reportprogress 300 sram3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram3232
# -- Compiling architecture rtl of sram3232
# End time: 14:28:56 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:28:56 on May 27,2019
# vcom -reportprogress 300 sram32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram32n
# -- Compiling architecture rtl of sram32n
# End time: 14:28:56 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:28:56 on May 27,2019
# vcom -reportprogress 300 reg32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32
# -- Compiling architecture rtl of reg32
# End time: 14:28:56 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:28:56 on May 27,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# ** Error: reg32n.vhd(80): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(81): Cannot resolve indexed name (type std.STANDARD.INTEGER) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(82): Target type std.STANDARD.INTEGER in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: reg32n.vhd(89): (vcom-1136) Unknown identifier "ENABLE".
# ** Error: reg32n.vhd(91): VHDL Compiler exiting
# End time: 14:28:56 on May 27,2019, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb_de0_lite.do line 8
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom reg32n.vhd"
do tb_de0_lite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:30:00 on May 27,2019
# vcom -reportprogress 300 sram3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram3232
# -- Compiling architecture rtl of sram3232
# End time: 14:30:00 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:30:00 on May 27,2019
# vcom -reportprogress 300 sram32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram32n
# -- Compiling architecture rtl of sram32n
# End time: 14:30:00 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:30:00 on May 27,2019
# vcom -reportprogress 300 reg32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32
# -- Compiling architecture rtl of reg32
# End time: 14:30:00 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:30:00 on May 27,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# ** Error: reg32n.vhd(89): (vcom-1136) Unknown identifier "ENABLE".
# ** Error: reg32n.vhd(91): VHDL Compiler exiting
# End time: 14:30:00 on May 27,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb_de0_lite.do line 8
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom reg32n.vhd"
do tb_de0_lite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:30:25 on May 27,2019
# vcom -reportprogress 300 sram3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram3232
# -- Compiling architecture rtl of sram3232
# End time: 14:30:25 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:30:25 on May 27,2019
# vcom -reportprogress 300 sram32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram32n
# -- Compiling architecture rtl of sram32n
# End time: 14:30:25 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:30:25 on May 27,2019
# vcom -reportprogress 300 reg32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32
# -- Compiling architecture rtl of reg32
# End time: 14:30:25 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:30:25 on May 27,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 14:30:25 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:30:25 on May 27,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 14:30:25 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:30:25 on May 27,2019
# vcom -reportprogress 300 romSevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity romSevenSeg
# -- Compiling architecture rtl of romSevenSeg
# End time: 14:30:25 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:30:25 on May 27,2019
# vcom -reportprogress 300 de0_lite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity de0_lite
# -- Compiling architecture rtl of de0_lite
# ** Error: de0_lite.vhd(371): (vcom-1136) Unknown identifier "reg32n_b_read_address_integer".
# ** Error: de0_lite.vhd(377): near "reg32n_data_integer": expecting ';'
# ** Error: de0_lite.vhd(562): Physical unit hidden by declaration of 'reg32n_a_read_address_integer' at line 97.
# ** Error: de0_lite.vhd(563): (vcom-1136) Unknown identifier "reg32n_b_read_address_integer".
# ** Error: de0_lite.vhd(562): Type error resolving infix expression "<=" as type std.STANDARD.INTEGER.
# ** Error: de0_lite.vhd(563): near "<=": expecting ';'
# ** Error: de0_lite.vhd(621): near "mixerN2_input_1_logi": expecting ';'
# ** Error: de0_lite.vhd(368): (vcom-1272) Length of formal "DATA" is 32; length of actual is 8.
# ** Error: de0_lite.vhd(560): (vcom-1167) Index value 9 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 7 downto 0.
# ** Error: de0_lite.vhd(634): VHDL Compiler exiting
# End time: 14:30:25 on May 27,2019, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb_de0_lite.do line 11
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom de0_lite.vhd"
do tb_de0_lite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:31:44 on May 27,2019
# vcom -reportprogress 300 sram3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram3232
# -- Compiling architecture rtl of sram3232
# End time: 14:31:44 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:31:44 on May 27,2019
# vcom -reportprogress 300 sram32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram32n
# -- Compiling architecture rtl of sram32n
# End time: 14:31:44 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:31:44 on May 27,2019
# vcom -reportprogress 300 reg32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32
# -- Compiling architecture rtl of reg32
# End time: 14:31:44 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:31:44 on May 27,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 14:31:44 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:31:44 on May 27,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 14:31:44 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:31:44 on May 27,2019
# vcom -reportprogress 300 romSevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity romSevenSeg
# -- Compiling architecture rtl of romSevenSeg
# End time: 14:31:44 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:31:44 on May 27,2019
# vcom -reportprogress 300 de0_lite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity de0_lite
# -- Compiling architecture rtl of de0_lite
# ** Error: de0_lite.vhd(377): near "reg32n_data_integer": expecting ';'
# ** Error: de0_lite.vhd(562): Physical unit hidden by declaration of 'reg32n_a_read_address_integer' at line 97.
# ** Error: de0_lite.vhd(563): Physical unit hidden by declaration of 'reg32n_b_read_address_integer' at line 101.
# ** Error: de0_lite.vhd(562): Type error resolving infix expression "<=" as type std.STANDARD.INTEGER.
# ** Error: de0_lite.vhd(563): near "<=": expecting ';'
# ** Error: de0_lite.vhd(621): near "mixerN2_input_1_logi": expecting ';'
# ** Error: de0_lite.vhd(368): (vcom-1272) Length of formal "DATA" is 32; length of actual is 8.
# ** Error: de0_lite.vhd(560): (vcom-1167) Index value 9 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 7 downto 0.
# ** Error: de0_lite.vhd(634): VHDL Compiler exiting
# End time: 14:31:44 on May 27,2019, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb_de0_lite.do line 11
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom de0_lite.vhd"
do tb_de0_lite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:32:53 on May 27,2019
# vcom -reportprogress 300 sram3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram3232
# -- Compiling architecture rtl of sram3232
# End time: 14:32:53 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:32:53 on May 27,2019
# vcom -reportprogress 300 sram32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram32n
# -- Compiling architecture rtl of sram32n
# End time: 14:32:53 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:32:53 on May 27,2019
# vcom -reportprogress 300 reg32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32
# -- Compiling architecture rtl of reg32
# End time: 14:32:53 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:32:53 on May 27,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 14:32:53 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:32:53 on May 27,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 14:32:53 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:32:53 on May 27,2019
# vcom -reportprogress 300 romSevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity romSevenSeg
# -- Compiling architecture rtl of romSevenSeg
# End time: 14:32:53 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:32:53 on May 27,2019
# vcom -reportprogress 300 de0_lite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity de0_lite
# -- Compiling architecture rtl of de0_lite
# ** Error: de0_lite.vhd(562): Physical unit hidden by declaration of 'reg32n_a_read_address_integer' at line 97.
# ** Error: de0_lite.vhd(563): Physical unit hidden by declaration of 'reg32n_b_read_address_integer' at line 101.
# ** Error: de0_lite.vhd(562): Type error resolving infix expression "<=" as type std.STANDARD.INTEGER.
# ** Error: de0_lite.vhd(563): near "<=": expecting ';'
# ** Error: de0_lite.vhd(621): near "mixerN2_input_1_logi": expecting ';'
# ** Error: de0_lite.vhd(368): (vcom-1272) Length of formal "DATA" is 32; length of actual is 8.
# ** Error: de0_lite.vhd(379): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: de0_lite.vhd(382): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: de0_lite.vhd(385): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: de0_lite.vhd(560): (vcom-1167) Index value 9 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 7 downto 0.
# ** Error: de0_lite.vhd(634): VHDL Compiler exiting
# End time: 14:32:53 on May 27,2019, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb_de0_lite.do line 11
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom de0_lite.vhd"
do tb_de0_lite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:33:32 on May 27,2019
# vcom -reportprogress 300 sram3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram3232
# -- Compiling architecture rtl of sram3232
# End time: 14:33:32 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:33:32 on May 27,2019
# vcom -reportprogress 300 sram32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram32n
# -- Compiling architecture rtl of sram32n
# End time: 14:33:32 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:33:32 on May 27,2019
# vcom -reportprogress 300 reg32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32
# -- Compiling architecture rtl of reg32
# End time: 14:33:32 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:33:32 on May 27,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 14:33:32 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:33:32 on May 27,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 14:33:32 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:33:32 on May 27,2019
# vcom -reportprogress 300 romSevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity romSevenSeg
# -- Compiling architecture rtl of romSevenSeg
# End time: 14:33:32 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:33:32 on May 27,2019
# vcom -reportprogress 300 de0_lite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity de0_lite
# -- Compiling architecture rtl of de0_lite
# ** Error: de0_lite.vhd(621): near "mixerN2_input_1_logi": expecting ';'
# ** Error: de0_lite.vhd(368): (vcom-1272) Length of formal "DATA" is 32; length of actual is 8.
# ** Error: de0_lite.vhd(379): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: de0_lite.vhd(382): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: de0_lite.vhd(385): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: de0_lite.vhd(560): (vcom-1167) Index value 9 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 7 downto 0.
# ** Error: de0_lite.vhd(634): VHDL Compiler exiting
# End time: 14:33:32 on May 27,2019, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb_de0_lite.do line 11
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom de0_lite.vhd"
do tb_de0_lite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:33:55 on May 27,2019
# vcom -reportprogress 300 sram3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram3232
# -- Compiling architecture rtl of sram3232
# End time: 14:33:55 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:33:55 on May 27,2019
# vcom -reportprogress 300 sram32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram32n
# -- Compiling architecture rtl of sram32n
# End time: 14:33:56 on May 27,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:33:56 on May 27,2019
# vcom -reportprogress 300 reg32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32
# -- Compiling architecture rtl of reg32
# End time: 14:33:56 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:33:56 on May 27,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 14:33:56 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:33:56 on May 27,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 14:33:56 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:33:56 on May 27,2019
# vcom -reportprogress 300 romSevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity romSevenSeg
# -- Compiling architecture rtl of romSevenSeg
# End time: 14:33:56 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:33:56 on May 27,2019
# vcom -reportprogress 300 de0_lite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity de0_lite
# -- Compiling architecture rtl of de0_lite
# ** Error: de0_lite.vhd(368): (vcom-1272) Length of formal "DATA" is 32; length of actual is 8.
# ** Error: de0_lite.vhd(379): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: de0_lite.vhd(382): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: de0_lite.vhd(385): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: de0_lite.vhd(560): (vcom-1167) Index value 9 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 7 downto 0.
# ** Error: de0_lite.vhd(620): (vcom-1272) Length of expected is 10; length of actual is 32.
# ** Error: de0_lite.vhd(621): (vcom-1272) Length of expected is 10; length of actual is 32.
# ** Error: de0_lite.vhd(634): VHDL Compiler exiting
# End time: 14:33:56 on May 27,2019, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb_de0_lite.do line 11
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom de0_lite.vhd"
do tb_de0_lite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:39:52 on May 27,2019
# vcom -reportprogress 300 sram3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram3232
# -- Compiling architecture rtl of sram3232
# End time: 14:39:52 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:39:52 on May 27,2019
# vcom -reportprogress 300 sram32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram32n
# -- Compiling architecture rtl of sram32n
# End time: 14:39:52 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:39:52 on May 27,2019
# vcom -reportprogress 300 reg32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32
# -- Compiling architecture rtl of reg32
# End time: 14:39:52 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:39:52 on May 27,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 14:39:52 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:39:52 on May 27,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 14:39:52 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:39:52 on May 27,2019
# vcom -reportprogress 300 romSevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity romSevenSeg
# -- Compiling architecture rtl of romSevenSeg
# End time: 14:39:52 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:39:53 on May 27,2019
# vcom -reportprogress 300 de0_lite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity de0_lite
# -- Compiling architecture rtl of de0_lite
# ** Error: de0_lite.vhd(73): near ":=": expecting ':'
# ** Error: de0_lite.vhd(74): near ":=": expecting ':'
# ** Error: de0_lite.vhd(80): (vcom-1136) Unknown identifier "reg32n_N_integer_constant".
# ** Error: de0_lite.vhd(80): Bad expression in right bound of range expression.
# ** Error: de0_lite.vhd(80): Type error in range expression.
# ** Error: de0_lite.vhd(81): (vcom-1136) Unknown identifier "reg32n_N_integer_constant".
# ** Error: de0_lite.vhd(81): Bad expression in right bound of range expression.
# ** Error: de0_lite.vhd(81): Type error in range expression.
# ** Error: de0_lite.vhd(82): (vcom-1136) Unknown identifier "reg32n_N_integer_constant".
# ** Error: de0_lite.vhd(82): Bad expression in right bound of range expression.
# ** Error: de0_lite.vhd(82): Type error in range expression.
# ** Error: de0_lite.vhd(95): (vcom-1136) Unknown identifier "reg32n_N_integer_constant".
# ** Error: de0_lite.vhd(95): Bad expression in right bound of range expression.
# ** Error: de0_lite.vhd(95): Type error in range expression.
# ** Error: de0_lite.vhd(96): (vcom-1136) Unknown identifier "reg32n_Nbit_integer_constant".
# ** Error: de0_lite.vhd(96): Bad expression in left bound of range expression.
# ** Error: de0_lite.vhd(96): Type error in range expression.
# ** Error: de0_lite.vhd(97): (vcom-1136) Unknown identifier "reg32n_Nbit_integer_constant".
# ** Error: de0_lite.vhd(97): Bad expression in left bound of range expression.
# ** Error: de0_lite.vhd(97): Type error in range expression.
# ** Error: de0_lite.vhd(99): (vcom-1136) Unknown identifier "reg32n_N_integer_constant".
# ** Error: de0_lite.vhd(99): Bad expression in right bound of range expression.
# ** Error: de0_lite.vhd(99): Type error in range expression.
# ** Error: de0_lite.vhd(100): (vcom-1136) Unknown identifier "reg32n_Nbit_integer_constant".
# ** Error: de0_lite.vhd(100): Bad expression in left bound of range expression.
# ** Error: de0_lite.vhd(100): Type error in range expression.
# ** Error: de0_lite.vhd(101): (vcom-1136) Unknown identifier "reg32n_Nbit_integer_constant".
# ** Error: de0_lite.vhd(101): Bad expression in left bound of range expression.
# ** Error: de0_lite.vhd(101): Type error in range expression.
# ** Error: de0_lite.vhd(103): (vcom-1136) Unknown identifier "reg32n_N_integer_constant".
# ** Error: de0_lite.vhd(103): Bad expression in right bound of range expression.
# ** Error: de0_lite.vhd(103): Type error in range expression.
# ** Error: de0_lite.vhd(104): (vcom-1136) Unknown identifier "reg32n_Nbit_integer_constant".
# ** Error: de0_lite.vhd(104): Bad expression in left bound of range expression.
# ** Error: de0_lite.vhd(104): Type error in range expression.
# ** Error: de0_lite.vhd(105): (vcom-1136) Unknown identifier "reg32n_Nbit_integer_constant".
# ** Error: de0_lite.vhd(105): Bad expression in left bound of range expression.
# ** Error: de0_lite.vhd(105): Type error in range expression.
# ** Error: de0_lite.vhd(622): (vcom-1272) Length of expected is 10; length of actual is 32.
# ** Error: de0_lite.vhd(623): (vcom-1272) Length of expected is 10; length of actual is 32.
# ** Error: de0_lite.vhd(636): VHDL Compiler exiting
# End time: 14:39:53 on May 27,2019, Elapsed time: 0:00:00
# Errors: 41, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb_de0_lite.do line 11
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom de0_lite.vhd"
do tb_de0_lite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:40:42 on May 27,2019
# vcom -reportprogress 300 sram3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram3232
# -- Compiling architecture rtl of sram3232
# End time: 14:40:42 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:40:42 on May 27,2019
# vcom -reportprogress 300 sram32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram32n
# -- Compiling architecture rtl of sram32n
# End time: 14:40:42 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:40:42 on May 27,2019
# vcom -reportprogress 300 reg32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32
# -- Compiling architecture rtl of reg32
# End time: 14:40:42 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:40:42 on May 27,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 14:40:42 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:40:42 on May 27,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 14:40:42 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:40:42 on May 27,2019
# vcom -reportprogress 300 romSevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity romSevenSeg
# -- Compiling architecture rtl of romSevenSeg
# End time: 14:40:42 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:40:42 on May 27,2019
# vcom -reportprogress 300 de0_lite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity de0_lite
# -- Compiling architecture rtl of de0_lite
# ** Error: de0_lite.vhd(381): (vcom-1272) Length of expected is 5; length of actual is 32.
# ** Error: de0_lite.vhd(384): (vcom-1272) Length of expected is 5; length of actual is 32.
# ** Error: de0_lite.vhd(387): (vcom-1272) Length of expected is 5; length of actual is 32.
# ** Error: de0_lite.vhd(622): (vcom-1272) Length of expected is 10; length of actual is 32.
# ** Error: de0_lite.vhd(623): (vcom-1272) Length of expected is 10; length of actual is 32.
# ** Error: de0_lite.vhd(636): VHDL Compiler exiting
# End time: 14:40:42 on May 27,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb_de0_lite.do line 11
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom de0_lite.vhd"
do tb_de0_lite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:41:48 on May 27,2019
# vcom -reportprogress 300 sram3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram3232
# -- Compiling architecture rtl of sram3232
# End time: 14:41:48 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:41:48 on May 27,2019
# vcom -reportprogress 300 sram32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram32n
# -- Compiling architecture rtl of sram32n
# End time: 14:41:48 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:41:48 on May 27,2019
# vcom -reportprogress 300 reg32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32
# -- Compiling architecture rtl of reg32
# End time: 14:41:48 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:41:48 on May 27,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 14:41:48 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:41:48 on May 27,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 14:41:48 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:41:48 on May 27,2019
# vcom -reportprogress 300 romSevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity romSevenSeg
# -- Compiling architecture rtl of romSevenSeg
# End time: 14:41:48 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:41:48 on May 27,2019
# vcom -reportprogress 300 de0_lite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity de0_lite
# -- Compiling architecture rtl of de0_lite
# ** Error: de0_lite.vhd(622): (vcom-1272) Length of expected is 10; length of actual is 32.
# ** Error: de0_lite.vhd(623): (vcom-1272) Length of expected is 10; length of actual is 32.
# ** Error: de0_lite.vhd(636): VHDL Compiler exiting
# End time: 14:41:48 on May 27,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb_de0_lite.do line 11
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom de0_lite.vhd"
do tb_de0_lite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:44:20 on May 27,2019
# vcom -reportprogress 300 sram3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram3232
# -- Compiling architecture rtl of sram3232
# End time: 14:44:20 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:44:20 on May 27,2019
# vcom -reportprogress 300 sram32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram32n
# -- Compiling architecture rtl of sram32n
# End time: 14:44:20 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:44:20 on May 27,2019
# vcom -reportprogress 300 reg32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32
# -- Compiling architecture rtl of reg32
# End time: 14:44:20 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:44:20 on May 27,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 14:44:20 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:44:20 on May 27,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 14:44:20 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:44:20 on May 27,2019
# vcom -reportprogress 300 romSevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity romSevenSeg
# -- Compiling architecture rtl of romSevenSeg
# End time: 14:44:20 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:44:20 on May 27,2019
# vcom -reportprogress 300 de0_lite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity de0_lite
# -- Compiling architecture rtl of de0_lite
# End time: 14:44:21 on May 27,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:44:21 on May 27,2019
# vcom -reportprogress 300 tb_de0_lite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_de0_lite
# -- Compiling architecture waveform of tb_de0_lite
# End time: 14:44:21 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:44:21 on May 27,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_de0_lite(waveform)
# Loading work.de0_lite(rtl)
# Loading work.reg32n(rtl)
# Loading work.reg32(rtl)
# Loading work.rom3232(rtl)
# ** Warning: (vsim-3473) Component instance "sync_rom_vhd : sync_rom" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd File: de0_lite.vhd
# Loading work.sram3232(rtl)
# Loading work.sram32n(rtl)
# Loading work.romsevenseg(rtl)
# ** Warning: (vsim-3473) Component instance "mixerN2_vhd : mixerN2" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd File: de0_lite.vhd
# ** Warning: (vsim-3473) Component instance "mixerN3_vhd : mixerN3" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd File: de0_lite.vhd
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_ADDR(12 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_BA(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_CAS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_CKE has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_CLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_CS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /tb_de0_lite/de0_lite_vhd/DRAM_DQ(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_LDQM has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_RAS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_UDQM has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/RAM_WE_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/VGA_B(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/VGA_G(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/VGA_HS has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/VGA_R(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/VGA_VS has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/GSENSOR_CS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/GSENSOR_SCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /tb_de0_lite/de0_lite_vhd/GSENSOR_SDI has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /tb_de0_lite/de0_lite_vhd/GSENSOR_SDO has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /tb_de0_lite/de0_lite_vhd/ARDUINO_IO(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /tb_de0_lite/de0_lite_vhd/ARDUINO_RESET_N has no driver.
# This port will contribute value (U) to the signal network.
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 4  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of NATURAL.
#    Time: 0 ns  Iteration: 5  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -128 is not in bounds of NATURAL.
#    Time: 0 ns  Iteration: 6  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(5)
# ** Fatal: (vsim-3421) Value -127 is out of range 0 to 255.
#    Time: 0 ns  Iteration: 6  Process: /tb_de0_lite/de0_lite_vhd/hex_display_array(5)/line__487 File: de0_lite.vhd
# Fatal error in Generate hex_display_array at de0_lite.vhd line 487
# 
# HDL call sequence:
# Stopped at de0_lite.vhd 487 Generate hex_display_array
# 
# 0 ns
# 1 us
# printing wave to file wave.ps
do tb_de0_lite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:46:44 on May 27,2019
# vcom -reportprogress 300 sram3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram3232
# -- Compiling architecture rtl of sram3232
# End time: 14:46:44 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:46:44 on May 27,2019
# vcom -reportprogress 300 sram32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram32n
# -- Compiling architecture rtl of sram32n
# End time: 14:46:44 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:46:44 on May 27,2019
# vcom -reportprogress 300 reg32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32
# -- Compiling architecture rtl of reg32
# End time: 14:46:44 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:46:44 on May 27,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 14:46:44 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:46:44 on May 27,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 14:46:44 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:46:44 on May 27,2019
# vcom -reportprogress 300 romSevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity romSevenSeg
# -- Compiling architecture rtl of romSevenSeg
# End time: 14:46:44 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:46:44 on May 27,2019
# vcom -reportprogress 300 de0_lite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity de0_lite
# -- Compiling architecture rtl of de0_lite
# End time: 14:46:45 on May 27,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:46:45 on May 27,2019
# vcom -reportprogress 300 tb_de0_lite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_de0_lite
# -- Compiling architecture waveform of tb_de0_lite
# End time: 14:46:45 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:46:45 on May 27,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_de0_lite(waveform)
# Loading work.de0_lite(rtl)
# Loading work.reg32n(rtl)
# Loading work.reg32(rtl)
# Loading work.rom3232(rtl)
# ** Warning: (vsim-3473) Component instance "sync_rom_vhd : sync_rom" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd File: de0_lite.vhd
# Loading work.sram3232(rtl)
# Loading work.sram32n(rtl)
# Loading work.romsevenseg(rtl)
# ** Warning: (vsim-3473) Component instance "mixerN2_vhd : mixerN2" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd File: de0_lite.vhd
# ** Warning: (vsim-3473) Component instance "mixerN3_vhd : mixerN3" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd File: de0_lite.vhd
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_ADDR(12 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_BA(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_CAS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_CKE has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_CLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_CS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /tb_de0_lite/de0_lite_vhd/DRAM_DQ(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_LDQM has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_RAS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_UDQM has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/RAM_WE_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/VGA_B(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/VGA_G(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/VGA_HS has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/VGA_R(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/VGA_VS has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/GSENSOR_CS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/GSENSOR_SCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /tb_de0_lite/de0_lite_vhd/GSENSOR_SDI has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /tb_de0_lite/de0_lite_vhd/GSENSOR_SDO has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /tb_de0_lite/de0_lite_vhd/ARDUINO_IO(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /tb_de0_lite/de0_lite_vhd/ARDUINO_RESET_N has no driver.
# This port will contribute value (U) to the signal network.
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 4  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of NATURAL.
#    Time: 0 ns  Iteration: 5  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -128 is not in bounds of NATURAL.
#    Time: 0 ns  Iteration: 6  Region: /tb_de0_lite/de0_lite_vhd/hex_display_array(5)
# ** Fatal: (vsim-3421) Value -127 is out of range 0 to 255.
#    Time: 0 ns  Iteration: 6  Process: /tb_de0_lite/de0_lite_vhd/hex_display_array(5)/line__487 File: de0_lite.vhd
# Fatal error in Generate hex_display_array at de0_lite.vhd line 487
# 
# HDL call sequence:
# Stopped at de0_lite.vhd 487 Generate hex_display_array
# 
# 0 ns
# 1 us
# printing wave to file wave.ps
do tb_de0_lite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:47:39 on May 27,2019
# vcom -reportprogress 300 sram3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram3232
# -- Compiling architecture rtl of sram3232
# End time: 14:47:39 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:47:39 on May 27,2019
# vcom -reportprogress 300 sram32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sram32n
# -- Compiling architecture rtl of sram32n
# End time: 14:47:39 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:47:39 on May 27,2019
# vcom -reportprogress 300 reg32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32
# -- Compiling architecture rtl of reg32
# End time: 14:47:39 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:47:39 on May 27,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 14:47:39 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:47:39 on May 27,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 14:47:39 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:47:39 on May 27,2019
# vcom -reportprogress 300 romSevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity romSevenSeg
# -- Compiling architecture rtl of romSevenSeg
# End time: 14:47:39 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:47:39 on May 27,2019
# vcom -reportprogress 300 de0_lite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity de0_lite
# -- Compiling architecture rtl of de0_lite
# End time: 14:47:39 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:47:39 on May 27,2019
# vcom -reportprogress 300 tb_de0_lite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_de0_lite
# -- Compiling architecture waveform of tb_de0_lite
# End time: 14:47:39 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:47:39 on May 27,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_de0_lite(waveform)
# Loading work.de0_lite(rtl)
# Loading work.reg32n(rtl)
# Loading work.reg32(rtl)
# Loading work.rom3232(rtl)
# ** Warning: (vsim-3473) Component instance "sync_rom_vhd : sync_rom" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd File: de0_lite.vhd
# Loading work.sram3232(rtl)
# Loading work.sram32n(rtl)
# Loading work.romsevenseg(rtl)
# ** Warning: (vsim-3473) Component instance "mixerN2_vhd : mixerN2" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd File: de0_lite.vhd
# ** Warning: (vsim-3473) Component instance "mixerN3_vhd : mixerN3" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd File: de0_lite.vhd
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_ADDR(12 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_BA(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_CAS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_CKE has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_CLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_CS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /tb_de0_lite/de0_lite_vhd/DRAM_DQ(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_LDQM has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_RAS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/DRAM_UDQM has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/RAM_WE_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/VGA_B(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/VGA_G(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/VGA_HS has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/VGA_R(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/VGA_VS has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/GSENSOR_CS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_de0_lite/de0_lite_vhd/GSENSOR_SCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /tb_de0_lite/de0_lite_vhd/GSENSOR_SDI has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /tb_de0_lite/de0_lite_vhd/GSENSOR_SDO has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /tb_de0_lite/de0_lite_vhd/ARDUINO_IO(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /tb_de0_lite/de0_lite_vhd/ARDUINO_RESET_N has no driver.
# This port will contribute value (U) to the signal network.
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /tb_de0_lite/de0_lite_vhd/reg32n_vhd/reg32n_bank(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 4  Instance: /tb_de0_lite/de0_lite_vhd
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of NATURAL.
#    Time: 0 ns  Iteration: 5  Instance: /tb_de0_lite/de0_lite_vhd
# 0 ns
# 1050 ns
# printing wave to file wave.ps
# End time: 14:47:51 on May 27,2019, Elapsed time: 0:00:12
# Errors: 0, Warnings: 133
