D:\Microsemi\Libero_SoC_v11.7\Synplify\bin64\c_hdl.exe  -osyn  D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\synwork\TDR_comp.srs  -top  TDR  -hdllog  D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\synlog\TDR_compiler.srr  -encrypt  -mp  1  -vhdl  -prodtype  synplify_pro  -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -encrypt  -pro  -dmgen  D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\BiasController.vhd -lib work D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\DACController.vhd  -verilog  -prodtype  synplify_pro  -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram   -I D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\  -I D:\Microsemi\Libero_SoC_v11.7\Synplify\lib   -v2001  -devicelib  D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.v  -encrypt  -pro  -dmgen  D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\Adder.v -lib work D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\ControlDecoder.v -lib work D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp_pcie_hotreset.v -lib work D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v -lib work D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\work\Core_sb\CCC_0\Core_sb_CCC_0_FCCC.v -lib work D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v -lib work D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\work\Core_sb\FABOSC_0\Core_sb_FABOSC_0_OSC.v -lib work D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\work\Core_sb_MSS\Core_sb_MSS_syn.v -lib work D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\work\Core_sb_MSS\Core_sb_MSS.v -lib COREAHBLITE_LIB D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v -lib COREAHBLITE_LIB D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v -lib COREAHBLITE_LIB D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v -lib COREAHBLITE_LIB D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v -lib COREAHBLITE_LIB D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v -lib COREAHBLITE_LIB D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v -lib COREAHBLITE_LIB D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v -lib work D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\work\Core_sb\Core_sb.v -lib work D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\FIFO.v -lib work D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\JTAG.v -lib work D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\ParallelPortHPTDC.v -lib work D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\SerialTransmitter.v -lib work D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\USB.v -lib work D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\work\TDR\TDR.v 
rc:0 success:1
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\synwork\TDR_comp.srs|o|1457094294|410488
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\synlog\TDR_compiler.srr|o|1457094294|262940
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\BiasController.vhd|i|1446390123|4616
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\DACController.vhd|i|1446382914|4624
D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.v|i|1449218130|16359
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\Adder.v|i|1447683121|9358
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\ControlDecoder.v|i|1456325354|15508
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp_pcie_hotreset.v|i|1456743051|8822
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v|i|1456743051|65613
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\work\Core_sb\CCC_0\Core_sb_CCC_0_FCCC.v|i|1456920353|2063
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v|i|1456743053|924
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\work\Core_sb\FABOSC_0\Core_sb_FABOSC_0_OSC.v|i|1456920376|825
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\work\Core_sb_MSS\Core_sb_MSS_syn.v|i|1456920348|71371
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\work\Core_sb_MSS\Core_sb_MSS.v|i|1456920349|56029
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v|i|1456920375|6576
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v|i|1456920375|2069
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v|i|1456920375|16943
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v|i|1456920375|14709
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v|i|1456920375|8561
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v|i|1456920375|208865
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v|i|1456920375|21472
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\work\Core_sb\Core_sb.v|i|1456920377|62086
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\FIFO.v|i|1446399481|4610
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\JTAG.v|i|1446400600|15301
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\ParallelPortHPTDC.v|i|1457091506|2161
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\SerialTransmitter.v|i|1446400504|2774
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\USB.v|i|1446632818|8240
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\work\TDR\TDR.v|i|1457094242|63900
D:\Microsemi\Libero_SoC_v11.7\Synplify\bin\c_hdl.exe|i|1449218122|1295872
D:\Microsemi\Libero_SoC_v11.7\Synplify\bin64\c_hdl.exe|i|1449218124|1897472
