#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18dcee0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18dd070 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x18ea540 .functor NOT 1, L_0x19164f0, C4<0>, C4<0>, C4<0>;
L_0x1916250 .functor XOR 1, L_0x19160f0, L_0x19161b0, C4<0>, C4<0>;
L_0x19163e0 .functor XOR 1, L_0x1916250, L_0x1916310, C4<0>, C4<0>;
v0x1911770_0 .net *"_ivl_10", 0 0, L_0x1916310;  1 drivers
v0x1911870_0 .net *"_ivl_12", 0 0, L_0x19163e0;  1 drivers
v0x1911950_0 .net *"_ivl_2", 0 0, L_0x1913720;  1 drivers
v0x1911a10_0 .net *"_ivl_4", 0 0, L_0x19160f0;  1 drivers
v0x1911af0_0 .net *"_ivl_6", 0 0, L_0x19161b0;  1 drivers
v0x1911c20_0 .net *"_ivl_8", 0 0, L_0x1916250;  1 drivers
v0x1911d00_0 .net "a", 0 0, v0x190de50_0;  1 drivers
v0x1911da0_0 .net "b", 0 0, v0x190def0_0;  1 drivers
v0x1911e40_0 .net "c", 0 0, v0x190df90_0;  1 drivers
v0x1911ee0_0 .var "clk", 0 0;
v0x1911f80_0 .net "d", 0 0, v0x190e0d0_0;  1 drivers
v0x1912020_0 .net "q_dut", 0 0, L_0x1915e10;  1 drivers
v0x19120c0_0 .net "q_ref", 0 0, L_0x1912760;  1 drivers
v0x1912160_0 .var/2u "stats1", 159 0;
v0x1912200_0 .var/2u "strobe", 0 0;
v0x19122a0_0 .net "tb_match", 0 0, L_0x19164f0;  1 drivers
v0x1912360_0 .net "tb_mismatch", 0 0, L_0x18ea540;  1 drivers
v0x1912420_0 .net "wavedrom_enable", 0 0, v0x190e1c0_0;  1 drivers
v0x19124c0_0 .net "wavedrom_title", 511 0, v0x190e260_0;  1 drivers
L_0x1913720 .concat [ 1 0 0 0], L_0x1912760;
L_0x19160f0 .concat [ 1 0 0 0], L_0x1912760;
L_0x19161b0 .concat [ 1 0 0 0], L_0x1915e10;
L_0x1916310 .concat [ 1 0 0 0], L_0x1912760;
L_0x19164f0 .cmp/eeq 1, L_0x1913720, L_0x19163e0;
S_0x18dd200 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x18dd070;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x18c8ea0 .functor NOT 1, v0x190de50_0, C4<0>, C4<0>, C4<0>;
L_0x18dd960 .functor XOR 1, L_0x18c8ea0, v0x190def0_0, C4<0>, C4<0>;
L_0x18ea5b0 .functor XOR 1, L_0x18dd960, v0x190df90_0, C4<0>, C4<0>;
L_0x1912760 .functor XOR 1, L_0x18ea5b0, v0x190e0d0_0, C4<0>, C4<0>;
v0x18ea7b0_0 .net *"_ivl_0", 0 0, L_0x18c8ea0;  1 drivers
v0x18ea850_0 .net *"_ivl_2", 0 0, L_0x18dd960;  1 drivers
v0x18c8ff0_0 .net *"_ivl_4", 0 0, L_0x18ea5b0;  1 drivers
v0x18c9090_0 .net "a", 0 0, v0x190de50_0;  alias, 1 drivers
v0x190d210_0 .net "b", 0 0, v0x190def0_0;  alias, 1 drivers
v0x190d320_0 .net "c", 0 0, v0x190df90_0;  alias, 1 drivers
v0x190d3e0_0 .net "d", 0 0, v0x190e0d0_0;  alias, 1 drivers
v0x190d4a0_0 .net "q", 0 0, L_0x1912760;  alias, 1 drivers
S_0x190d600 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x18dd070;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x190de50_0 .var "a", 0 0;
v0x190def0_0 .var "b", 0 0;
v0x190df90_0 .var "c", 0 0;
v0x190e030_0 .net "clk", 0 0, v0x1911ee0_0;  1 drivers
v0x190e0d0_0 .var "d", 0 0;
v0x190e1c0_0 .var "wavedrom_enable", 0 0;
v0x190e260_0 .var "wavedrom_title", 511 0;
E_0x18d7e40/0 .event negedge, v0x190e030_0;
E_0x18d7e40/1 .event posedge, v0x190e030_0;
E_0x18d7e40 .event/or E_0x18d7e40/0, E_0x18d7e40/1;
E_0x18d8090 .event posedge, v0x190e030_0;
E_0x18c19f0 .event negedge, v0x190e030_0;
S_0x190d950 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x190d600;
 .timescale -12 -12;
v0x190db50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x190dc50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x190d600;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x190e3c0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x18dd070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1912890 .functor NOT 1, v0x190de50_0, C4<0>, C4<0>, C4<0>;
L_0x1912900 .functor NOT 1, v0x190def0_0, C4<0>, C4<0>, C4<0>;
L_0x1912990 .functor AND 1, L_0x1912890, L_0x1912900, C4<1>, C4<1>;
L_0x1912a50 .functor NOT 1, v0x190df90_0, C4<0>, C4<0>, C4<0>;
L_0x1912af0 .functor AND 1, L_0x1912990, L_0x1912a50, C4<1>, C4<1>;
L_0x1912c00 .functor NOT 1, v0x190e0d0_0, C4<0>, C4<0>, C4<0>;
L_0x1912cb0 .functor AND 1, L_0x1912af0, L_0x1912c00, C4<1>, C4<1>;
L_0x1912dc0 .functor NOT 1, v0x190de50_0, C4<0>, C4<0>, C4<0>;
L_0x1912e80 .functor NOT 1, v0x190def0_0, C4<0>, C4<0>, C4<0>;
L_0x1912ef0 .functor AND 1, L_0x1912dc0, L_0x1912e80, C4<1>, C4<1>;
L_0x1913060 .functor NOT 1, v0x190df90_0, C4<0>, C4<0>, C4<0>;
L_0x19130d0 .functor AND 1, L_0x1912ef0, L_0x1913060, C4<1>, C4<1>;
L_0x1913200 .functor AND 1, L_0x19130d0, v0x190e0d0_0, C4<1>, C4<1>;
L_0x19132c0 .functor OR 1, L_0x1912cb0, L_0x1913200, C4<0>, C4<0>;
L_0x1913190 .functor NOT 1, v0x190de50_0, C4<0>, C4<0>, C4<0>;
L_0x1913450 .functor NOT 1, v0x190def0_0, C4<0>, C4<0>, C4<0>;
L_0x1913550 .functor AND 1, L_0x1913190, L_0x1913450, C4<1>, C4<1>;
L_0x1913660 .functor AND 1, L_0x1913550, v0x190df90_0, C4<1>, C4<1>;
L_0x19137c0 .functor NOT 1, v0x190e0d0_0, C4<0>, C4<0>, C4<0>;
L_0x1913830 .functor AND 1, L_0x1913660, L_0x19137c0, C4<1>, C4<1>;
L_0x19139f0 .functor OR 1, L_0x19132c0, L_0x1913830, C4<0>, C4<0>;
L_0x1913b00 .functor NOT 1, v0x190de50_0, C4<0>, C4<0>, C4<0>;
L_0x1913d40 .functor NOT 1, v0x190def0_0, C4<0>, C4<0>, C4<0>;
L_0x1913ec0 .functor AND 1, L_0x1913b00, L_0x1913d40, C4<1>, C4<1>;
L_0x19140a0 .functor AND 1, L_0x1913ec0, v0x190df90_0, C4<1>, C4<1>;
L_0x1914270 .functor AND 1, L_0x19140a0, v0x190e0d0_0, C4<1>, C4<1>;
L_0x1914520 .functor OR 1, L_0x19139f0, L_0x1914270, C4<0>, C4<0>;
L_0x1914630 .functor NOT 1, v0x190de50_0, C4<0>, C4<0>, C4<0>;
L_0x1914790 .functor AND 1, L_0x1914630, v0x190def0_0, C4<1>, C4<1>;
L_0x1914850 .functor NOT 1, v0x190df90_0, C4<0>, C4<0>, C4<0>;
L_0x19149c0 .functor AND 1, L_0x1914790, L_0x1914850, C4<1>, C4<1>;
L_0x1914ad0 .functor NOT 1, v0x190e0d0_0, C4<0>, C4<0>, C4<0>;
L_0x1914c50 .functor AND 1, L_0x19149c0, L_0x1914ad0, C4<1>, C4<1>;
L_0x1914d60 .functor OR 1, L_0x1914520, L_0x1914c50, C4<0>, C4<0>;
L_0x1914f90 .functor NOT 1, v0x190de50_0, C4<0>, C4<0>, C4<0>;
L_0x1915000 .functor AND 1, L_0x1914f90, v0x190def0_0, C4<1>, C4<1>;
L_0x19151f0 .functor NOT 1, v0x190df90_0, C4<0>, C4<0>, C4<0>;
L_0x1915260 .functor AND 1, L_0x1915000, L_0x19151f0, C4<1>, C4<1>;
L_0x19154b0 .functor AND 1, L_0x1915260, v0x190e0d0_0, C4<1>, C4<1>;
L_0x1915570 .functor OR 1, L_0x1914d60, L_0x19154b0, C4<0>, C4<0>;
L_0x19157d0 .functor NOT 1, v0x190def0_0, C4<0>, C4<0>, C4<0>;
L_0x1915840 .functor AND 1, v0x190de50_0, L_0x19157d0, C4<1>, C4<1>;
L_0x1915a60 .functor NOT 1, v0x190df90_0, C4<0>, C4<0>, C4<0>;
L_0x1915ad0 .functor AND 1, L_0x1915840, L_0x1915a60, C4<1>, C4<1>;
L_0x1915d50 .functor AND 1, L_0x1915ad0, v0x190e0d0_0, C4<1>, C4<1>;
L_0x1915e10 .functor OR 1, L_0x1915570, L_0x1915d50, C4<0>, C4<0>;
v0x190e6b0_0 .net *"_ivl_0", 0 0, L_0x1912890;  1 drivers
v0x190e790_0 .net *"_ivl_10", 0 0, L_0x1912c00;  1 drivers
v0x190e870_0 .net *"_ivl_12", 0 0, L_0x1912cb0;  1 drivers
v0x190e960_0 .net *"_ivl_14", 0 0, L_0x1912dc0;  1 drivers
v0x190ea40_0 .net *"_ivl_16", 0 0, L_0x1912e80;  1 drivers
v0x190eb70_0 .net *"_ivl_18", 0 0, L_0x1912ef0;  1 drivers
v0x190ec50_0 .net *"_ivl_2", 0 0, L_0x1912900;  1 drivers
v0x190ed30_0 .net *"_ivl_20", 0 0, L_0x1913060;  1 drivers
v0x190ee10_0 .net *"_ivl_22", 0 0, L_0x19130d0;  1 drivers
v0x190eef0_0 .net *"_ivl_24", 0 0, L_0x1913200;  1 drivers
v0x190efd0_0 .net *"_ivl_26", 0 0, L_0x19132c0;  1 drivers
v0x190f0b0_0 .net *"_ivl_28", 0 0, L_0x1913190;  1 drivers
v0x190f190_0 .net *"_ivl_30", 0 0, L_0x1913450;  1 drivers
v0x190f270_0 .net *"_ivl_32", 0 0, L_0x1913550;  1 drivers
v0x190f350_0 .net *"_ivl_34", 0 0, L_0x1913660;  1 drivers
v0x190f430_0 .net *"_ivl_36", 0 0, L_0x19137c0;  1 drivers
v0x190f510_0 .net *"_ivl_38", 0 0, L_0x1913830;  1 drivers
v0x190f5f0_0 .net *"_ivl_4", 0 0, L_0x1912990;  1 drivers
v0x190f6d0_0 .net *"_ivl_40", 0 0, L_0x19139f0;  1 drivers
v0x190f7b0_0 .net *"_ivl_42", 0 0, L_0x1913b00;  1 drivers
v0x190f890_0 .net *"_ivl_44", 0 0, L_0x1913d40;  1 drivers
v0x190f970_0 .net *"_ivl_46", 0 0, L_0x1913ec0;  1 drivers
v0x190fa50_0 .net *"_ivl_48", 0 0, L_0x19140a0;  1 drivers
v0x190fb30_0 .net *"_ivl_50", 0 0, L_0x1914270;  1 drivers
v0x190fc10_0 .net *"_ivl_52", 0 0, L_0x1914520;  1 drivers
v0x190fcf0_0 .net *"_ivl_54", 0 0, L_0x1914630;  1 drivers
v0x190fdd0_0 .net *"_ivl_56", 0 0, L_0x1914790;  1 drivers
v0x190feb0_0 .net *"_ivl_58", 0 0, L_0x1914850;  1 drivers
v0x190ff90_0 .net *"_ivl_6", 0 0, L_0x1912a50;  1 drivers
v0x1910070_0 .net *"_ivl_60", 0 0, L_0x19149c0;  1 drivers
v0x1910150_0 .net *"_ivl_62", 0 0, L_0x1914ad0;  1 drivers
v0x1910230_0 .net *"_ivl_64", 0 0, L_0x1914c50;  1 drivers
v0x1910310_0 .net *"_ivl_66", 0 0, L_0x1914d60;  1 drivers
v0x1910600_0 .net *"_ivl_68", 0 0, L_0x1914f90;  1 drivers
v0x19106e0_0 .net *"_ivl_70", 0 0, L_0x1915000;  1 drivers
v0x19107c0_0 .net *"_ivl_72", 0 0, L_0x19151f0;  1 drivers
v0x19108a0_0 .net *"_ivl_74", 0 0, L_0x1915260;  1 drivers
v0x1910980_0 .net *"_ivl_76", 0 0, L_0x19154b0;  1 drivers
v0x1910a60_0 .net *"_ivl_78", 0 0, L_0x1915570;  1 drivers
v0x1910b40_0 .net *"_ivl_8", 0 0, L_0x1912af0;  1 drivers
v0x1910c20_0 .net *"_ivl_80", 0 0, L_0x19157d0;  1 drivers
v0x1910d00_0 .net *"_ivl_82", 0 0, L_0x1915840;  1 drivers
v0x1910de0_0 .net *"_ivl_84", 0 0, L_0x1915a60;  1 drivers
v0x1910ec0_0 .net *"_ivl_86", 0 0, L_0x1915ad0;  1 drivers
v0x1910fa0_0 .net *"_ivl_88", 0 0, L_0x1915d50;  1 drivers
v0x1911080_0 .net "a", 0 0, v0x190de50_0;  alias, 1 drivers
v0x1911120_0 .net "b", 0 0, v0x190def0_0;  alias, 1 drivers
v0x1911210_0 .net "c", 0 0, v0x190df90_0;  alias, 1 drivers
v0x1911300_0 .net "d", 0 0, v0x190e0d0_0;  alias, 1 drivers
v0x19113f0_0 .net "q", 0 0, L_0x1915e10;  alias, 1 drivers
S_0x1911550 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x18dd070;
 .timescale -12 -12;
E_0x18d7be0 .event anyedge, v0x1912200_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1912200_0;
    %nor/r;
    %assign/vec4 v0x1912200_0, 0;
    %wait E_0x18d7be0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x190d600;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x190e0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x190df90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x190def0_0, 0;
    %assign/vec4 v0x190de50_0, 0;
    %wait E_0x18c19f0;
    %wait E_0x18d8090;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x190e0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x190df90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x190def0_0, 0;
    %assign/vec4 v0x190de50_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18d7e40;
    %load/vec4 v0x190de50_0;
    %load/vec4 v0x190def0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x190df90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x190e0d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x190e0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x190df90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x190def0_0, 0;
    %assign/vec4 v0x190de50_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x190dc50;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18d7e40;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x190e0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x190df90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x190def0_0, 0;
    %assign/vec4 v0x190de50_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x18dd070;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1911ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1912200_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x18dd070;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1911ee0_0;
    %inv;
    %store/vec4 v0x1911ee0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x18dd070;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x190e030_0, v0x1912360_0, v0x1911d00_0, v0x1911da0_0, v0x1911e40_0, v0x1911f80_0, v0x19120c0_0, v0x1912020_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x18dd070;
T_7 ;
    %load/vec4 v0x1912160_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1912160_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1912160_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1912160_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1912160_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1912160_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1912160_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x18dd070;
T_8 ;
    %wait E_0x18d7e40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1912160_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1912160_0, 4, 32;
    %load/vec4 v0x19122a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1912160_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1912160_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1912160_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1912160_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x19120c0_0;
    %load/vec4 v0x19120c0_0;
    %load/vec4 v0x1912020_0;
    %xor;
    %load/vec4 v0x19120c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1912160_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1912160_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1912160_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1912160_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/circuit2/iter0/response0/top_module.sv";
