<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/memories
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/memories/amber23_sram_byte_en.v.html" target="file-frame">third_party/tools/yosys/tests/memories/amber23_sram_byte_en.v</a>
defines: 
time_elapsed: 0.220s
ram usage: 10388 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/memories <a href="../../../../third_party/tools/yosys/tests/memories/amber23_sram_byte_en.v.html" target="file-frame">third_party/tools/yosys/tests/memories/amber23_sram_byte_en.v</a>
module generic_sram_byte_en (
	i_clk,
	i_write_data,
	i_write_enable,
	i_address,
	i_byte_enable,
	o_read_data
);
	parameter DATA_WIDTH = 32;
	parameter ADDRESS_WIDTH = 4;
	input i_clk;
	input [DATA_WIDTH - 1:0] i_write_data;
	input i_write_enable;
	input [ADDRESS_WIDTH - 1:0] i_address;
	input [(DATA_WIDTH / 8) - 1:0] i_byte_enable;
	output reg [DATA_WIDTH - 1:0] o_read_data;
	reg [DATA_WIDTH - 1:0] mem [0:(2 ** ADDRESS_WIDTH) - 1];
	integer i;
	always @(posedge i_clk) begin
		o_read_data &lt;= (i_write_enable ? {DATA_WIDTH {1&#39;d0}} : mem[i_address]);
		if (i_write_enable)
			for (i = 0; i &lt; (DATA_WIDTH / 8); i = i + 1)
				begin
					mem[i_address][i * 8] &lt;= (i_byte_enable[i] ? i_write_data[i * 8] : mem[i_address][i * 8]);
					mem[i_address][(i * 8) + 1] &lt;= (i_byte_enable[i] ? i_write_data[(i * 8) + 1] : mem[i_address][(i * 8) + 1]);
					mem[i_address][(i * 8) + 2] &lt;= (i_byte_enable[i] ? i_write_data[(i * 8) + 2] : mem[i_address][(i * 8) + 2]);
					mem[i_address][(i * 8) + 3] &lt;= (i_byte_enable[i] ? i_write_data[(i * 8) + 3] : mem[i_address][(i * 8) + 3]);
					mem[i_address][(i * 8) + 4] &lt;= (i_byte_enable[i] ? i_write_data[(i * 8) + 4] : mem[i_address][(i * 8) + 4]);
					mem[i_address][(i * 8) + 5] &lt;= (i_byte_enable[i] ? i_write_data[(i * 8) + 5] : mem[i_address][(i * 8) + 5]);
					mem[i_address][(i * 8) + 6] &lt;= (i_byte_enable[i] ? i_write_data[(i * 8) + 6] : mem[i_address][(i * 8) + 6]);
					mem[i_address][(i * 8) + 7] &lt;= (i_byte_enable[i] ? i_write_data[(i * 8) + 7] : mem[i_address][(i * 8) + 7]);
				end
	end
endmodule

</pre>
</body>