#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Nov 25 20:52:45 2021
# Process ID: 14676
# Current directory: D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17916 D:\LogicDesignExperiment\share_repo\Lab5-Advanced\Problem_1_2\Problem_1_2.xpr
# Log file: D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2/vivado.log
# Journal file: D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2/Problem_1_2.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2/Problem_1_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2/Problem_1_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab5_Team3_Sliding_Window_Sequence_Detector_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2/Problem_1_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab5_Team3_Sliding_Window_Sequence_Detector_t_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2/Problem_1_2.sim/sim_1/behav/xsim'
"xelab -wto 2a0b3733979a4a7eb594634aeb7691a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab5_Team3_Sliding_Window_Sequence_Detector_t_behav xil_defaultlib.Lab5_Team3_Sliding_Window_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2a0b3733979a4a7eb594634aeb7691a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab5_Team3_Sliding_Window_Sequence_Detector_t_behav xil_defaultlib.Lab5_Team3_Sliding_Window_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2/Problem_1_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab5_Team3_Sliding_Window_Sequence_Detector_t_behav -key {Behavioral:sim_1:Functional:Lab5_Team3_Sliding_Window_Sequence_Detector_t} -tclbatch {Lab5_Team3_Sliding_Window_Sequence_Detector_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab5_Team3_Sliding_Window_Sequence_Detector_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000
$finish called at time : 360 ns : File "D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2/Problem_1_2.srcs/sources_1/new/Lab5_Team3_Sliding_Window_Sequence_Detector_t.v" Line 150
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab5_Team3_Sliding_Window_Sequence_Detector_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top Lab5_Team3_Traffic_Light_Controller_t [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\LogicDesignExperiment\share_repo\Lab5-Advanced\Problem_1_2\THINGS\Lab5_Team3_Sliding_Window_Sequence_Detector.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\LogicDesignExperiment\share_repo\Lab5-Advanced\Problem_1_2\Problem_1_2.srcs\sources_1\new\Lab5_Team3_Sliding_Window_Sequence_Detector_t.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2/Problem_1_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab5_Team3_Traffic_Light_Controller_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2/Problem_1_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab5_Team3_Traffic_Light_Controller_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2/THINGS/Lab5_Team3_Traffic_Light_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Light_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2/Problem_1_2.srcs/sources_1/new/Lab5_Team3_Traffic_Light_Controller_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab5_Team3_Traffic_Light_Controller_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2/Problem_1_2.sim/sim_1/behav/xsim'
"xelab -wto 2a0b3733979a4a7eb594634aeb7691a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab5_Team3_Traffic_Light_Controller_t_behav xil_defaultlib.Lab5_Team3_Traffic_Light_Controller_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2a0b3733979a4a7eb594634aeb7691a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab5_Team3_Traffic_Light_Controller_t_behav xil_defaultlib.Lab5_Team3_Traffic_Light_Controller_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Traffic_Light_Controller
Compiling module xil_defaultlib.Lab5_Team3_Traffic_Light_Control...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab5_Team3_Traffic_Light_Controller_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2/Problem_1_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab5_Team3_Traffic_Light_Controller_t_behav -key {Behavioral:sim_1:Functional:Lab5_Team3_Traffic_Light_Controller_t} -tclbatch {Lab5_Team3_Traffic_Light_Controller_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab5_Team3_Traffic_Light_Controller_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000
$finish called at time : 232 ns : File "D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2/Problem_1_2.srcs/sources_1/new/Lab5_Team3_Traffic_Light_Controller_t.v" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab5_Team3_Traffic_Light_Controller_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2/Problem_1_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab5_Team3_Traffic_Light_Controller_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2/Problem_1_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab5_Team3_Traffic_Light_Controller_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2/THINGS/Lab5_Team3_Traffic_Light_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Light_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2/Problem_1_2.srcs/sources_1/new/Lab5_Team3_Traffic_Light_Controller_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab5_Team3_Traffic_Light_Controller_t
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2/Problem_1_2.sim/sim_1/behav/xsim'
"xelab -wto 2a0b3733979a4a7eb594634aeb7691a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab5_Team3_Traffic_Light_Controller_t_behav xil_defaultlib.Lab5_Team3_Traffic_Light_Controller_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2a0b3733979a4a7eb594634aeb7691a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab5_Team3_Traffic_Light_Controller_t_behav xil_defaultlib.Lab5_Team3_Traffic_Light_Controller_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Traffic_Light_Controller
Compiling module xil_defaultlib.Lab5_Team3_Traffic_Light_Control...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab5_Team3_Traffic_Light_Controller_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2/Problem_1_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab5_Team3_Traffic_Light_Controller_t_behav -key {Behavioral:sim_1:Functional:Lab5_Team3_Traffic_Light_Controller_t} -tclbatch {Lab5_Team3_Traffic_Light_Controller_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab5_Team3_Traffic_Light_Controller_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000
$finish called at time : 984 ns : File "D:/LogicDesignExperiment/share_repo/Lab5-Advanced/Problem_1_2/Problem_1_2.srcs/sources_1/new/Lab5_Team3_Traffic_Light_Controller_t.v" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab5_Team3_Traffic_Light_Controller_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.781 ; gain = 0.000
