Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Sep  9 12:37:50 2021
| Host         : USER-20180123QP running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file hdmi_colorbar_top_timing_summary_routed.rpt -pb hdmi_colorbar_top_timing_summary_routed.pb -rpx hdmi_colorbar_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_colorbar_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.910        0.000                      0                  176        0.188        0.000                      0                  176        0.540        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 6.737}        13.474          74.219          
  clk_out2_clk_wiz_0  {0.000 1.347}        2.695           371.094         
  clkfbout_clk_wiz_0  {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        8.960        0.000                      0                  150        0.188        0.000                      0                  150        6.237        0.000                       0                    92  
  clk_out2_clk_wiz_0                                                                                                                                                    0.540        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                   20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        8.910        0.000                      0                   26        0.420        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.960ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_h_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.966ns (25.478%)  route 2.825ns (74.522%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 12.217 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.724    -0.610    u_video_driver/CLK
    SLICE_X39Y77         FDRE                                         r  u_video_driver/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.191 r  u_video_driver/cnt_h_reg[4]/Q
                         net (fo=8, routed)           0.885     0.695    u_video_driver/cnt_h_reg__0[4]
    SLICE_X41Y78         LUT3 (Prop_lut3_I2_O)        0.299     0.994 r  u_video_driver/cnt_h[10]_i_4/O
                         net (fo=4, routed)           0.660     1.654    u_video_driver/cnt_h[10]_i_4_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124     1.778 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=1, routed)           0.670     2.448    u_video_driver/cnt_h[10]_i_3_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124     2.572 r  u_video_driver/cnt_h[10]_i_1/O
                         net (fo=11, routed)          0.609     3.182    u_video_driver/cnt_h[10]_i_1_n_0
    SLICE_X40Y76         FDRE                                         r  u_video_driver/cnt_h_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.551    12.217    u_video_driver/CLK
    SLICE_X40Y76         FDRE                                         r  u_video_driver/cnt_h_reg[0]/C
                         clock pessimism              0.588    12.805    
                         clock uncertainty           -0.234    12.571    
    SLICE_X40Y76         FDRE (Setup_fdre_C_R)       -0.429    12.142    u_video_driver/cnt_h_reg[0]
  -------------------------------------------------------------------
                         required time                         12.142    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  8.960    

Slack (MET) :             8.960ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_h_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.966ns (25.478%)  route 2.825ns (74.522%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 12.217 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.724    -0.610    u_video_driver/CLK
    SLICE_X39Y77         FDRE                                         r  u_video_driver/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.191 r  u_video_driver/cnt_h_reg[4]/Q
                         net (fo=8, routed)           0.885     0.695    u_video_driver/cnt_h_reg__0[4]
    SLICE_X41Y78         LUT3 (Prop_lut3_I2_O)        0.299     0.994 r  u_video_driver/cnt_h[10]_i_4/O
                         net (fo=4, routed)           0.660     1.654    u_video_driver/cnt_h[10]_i_4_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124     1.778 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=1, routed)           0.670     2.448    u_video_driver/cnt_h[10]_i_3_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124     2.572 r  u_video_driver/cnt_h[10]_i_1/O
                         net (fo=11, routed)          0.609     3.182    u_video_driver/cnt_h[10]_i_1_n_0
    SLICE_X40Y76         FDRE                                         r  u_video_driver/cnt_h_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.551    12.217    u_video_driver/CLK
    SLICE_X40Y76         FDRE                                         r  u_video_driver/cnt_h_reg[1]/C
                         clock pessimism              0.588    12.805    
                         clock uncertainty           -0.234    12.571    
    SLICE_X40Y76         FDRE (Setup_fdre_C_R)       -0.429    12.142    u_video_driver/cnt_h_reg[1]
  -------------------------------------------------------------------
                         required time                         12.142    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  8.960    

Slack (MET) :             9.025ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_h_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 0.966ns (25.914%)  route 2.762ns (74.086%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 12.218 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.724    -0.610    u_video_driver/CLK
    SLICE_X39Y77         FDRE                                         r  u_video_driver/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.191 r  u_video_driver/cnt_h_reg[4]/Q
                         net (fo=8, routed)           0.885     0.695    u_video_driver/cnt_h_reg__0[4]
    SLICE_X41Y78         LUT3 (Prop_lut3_I2_O)        0.299     0.994 r  u_video_driver/cnt_h[10]_i_4/O
                         net (fo=4, routed)           0.660     1.654    u_video_driver/cnt_h[10]_i_4_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124     1.778 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=1, routed)           0.670     2.448    u_video_driver/cnt_h[10]_i_3_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124     2.572 r  u_video_driver/cnt_h[10]_i_1/O
                         net (fo=11, routed)          0.546     3.118    u_video_driver/cnt_h[10]_i_1_n_0
    SLICE_X40Y77         FDRE                                         r  u_video_driver/cnt_h_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.552    12.218    u_video_driver/CLK
    SLICE_X40Y77         FDRE                                         r  u_video_driver/cnt_h_reg[8]/C
                         clock pessimism              0.588    12.806    
                         clock uncertainty           -0.234    12.572    
    SLICE_X40Y77         FDRE (Setup_fdre_C_R)       -0.429    12.143    u_video_driver/cnt_h_reg[8]
  -------------------------------------------------------------------
                         required time                         12.143    
                         arrival time                          -3.118    
  -------------------------------------------------------------------
                         slack                                  9.025    

Slack (MET) :             9.025ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_h_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.966ns (25.520%)  route 2.819ns (74.480%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 12.217 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.724    -0.610    u_video_driver/CLK
    SLICE_X39Y77         FDRE                                         r  u_video_driver/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.191 r  u_video_driver/cnt_h_reg[4]/Q
                         net (fo=8, routed)           0.885     0.695    u_video_driver/cnt_h_reg__0[4]
    SLICE_X41Y78         LUT3 (Prop_lut3_I2_O)        0.299     0.994 r  u_video_driver/cnt_h[10]_i_4/O
                         net (fo=4, routed)           0.660     1.654    u_video_driver/cnt_h[10]_i_4_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124     1.778 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=1, routed)           0.670     2.448    u_video_driver/cnt_h[10]_i_3_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124     2.572 r  u_video_driver/cnt_h[10]_i_1/O
                         net (fo=11, routed)          0.603     3.175    u_video_driver/cnt_h[10]_i_1_n_0
    SLICE_X39Y77         FDRE                                         r  u_video_driver/cnt_h_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.551    12.217    u_video_driver/CLK
    SLICE_X39Y77         FDRE                                         r  u_video_driver/cnt_h_reg[3]/C
                         clock pessimism              0.647    12.864    
                         clock uncertainty           -0.234    12.630    
    SLICE_X39Y77         FDRE (Setup_fdre_C_R)       -0.429    12.201    u_video_driver/cnt_h_reg[3]
  -------------------------------------------------------------------
                         required time                         12.201    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  9.025    

Slack (MET) :             9.025ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_h_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.966ns (25.520%)  route 2.819ns (74.480%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 12.217 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.724    -0.610    u_video_driver/CLK
    SLICE_X39Y77         FDRE                                         r  u_video_driver/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.191 r  u_video_driver/cnt_h_reg[4]/Q
                         net (fo=8, routed)           0.885     0.695    u_video_driver/cnt_h_reg__0[4]
    SLICE_X41Y78         LUT3 (Prop_lut3_I2_O)        0.299     0.994 r  u_video_driver/cnt_h[10]_i_4/O
                         net (fo=4, routed)           0.660     1.654    u_video_driver/cnt_h[10]_i_4_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124     1.778 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=1, routed)           0.670     2.448    u_video_driver/cnt_h[10]_i_3_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124     2.572 r  u_video_driver/cnt_h[10]_i_1/O
                         net (fo=11, routed)          0.603     3.175    u_video_driver/cnt_h[10]_i_1_n_0
    SLICE_X39Y77         FDRE                                         r  u_video_driver/cnt_h_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.551    12.217    u_video_driver/CLK
    SLICE_X39Y77         FDRE                                         r  u_video_driver/cnt_h_reg[4]/C
                         clock pessimism              0.647    12.864    
                         clock uncertainty           -0.234    12.630    
    SLICE_X39Y77         FDRE (Setup_fdre_C_R)       -0.429    12.201    u_video_driver/cnt_h_reg[4]
  -------------------------------------------------------------------
                         required time                         12.201    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  9.025    

Slack (MET) :             9.028ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_h_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.966ns (25.921%)  route 2.761ns (74.079%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 12.220 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.724    -0.610    u_video_driver/CLK
    SLICE_X39Y77         FDRE                                         r  u_video_driver/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.191 r  u_video_driver/cnt_h_reg[4]/Q
                         net (fo=8, routed)           0.885     0.695    u_video_driver/cnt_h_reg__0[4]
    SLICE_X41Y78         LUT3 (Prop_lut3_I2_O)        0.299     0.994 r  u_video_driver/cnt_h[10]_i_4/O
                         net (fo=4, routed)           0.660     1.654    u_video_driver/cnt_h[10]_i_4_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124     1.778 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=1, routed)           0.670     2.448    u_video_driver/cnt_h[10]_i_3_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124     2.572 r  u_video_driver/cnt_h[10]_i_1/O
                         net (fo=11, routed)          0.545     3.117    u_video_driver/cnt_h[10]_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  u_video_driver/cnt_h_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.554    12.220    u_video_driver/CLK
    SLICE_X40Y78         FDRE                                         r  u_video_driver/cnt_h_reg[10]/C
                         clock pessimism              0.588    12.808    
                         clock uncertainty           -0.234    12.574    
    SLICE_X40Y78         FDRE (Setup_fdre_C_R)       -0.429    12.145    u_video_driver/cnt_h_reg[10]
  -------------------------------------------------------------------
                         required time                         12.145    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                  9.028    

Slack (MET) :             9.028ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_h_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.966ns (25.921%)  route 2.761ns (74.079%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 12.220 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.724    -0.610    u_video_driver/CLK
    SLICE_X39Y77         FDRE                                         r  u_video_driver/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.191 r  u_video_driver/cnt_h_reg[4]/Q
                         net (fo=8, routed)           0.885     0.695    u_video_driver/cnt_h_reg__0[4]
    SLICE_X41Y78         LUT3 (Prop_lut3_I2_O)        0.299     0.994 r  u_video_driver/cnt_h[10]_i_4/O
                         net (fo=4, routed)           0.660     1.654    u_video_driver/cnt_h[10]_i_4_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124     1.778 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=1, routed)           0.670     2.448    u_video_driver/cnt_h[10]_i_3_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124     2.572 r  u_video_driver/cnt_h[10]_i_1/O
                         net (fo=11, routed)          0.545     3.117    u_video_driver/cnt_h[10]_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  u_video_driver/cnt_h_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.554    12.220    u_video_driver/CLK
    SLICE_X40Y78         FDRE                                         r  u_video_driver/cnt_h_reg[2]/C
                         clock pessimism              0.588    12.808    
                         clock uncertainty           -0.234    12.574    
    SLICE_X40Y78         FDRE (Setup_fdre_C_R)       -0.429    12.145    u_video_driver/cnt_h_reg[2]
  -------------------------------------------------------------------
                         required time                         12.145    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                  9.028    

Slack (MET) :             9.028ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_h_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.966ns (25.921%)  route 2.761ns (74.079%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 12.220 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.724    -0.610    u_video_driver/CLK
    SLICE_X39Y77         FDRE                                         r  u_video_driver/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.191 r  u_video_driver/cnt_h_reg[4]/Q
                         net (fo=8, routed)           0.885     0.695    u_video_driver/cnt_h_reg__0[4]
    SLICE_X41Y78         LUT3 (Prop_lut3_I2_O)        0.299     0.994 r  u_video_driver/cnt_h[10]_i_4/O
                         net (fo=4, routed)           0.660     1.654    u_video_driver/cnt_h[10]_i_4_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124     1.778 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=1, routed)           0.670     2.448    u_video_driver/cnt_h[10]_i_3_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124     2.572 r  u_video_driver/cnt_h[10]_i_1/O
                         net (fo=11, routed)          0.545     3.117    u_video_driver/cnt_h[10]_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  u_video_driver/cnt_h_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.554    12.220    u_video_driver/CLK
    SLICE_X40Y78         FDRE                                         r  u_video_driver/cnt_h_reg[5]/C
                         clock pessimism              0.588    12.808    
                         clock uncertainty           -0.234    12.574    
    SLICE_X40Y78         FDRE (Setup_fdre_C_R)       -0.429    12.145    u_video_driver/cnt_h_reg[5]
  -------------------------------------------------------------------
                         required time                         12.145    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                  9.028    

Slack (MET) :             9.028ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_h_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.966ns (25.921%)  route 2.761ns (74.079%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 12.220 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.724    -0.610    u_video_driver/CLK
    SLICE_X39Y77         FDRE                                         r  u_video_driver/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.191 r  u_video_driver/cnt_h_reg[4]/Q
                         net (fo=8, routed)           0.885     0.695    u_video_driver/cnt_h_reg__0[4]
    SLICE_X41Y78         LUT3 (Prop_lut3_I2_O)        0.299     0.994 r  u_video_driver/cnt_h[10]_i_4/O
                         net (fo=4, routed)           0.660     1.654    u_video_driver/cnt_h[10]_i_4_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124     1.778 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=1, routed)           0.670     2.448    u_video_driver/cnt_h[10]_i_3_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124     2.572 r  u_video_driver/cnt_h[10]_i_1/O
                         net (fo=11, routed)          0.545     3.117    u_video_driver/cnt_h[10]_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  u_video_driver/cnt_h_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.554    12.220    u_video_driver/CLK
    SLICE_X40Y78         FDRE                                         r  u_video_driver/cnt_h_reg[6]/C
                         clock pessimism              0.588    12.808    
                         clock uncertainty           -0.234    12.574    
    SLICE_X40Y78         FDRE (Setup_fdre_C_R)       -0.429    12.145    u_video_driver/cnt_h_reg[6]
  -------------------------------------------------------------------
                         required time                         12.145    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                  9.028    

Slack (MET) :             9.028ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_h_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.966ns (25.921%)  route 2.761ns (74.079%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 12.220 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.724    -0.610    u_video_driver/CLK
    SLICE_X39Y77         FDRE                                         r  u_video_driver/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.191 r  u_video_driver/cnt_h_reg[4]/Q
                         net (fo=8, routed)           0.885     0.695    u_video_driver/cnt_h_reg__0[4]
    SLICE_X41Y78         LUT3 (Prop_lut3_I2_O)        0.299     0.994 r  u_video_driver/cnt_h[10]_i_4/O
                         net (fo=4, routed)           0.660     1.654    u_video_driver/cnt_h[10]_i_4_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124     1.778 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=1, routed)           0.670     2.448    u_video_driver/cnt_h[10]_i_3_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124     2.572 r  u_video_driver/cnt_h[10]_i_1/O
                         net (fo=11, routed)          0.545     3.117    u_video_driver/cnt_h[10]_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  u_video_driver/cnt_h_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.554    12.220    u_video_driver/CLK
    SLICE_X40Y78         FDRE                                         r  u_video_driver/cnt_h_reg[7]/C
                         clock pessimism              0.588    12.808    
                         clock uncertainty           -0.234    12.574    
    SLICE_X40Y78         FDRE (Setup_fdre_C_R)       -0.429    12.145    u_video_driver/cnt_h_reg[7]
  -------------------------------------------------------------------
                         required time                         12.145    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                  9.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_r/n0q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.398%)  route 0.138ns (42.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.584    -0.442    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X41Y67         FDRE                                         r  u_rgb2dvi_0/encoder_r/n0q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.301 r  u_rgb2dvi_0/encoder_r/n0q_m_reg[3]/Q
                         net (fo=10, routed)          0.138    -0.163    u_rgb2dvi_0/encoder_r/n0q_m_reg_n_0_[3]
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.045    -0.118 r  u_rgb2dvi_0/encoder_r/dout[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.118    u_rgb2dvi_0/encoder_r/dout[9]_i_1__0_n_0
    SLICE_X42Y66         FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.853    -0.674    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X42Y66         FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[9]/C
                         clock pessimism              0.247    -0.427    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.121    -0.306    u_rgb2dvi_0/encoder_r/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_video_driver/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/c1_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.441%)  route 0.144ns (43.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.576    -0.450    u_video_driver/CLK
    SLICE_X37Y76         FDRE                                         r  u_video_driver/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  u_video_driver/cnt_v_reg[3]/Q
                         net (fo=8, routed)           0.144    -0.166    u_video_driver/cnt_v_reg__0[3]
    SLICE_X38Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.121 r  u_video_driver/c1_q_i_1/O
                         net (fo=1, routed)           0.000    -0.121    u_rgb2dvi_0/encoder_b/c1
    SLICE_X38Y76         FDRE                                         r  u_rgb2dvi_0/encoder_b/c1_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.843    -0.684    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X38Y76         FDRE                                         r  u_rgb2dvi_0/encoder_b/c1_q_reg/C
                         clock pessimism              0.247    -0.437    
    SLICE_X38Y76         FDRE (Hold_fdre_C_D)         0.120    -0.317    u_rgb2dvi_0/encoder_b/c1_q_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_g/din_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/q_m_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.806%)  route 0.101ns (38.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.581    -0.445    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X42Y79         FDRE                                         r  u_rgb2dvi_0/encoder_g/din_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  u_rgb2dvi_0/encoder_g/din_q_reg[2]/Q
                         net (fo=7, routed)           0.101    -0.180    u_rgb2dvi_0/encoder_g/p_0_in4_in
    SLICE_X42Y79         FDRE                                         r  u_rgb2dvi_0/encoder_g/q_m_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.849    -0.678    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X42Y79         FDRE                                         r  u_rgb2dvi_0/encoder_g/q_m_reg_reg[2]/C
                         clock pessimism              0.233    -0.445    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.064    -0.381    u_rgb2dvi_0/encoder_g/q_m_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_g/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/q_m_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.540%)  route 0.138ns (49.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.581    -0.445    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X41Y79         FDRE                                         r  u_rgb2dvi_0/encoder_g/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.304 r  u_rgb2dvi_0/encoder_g/din_q_reg[0]/Q
                         net (fo=9, routed)           0.138    -0.166    u_rgb2dvi_0/encoder_g/q_m_4
    SLICE_X42Y79         FDRE                                         r  u_rgb2dvi_0/encoder_g/q_m_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.849    -0.678    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X42Y79         FDRE                                         r  u_rgb2dvi_0/encoder_g/q_m_reg_reg[0]/C
                         clock pessimism              0.247    -0.431    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.053    -0.378    u_rgb2dvi_0/encoder_g/q_m_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_video_display/pixel_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.212ns (57.707%)  route 0.155ns (42.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.580    -0.446    u_video_display/CLK
    SLICE_X42Y77         FDRE                                         r  u_video_display/pixel_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.282 f  u_video_display/pixel_data_reg[10]/Q
                         net (fo=4, routed)           0.155    -0.127    u_video_display/Q[2]
    SLICE_X42Y78         LUT4 (Prop_lut4_I3_O)        0.048    -0.079 r  u_video_display/n1d[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    u_rgb2dvi_0/encoder_g/n1d_reg[3]_0[1]
    SLICE_X42Y78         FDRE                                         r  u_rgb2dvi_0/encoder_g/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.848    -0.679    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X42Y78         FDRE                                         r  u_rgb2dvi_0/encoder_g/n1d_reg[2]/C
                         clock pessimism              0.247    -0.432    
    SLICE_X42Y78         FDRE (Hold_fdre_C_D)         0.131    -0.301    u_rgb2dvi_0/encoder_g/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_g/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/q_m_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.212ns (56.824%)  route 0.161ns (43.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.580    -0.446    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X42Y78         FDRE                                         r  u_rgb2dvi_0/encoder_g/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.282 f  u_rgb2dvi_0/encoder_g/n1d_reg[1]/Q
                         net (fo=5, routed)           0.161    -0.121    u_rgb2dvi_0/encoder_g/n1d[1]
    SLICE_X42Y79         LUT4 (Prop_lut4_I0_O)        0.048    -0.073 r  u_rgb2dvi_0/encoder_g/q_m_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    u_rgb2dvi_0/encoder_g/q_m_reg[8]_i_1_n_0
    SLICE_X42Y79         FDRE                                         r  u_rgb2dvi_0/encoder_g/q_m_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.849    -0.678    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X42Y79         FDRE                                         r  u_rgb2dvi_0/encoder_g/q_m_reg_reg[8]/C
                         clock pessimism              0.247    -0.431    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.131    -0.300    u_rgb2dvi_0/encoder_g/q_m_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_video_display/pixel_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/n1d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.359%)  route 0.155ns (42.641%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.580    -0.446    u_video_display/CLK
    SLICE_X42Y77         FDRE                                         r  u_video_display/pixel_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.282 r  u_video_display/pixel_data_reg[10]/Q
                         net (fo=4, routed)           0.155    -0.127    u_video_display/Q[2]
    SLICE_X42Y78         LUT4 (Prop_lut4_I0_O)        0.045    -0.082 r  u_video_display/n1d[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.082    u_rgb2dvi_0/encoder_g/n1d_reg[3]_0[0]
    SLICE_X42Y78         FDRE                                         r  u_rgb2dvi_0/encoder_g/n1d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.848    -0.679    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X42Y78         FDRE                                         r  u_rgb2dvi_0/encoder_g/n1d_reg[1]/C
                         clock pessimism              0.247    -0.432    
    SLICE_X42Y78         FDRE (Hold_fdre_C_D)         0.120    -0.312    u_rgb2dvi_0/encoder_g/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_b/de_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/de_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.581    -0.445    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X40Y79         FDRE                                         r  u_rgb2dvi_0/encoder_b/de_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.317 r  u_rgb2dvi_0/encoder_b/de_q_reg/Q
                         net (fo=1, routed)           0.119    -0.198    u_rgb2dvi_0/encoder_b/de_q
    SLICE_X40Y79         FDRE                                         r  u_rgb2dvi_0/encoder_b/de_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.849    -0.678    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X40Y79         FDRE                                         r  u_rgb2dvi_0/encoder_b/de_reg_reg/C
                         clock pessimism              0.233    -0.445    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.012    -0.433    u_rgb2dvi_0/encoder_b/de_reg_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_g/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/n1q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.087%)  route 0.157ns (42.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.581    -0.445    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X42Y79         FDRE                                         r  u_rgb2dvi_0/encoder_g/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  u_rgb2dvi_0/encoder_g/n1d_reg[3]/Q
                         net (fo=6, routed)           0.157    -0.124    u_rgb2dvi_0/encoder_g/n1d[3]
    SLICE_X43Y79         LUT5 (Prop_lut5_I3_O)        0.045    -0.079 r  u_rgb2dvi_0/encoder_g/n1q_m[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    u_rgb2dvi_0/encoder_g/n1q_m[3]_i_1_n_0
    SLICE_X43Y79         FDRE                                         r  u_rgb2dvi_0/encoder_g/n1q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.849    -0.678    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X43Y79         FDRE                                         r  u_rgb2dvi_0/encoder_g/n1q_m_reg[3]/C
                         clock pessimism              0.246    -0.432    
    SLICE_X43Y79         FDRE (Hold_fdre_C_D)         0.107    -0.325    u_rgb2dvi_0/encoder_g/n1q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_r/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.458%)  route 0.156ns (45.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.584    -0.442    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X43Y67         FDCE                                         r  u_rgb2dvi_0/encoder_r/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.301 r  u_rgb2dvi_0/encoder_r/cnt_reg[3]/Q
                         net (fo=5, routed)           0.156    -0.146    u_rgb2dvi_0/encoder_r/cnt[3]
    SLICE_X43Y67         LUT6 (Prop_lut6_I3_O)        0.045    -0.101 r  u_rgb2dvi_0/encoder_r/cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.101    u_rgb2dvi_0/encoder_r/cnt[3]_i_1__1_n_0
    SLICE_X43Y67         FDCE                                         r  u_rgb2dvi_0/encoder_r/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.852    -0.675    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X43Y67         FDCE                                         r  u_rgb2dvi_0/encoder_r/cnt_reg[3]/C
                         clock pessimism              0.233    -0.442    
    SLICE_X43Y67         FDCE (Hold_fdce_C_D)         0.092    -0.350    u_rgb2dvi_0/encoder_r/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.474      11.318     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y64     u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y63     u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y72     u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y71     u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y80     u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y79     u_rgb2dvi_0/serializer_g/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y66     u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y65     u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.474      12.225     MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.474      199.886    MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X38Y76     u_rgb2dvi_0/encoder_b/c1_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X41Y77     u_rgb2dvi_0/encoder_b/din_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X41Y77     u_rgb2dvi_0/encoder_r/din_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X42Y77     u_video_display/pixel_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X42Y77     u_video_display/pixel_data_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X40Y76     u_video_driver/cnt_h_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X40Y76     u_video_driver/cnt_h_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X39Y77     u_video_driver/cnt_h_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X39Y77     u_video_driver/cnt_h_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X40Y77     u_video_driver/cnt_h_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X40Y79     u_rgb2dvi_0/encoder_b/c0_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X40Y71     u_rgb2dvi_0/encoder_b/c0_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X38Y76     u_rgb2dvi_0/encoder_b/c1_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X40Y71     u_rgb2dvi_0/encoder_b/c1_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X40Y65     u_rgb2dvi_0/encoder_b/cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X40Y79     u_rgb2dvi_0/encoder_b/de_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X40Y79     u_rgb2dvi_0/encoder_b/de_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X41Y77     u_rgb2dvi_0/encoder_b/din_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X40Y64     u_rgb2dvi_0/encoder_b/dout_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X40Y64     u_rgb2dvi_0/encoder_b/dout_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.695       0.540      BUFGCTRL_X0Y1    clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y64     u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y63     u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y72     u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y71     u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y80     u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y79     u_rgb2dvi_0/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y66     u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y65     u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.695       1.446      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.695       210.665    MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y2    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.910ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.518ns (13.407%)  route 3.346ns (86.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 12.222 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.731    -0.603    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y69         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.518    -0.085 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          3.346     3.261    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X40Y81         FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.556    12.222    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X40Y81         FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[2]/C
                         clock pessimism              0.588    12.810    
                         clock uncertainty           -0.234    12.576    
    SLICE_X40Y81         FDCE (Recov_fdce_C_CLR)     -0.405    12.171    u_rgb2dvi_0/encoder_g/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.171    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                  8.910    

Slack (MET) :             8.910ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.518ns (13.407%)  route 3.346ns (86.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 12.222 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.731    -0.603    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y69         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.518    -0.085 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          3.346     3.261    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X40Y81         FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.556    12.222    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X40Y81         FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[3]/C
                         clock pessimism              0.588    12.810    
                         clock uncertainty           -0.234    12.576    
    SLICE_X40Y81         FDCE (Recov_fdce_C_CLR)     -0.405    12.171    u_rgb2dvi_0/encoder_g/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.171    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                  8.910    

Slack (MET) :             8.914ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.518ns (13.422%)  route 3.341ns (86.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 12.222 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.731    -0.603    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y69         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.518    -0.085 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          3.341     3.257    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X41Y81         FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.556    12.222    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X41Y81         FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[4]/C
                         clock pessimism              0.588    12.810    
                         clock uncertainty           -0.234    12.576    
    SLICE_X41Y81         FDCE (Recov_fdce_C_CLR)     -0.405    12.171    u_rgb2dvi_0/encoder_g/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.171    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  8.914    

Slack (MET) :             9.207ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.518ns (14.527%)  route 3.048ns (85.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.221 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.731    -0.603    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y69         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.518    -0.085 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          3.048     2.963    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X40Y80         FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.555    12.221    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X40Y80         FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[1]/C
                         clock pessimism              0.588    12.809    
                         clock uncertainty           -0.234    12.575    
    SLICE_X40Y80         FDCE (Recov_fdce_C_CLR)     -0.405    12.170    u_rgb2dvi_0/encoder_g/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.170    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                  9.207    

Slack (MET) :             9.264ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.518ns (14.581%)  route 3.035ns (85.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.221 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.731    -0.603    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y69         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.518    -0.085 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          3.035     2.950    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X42Y80         FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.555    12.221    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X42Y80         FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[4]/C
                         clock pessimism              0.588    12.809    
                         clock uncertainty           -0.234    12.575    
    SLICE_X42Y80         FDCE (Recov_fdce_C_CLR)     -0.361    12.214    u_rgb2dvi_0/encoder_g/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                  9.264    

Slack (MET) :             9.264ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.518ns (14.581%)  route 3.035ns (85.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.221 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.731    -0.603    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y69         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.518    -0.085 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          3.035     2.950    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X42Y80         FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.555    12.221    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X42Y80         FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[8]/C
                         clock pessimism              0.588    12.809    
                         clock uncertainty           -0.234    12.575    
    SLICE_X42Y80         FDCE (Recov_fdce_C_CLR)     -0.361    12.214    u_rgb2dvi_0/encoder_g/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                  9.264    

Slack (MET) :             9.264ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.518ns (14.581%)  route 3.035ns (85.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.221 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.731    -0.603    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y69         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.518    -0.085 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          3.035     2.950    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X42Y80         FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.555    12.221    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X42Y80         FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[9]/C
                         clock pessimism              0.588    12.809    
                         clock uncertainty           -0.234    12.575    
    SLICE_X42Y80         FDCE (Recov_fdce_C_CLR)     -0.361    12.214    u_rgb2dvi_0/encoder_g/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                  9.264    

Slack (MET) :             9.306ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.518ns (14.581%)  route 3.035ns (85.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.221 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.731    -0.603    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y69         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.518    -0.085 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          3.035     2.950    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X42Y80         FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.555    12.221    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X42Y80         FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[0]/C
                         clock pessimism              0.588    12.809    
                         clock uncertainty           -0.234    12.575    
    SLICE_X42Y80         FDCE (Recov_fdce_C_CLR)     -0.319    12.256    u_rgb2dvi_0/encoder_g/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                  9.306    

Slack (MET) :             9.306ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.518ns (14.581%)  route 3.035ns (85.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.221 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.731    -0.603    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y69         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.518    -0.085 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          3.035     2.950    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X42Y80         FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.555    12.221    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X42Y80         FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[1]/C
                         clock pessimism              0.588    12.809    
                         clock uncertainty           -0.234    12.575    
    SLICE_X42Y80         FDCE (Recov_fdce_C_CLR)     -0.319    12.256    u_rgb2dvi_0/encoder_g/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                  9.306    

Slack (MET) :             9.306ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.518ns (14.581%)  route 3.035ns (85.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.221 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.731    -0.603    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y69         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.518    -0.085 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          3.035     2.950    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X42Y80         FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.555    12.221    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X42Y80         FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[2]/C
                         clock pessimism              0.588    12.809    
                         clock uncertainty           -0.234    12.575    
    SLICE_X42Y80         FDCE (Recov_fdce_C_CLR)     -0.319    12.256    u_rgb2dvi_0/encoder_g/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                  9.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.633%)  route 0.180ns (52.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.582    -0.444    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y69         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.280 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.180    -0.100    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X43Y67         FDCE                                         f  u_rgb2dvi_0/encoder_r/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.852    -0.675    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X43Y67         FDCE                                         r  u_rgb2dvi_0/encoder_r/cnt_reg[3]/C
                         clock pessimism              0.247    -0.428    
    SLICE_X43Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.520    u_rgb2dvi_0/encoder_r/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.633%)  route 0.180ns (52.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.582    -0.444    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y69         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.280 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.180    -0.100    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X43Y67         FDCE                                         f  u_rgb2dvi_0/encoder_r/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.852    -0.675    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X43Y67         FDCE                                         r  u_rgb2dvi_0/encoder_r/cnt_reg[4]/C
                         clock pessimism              0.247    -0.428    
    SLICE_X43Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.520    u_rgb2dvi_0/encoder_r/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.633%)  route 0.180ns (52.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.582    -0.444    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y69         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.280 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.180    -0.100    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X43Y67         FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.852    -0.675    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X43Y67         FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[8]/C
                         clock pessimism              0.247    -0.428    
    SLICE_X43Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.520    u_rgb2dvi_0/encoder_r/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.474%)  route 0.251ns (60.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.582    -0.444    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y69         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.280 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.251    -0.029    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X42Y66         FDCE                                         f  u_rgb2dvi_0/encoder_r/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.853    -0.674    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X42Y66         FDCE                                         r  u_rgb2dvi_0/encoder_r/cnt_reg[1]/C
                         clock pessimism              0.247    -0.427    
    SLICE_X42Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -0.494    u_rgb2dvi_0/encoder_r/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.474%)  route 0.251ns (60.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.582    -0.444    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y69         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.280 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.251    -0.029    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X42Y66         FDCE                                         f  u_rgb2dvi_0/encoder_r/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.853    -0.674    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X42Y66         FDCE                                         r  u_rgb2dvi_0/encoder_r/cnt_reg[2]/C
                         clock pessimism              0.247    -0.427    
    SLICE_X42Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -0.494    u_rgb2dvi_0/encoder_r/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.474%)  route 0.251ns (60.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.582    -0.444    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y69         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.280 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.251    -0.029    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X42Y66         FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.853    -0.674    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X42Y66         FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[9]/C
                         clock pessimism              0.247    -0.427    
    SLICE_X42Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -0.494    u_rgb2dvi_0/encoder_r/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.474%)  route 0.251ns (60.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.582    -0.444    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y69         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.280 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.251    -0.029    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X43Y66         FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.853    -0.674    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X43Y66         FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[0]/C
                         clock pessimism              0.247    -0.427    
    SLICE_X43Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.519    u_rgb2dvi_0/encoder_r/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.474%)  route 0.251ns (60.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.582    -0.444    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y69         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.280 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.251    -0.029    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X43Y66         FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.853    -0.674    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X43Y66         FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[2]/C
                         clock pessimism              0.247    -0.427    
    SLICE_X43Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.519    u_rgb2dvi_0/encoder_r/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.164ns (30.880%)  route 0.367ns (69.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.582    -0.444    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y69         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.280 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.367     0.087    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X41Y65         FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.854    -0.673    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X41Y65         FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
                         clock pessimism              0.247    -0.426    
    SLICE_X41Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.518    u_rgb2dvi_0/encoder_b/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.164ns (30.880%)  route 0.367ns (69.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.582    -0.444    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y69         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDPE (Prop_fdpe_C_Q)         0.164    -0.280 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.367     0.087    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X41Y65         FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.854    -0.673    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X41Y65         FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[2]/C
                         clock pessimism              0.247    -0.426    
    SLICE_X41Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.518    u_rgb2dvi_0/encoder_b/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.605    





