{"vcs1":{"timestamp_begin":1684326887.920596091, "rt":1.41, "ut":0.44, "st":0.20}}
{"vcselab":{"timestamp_begin":1684326889.416329967, "rt":1.28, "ut":0.45, "st":0.16}}
{"link":{"timestamp_begin":1684326890.772598467, "rt":0.49, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684326887.270798046}
{"VCS_COMP_START_TIME": 1684326887.270798046}
{"VCS_COMP_END_TIME": 1684326893.062339522}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330788}}
{"stitch_vcselab": {"peak_mem": 211888}}
