/* DONT TOUCH: GENERATED FILE! */

#define NUM_ARCH_EVENTS_ZEN 189

static PerfmonEvent  zen_arch_events[NUM_ARCH_EVENTS_ZEN] = {
 {"INST_RETIRED_ANY", "FIXC0", 0x01,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"ACTUAL_CPU_CLOCK", "FIXC1", 0x02,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"APERF", "FIXC1", 0x02,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"MAX_CPU_CLOCK", "FIXC2", 0x03,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"MPERF", "FIXC2", 0x03,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"FPU_PIPE_ASSIGNMENT_UOPS_PIPE_0", "PMC", 0x00,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"FPU_PIPE_ASSIGNMENT_UOPS_PIPE_1", "PMC", 0x00,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"FPU_PIPE_ASSIGNMENT_UOPS_PIPE_2", "PMC", 0x00,0x04,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"FPU_PIPE_ASSIGNMENT_UOPS_PIPE_3", "PMC", 0x00,0x08,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"FPU_PIPE_ASSIGNMENT_UOPS_PIPE_ALL", "PMC", 0x00,0x0F,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"FPU_PIPE_ASSIGNMENT_MULTI_PIPE_UOPS_PIPE_0", "PMC", 0x00,0x10,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"FPU_PIPE_ASSIGNMENT_MULTI_PIPE_UOPS_PIPE_1", "PMC", 0x00,0x20,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"FPU_PIPE_ASSIGNMENT_MULTI_PIPE_UOPS_PIPE_2", "PMC", 0x00,0x40,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"FPU_PIPE_ASSIGNMENT_MULTI_PIPE_UOPS_PIPE_3", "PMC", 0x00,0x80,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"FPU_PIPE_ASSIGNMENT_MULTI_PIPE_UOPS_PIPE_ALL", "PMC", 0x00,0xF0,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"FP_SCHEDULER_EMPTY", "PMC", 0x01,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_X87_FLOPS_ADD_SUB", "PMC", 0x02,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_X87_FLOPS_MULT", "PMC", 0x02,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_X87_FLOPS_DIV", "PMC", 0x02,0x04,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_X87_FLOPS_ALL", "PMC", 0x02,0x07,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_SSE_AVX_FLOPS_SINGLE_ADD_SUB", "PMC", 0x03,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_SSE_AVX_FLOPS_SINGLE_MULT", "PMC", 0x03,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_SSE_AVX_FLOPS_SINGLE_DIV", "PMC", 0x03,0x04,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_SSE_AVX_FLOPS_SINGLE_ADD_MULT_DIV", "PMC", 0x03,0x07,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_SSE_AVX_FLOPS_SINGLE_FMA", "PMC", 0x03,0x08,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_SSE_AVX_FLOPS_SINGLE_ALL", "PMC", 0x03,0x0F,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_SSE_AVX_FLOPS_DOUBLE_ADD_SUB", "PMC", 0x03,0x10,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_SSE_AVX_FLOPS_DOUBLE_MULT", "PMC", 0x03,0x20,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_SSE_AVX_FLOPS_DOUBLE_DIV", "PMC", 0x03,0x40,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_SSE_AVX_FLOPS_DOUBLE_ADD_MULT_DIV", "PMC", 0x03,0x70,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_SSE_AVX_FLOPS_DOUBLE_FMA", "PMC", 0x03,0x80,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_SSE_AVX_FLOPS_DOUBLE_ALL", "PMC", 0x03,0xF0,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_SSE_AVX_FLOPS_ALL", "PMC", 0x03,0xFF,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"MOVE_ELIMINATION_SSE_MOVES", "PMC", 0x04,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"MOVE_ELIMINATION_SSE_MOVE_ELIMS", "PMC", 0x04,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"SCALAR_OP_OPTIMIZATIONS_POTENTIAL", "PMC", 0x04,0x04,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"SCALAR_OP_OPTIMIZATIONS_DONE", "PMC", 0x04,0x08,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_SERIALIZING_OPS_SSE_BOTTOM", "PMC", 0x05,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_SERIALIZING_OPS_SSE_CONTROL", "PMC", 0x05,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_SERIALIZING_OPS_X87_BOTTOM", "PMC", 0x05,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_SERIALIZING_OPS_X87_CONTROL", "PMC", 0x05,0x04,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"LS_BAD_STATUS_STLI_NO_STATE", "PMC", 0x24,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"LS_BAD_STATUS_STLI_OTHER", "PMC", 0x24,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"LS_BAD_STATUS_STLF_NO_DATA", "PMC", 0x24,0x04,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"LOCKS_BUS_LOCK", "PMC", 0x25,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"LOCKS_NON_SPEC_LOCK", "PMC", 0x25,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"LOCKS_SPEC_LOCK", "PMC", 0x25,0x04,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"LOCKS_SPEC_LOCK_MAP_COMMIT", "PMC", 0x25,0x08,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_CLFLUSH", "PMC", 0x26,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_CPUID", "PMC", 0x27,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"LS_DISPATCH_LOADS", "PMC", 0x29,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"LS_DISPATCH_STORES", "PMC", 0x29,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"LS_DISPATCH_LOAD_OP_STORES", "PMC", 0x29,0x04,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"SMIS_RECEIVED", "PMC", 0x2B,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"ST_TO_LD_FWD", "PMC", 0x35,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"ST_COMMIT_CANCELS", "PMC", 0x37,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"DATA_CACHE_ACCESSES", "PMC", 0x40,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"MAB_ALLOC_PIPE_DATA", "PMC", 0x41,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"MAB_ALLOC_PIPE_STORE", "PMC", 0x41,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"MAB_ALLOC_PIPE_TLB_LATE", "PMC", 0x41,0x04,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"MAB_ALLOC_PIPE_HW_PF", "PMC", 0x41,0x08,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"MAB_ALLOC_PIPE_TLB_EARLY", "PMC", 0x41,0x10,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"DATA_CACHE_REFILLS_LOCAL_L2", "PMC", 0x43,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"DATA_CACHE_REFILLS_LOCAL_CACHE", "PMC", 0x43,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"DATA_CACHE_REFILLS_LOCAL_DRAM", "PMC", 0x43,0x08,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"DATA_CACHE_REFILLS_REMOTE_CACHE", "PMC", 0x43,0x10,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"DATA_CACHE_REFILLS_REMOTE_DRAM", "PMC", 0x43,0x40,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"DATA_CACHE_REFILLS_ALL", "PMC", 0x43,0x5B,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1_DTLB_MISS_4K_L2_HIT", "PMC", 0x45,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1_DTLB_MISS_32K_L2_HIT", "PMC", 0x45,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1_DTLB_MISS_2M_L2_HIT", "PMC", 0x45,0x04,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1_DTLB_MISS_1G_L2_HIT", "PMC", 0x45,0x08,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1_DTLB_MISS_ANY_L2_HIT", "PMC", 0x45,0x0F,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1_DTLB_MISS_4K_L2_MISS", "PMC", 0x45,0x10,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1_DTLB_MISS_32K_L2_MISS", "PMC", 0x45,0x20,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1_DTLB_MISS_2M_L2_MISS", "PMC", 0x45,0x40,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1_DTLB_MISS_1G_L2_MISS", "PMC", 0x45,0x80,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1_DTLB_MISS_ANY_L2_MISS", "PMC", 0x45,0xF0,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"TABLEWALKER_ALLOC_DSIDE0", "PMC", 0x46,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"TABLEWALKER_ALLOC_DSIDE1", "PMC", 0x46,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"TABLEWALKER_ALLOC_ISIDE0", "PMC", 0x46,0x04,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"TABLEWALKER_ALLOC_ISIDE1", "PMC", 0x46,0x08,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"MISALIGNED_LOADS", "PMC", 0x47,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"PREF_INSTR_DISPATCHED_LOAD", "PMC", 0x4B,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"PREF_INSTR_DISPATCHED_STORE", "PMC", 0x4B,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"PREF_INSTR_DISPATCHED_NTA", "PMC", 0x4B,0x04,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"INEFFECTIVE_SW_PREF_DATA_CACHE_HIT", "PMC", 0x52,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"INEFFECTIVE_SW_PREF_MAB_MATCH", "PMC", 0x52,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"SWPREF_DATA_CACHE_FILLS_LOCAL_L2", "PMC", 0x59,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"SWPREF_DATA_CACHE_FILLS_LOCAL_CACHE", "PMC", 0x59,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"SWPREF_DATA_CACHE_FILLS_LOCAL_DRAM", "PMC", 0x59,0x08,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"SWPREF_DATA_CACHE_FILLS_REMOTE_CACHE", "PMC", 0x59,0x10,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"SWPREF_DATA_CACHE_FILLS_REMOTE_DRAM", "PMC", 0x59,0x40,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"HWPREF_DATA_CACHE_FILLS_LOCAL_L2", "PMC", 0x5A,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"HWPREF_DATA_CACHE_FILLS_LOCAL_CACHE", "PMC", 0x5A,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"HWPREF_DATA_CACHE_FILLS_LOCAL_DRAM", "PMC", 0x5A,0x08,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"HWPREF_DATA_CACHE_FILLS_REMOTE_CACHE", "PMC", 0x5A,0x10,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"HWPREF_DATA_CACHE_FILLS_REMOTE_DRAM", "PMC", 0x5A,0x40,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"TABLEWALKER_DATA_CACHE_FILLS_LOCAL_L2", "PMC", 0x5B,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"TABLEWALKER_DATA_CACHE_FILLS_LOCAL_CACHE", "PMC", 0x5B,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"TABLEWALKER_DATA_CACHE_FILLS_LOCAL_DRAM", "PMC", 0x5B,0x08,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"TABLEWALKER_DATA_CACHE_FILLS_REMOTE_CACHE", "PMC", 0x5B,0x10,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"TABLEWALKER_DATA_CACHE_FILLS_REMOTE_DRAM", "PMC", 0x5B,0x40,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"CPU_CLOCKS_UNHALTED", "PMC", 0x76,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"ICACHE_FETCHES", "PMC", 0x80,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"ICACHE_MISSES", "PMC", 0x81,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"ICACHE_L2_REFILLS", "PMC", 0x82,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"ICACHE_SYSTEM_REFILLS", "PMC", 0x83,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1_ITLB_L2_ITLB_HIT", "PMC", 0x84,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1_ITLB_L2_ITLB_MISS", "PMC", 0x85,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"PIPELINE_RESTART_DUE_INSTR_STREAM_PROBE", "PMC", 0x86,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"INSTR_PIPE_STALL_BACK_PRESSURE", "PMC", 0x87,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"INSTR_PIPE_STALL_DQ_EMPTY", "PMC", 0x87,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"INSTR_PIPE_STALL_ANY", "PMC", 0x87,0x04,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L1_BTB_CORRECTION", "PMC", 0x8A,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L2_BTB_CORRECTION", "PMC", 0x8B,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"ICACHE_LINES_INVALIDATED_FILL", "PMC", 0x8C,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"ICACHE_LINES_INVALIDATED_L2_PROBE", "PMC", 0x8C,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"ITLB_RELOADS", "PMC", 0x99,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"OC_MODE_SWITCH_IC_OC", "PMC", 0x28A,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"OC_MODE_SWITCH_OC_IC", "PMC", 0x28A,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"DYN_TOKENS_DISP_STALL_CYCLES_ALSQ1_TOKEN_STALL", "PMC", 0xAF,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"DYN_TOKENS_DISP_STALL_CYCLES_ALSQ2_TOKEN_STALL", "PMC", 0xAF,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"DYN_TOKENS_DISP_STALL_CYCLES_ALSQ3_TOKEN_STALL", "PMC", 0xAF,0x04,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"DYN_TOKENS_DISP_STALL_CYCLES_ALSQ3_0_TOKEN_STALL", "PMC", 0xAF,0x08,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"DYN_TOKENS_DISP_STALL_CYCLES_ALSQ_ANY_TOKEN_STALL", "PMC", 0xAF,0x0F,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"DYN_TOKENS_DISP_STALL_CYCLES_ALU_TOKEN_STALL", "PMC", 0xAF,0x10,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"DYN_TOKENS_DISP_STALL_CYCLES_AGSQ_TOKEN_STALL", "PMC", 0xAF,0x20,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"DYN_TOKENS_DISP_STALL_CYCLES_RETIRE_TOKEN_STALL", "PMC", 0xAF,0x40,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_INSTRUCTIONS", "PMC", 0xC0,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_UOPS", "PMC", 0xC1,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_BRANCH_INSTR", "PMC", 0xC2,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_MISP_BRANCH_INSTR", "PMC", 0xC3,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_TAKEN_BRANCH_INSTR", "PMC", 0xC4,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_TAKEN_MISP_BRANCH_INSTR", "PMC", 0xC5,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_FAR_CONTROL_TRANSFERS", "PMC", 0xC6,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_BRANCH_RESYNCS", "PMC", 0xC7,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_NEAR_RETURNS", "PMC", 0xC8,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_NEAR_RETURNS_MISP", "PMC", 0xC9,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_INDIRECT_BRANCHES_MISP", "PMC", 0xCA,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_MMX_FP_INSTR_X87", "PMC", 0xCB,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_MMX_FP_INSTR_MMX", "PMC", 0xCB,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_MMX_FP_INSTR_SSE", "PMC", 0xCB,0x04,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_MMX_FP_INSTR_ALL", "PMC", 0xCB,0x07,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_COND_BRANCH_INSTR", "PMC", 0xD1,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_COND_BRANCH_INSTR_MISP", "PMC", 0xD2,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"DIV_BUSY_CYCLES", "PMC", 0xD3,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"DIV_OP_COUNT", "PMC", 0xD4,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"TAGGED_IBS_OPS_COUNT", "PMC", 0x1CF,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"TAGGED_IBS_OPS_COUNT_RETIRED", "PMC", 0x1CF,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"TAGGED_IBS_OPS_IBS_COUNT_ROLLOVER", "PMC", 0x1CF,0x04,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RETIRED_FUSED_BRANCH_INSTR", "PMC", 0x1D0,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"REQUESTS_TO_L2_GRP1_OTHER", "PMC", 0x60,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"REQUESTS_TO_L2_GRP1_L2_HW_PREF", "PMC", 0x60,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"REQUESTS_TO_L2_GRP1_PREF_L2", "PMC", 0x60,0x04,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"REQUESTS_TO_L2_GRP1_CHANGE_TO_X", "PMC", 0x60,0x08,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"REQUESTS_TO_L2_GRP1_CACHEABLE_IC_READ", "PMC", 0x60,0x10,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"REQUESTS_TO_L2_GRP1_LS_RD_BLOCK_C_S", "PMC", 0x60,0x20,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"REQUESTS_TO_L2_GRP1_RD_BLOCK_X", "PMC", 0x60,0x40,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"REQUESTS_TO_L2_GRP1_RD_BLOCK_L", "PMC", 0x60,0x80,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"REQUESTS_TO_L2_GRP2_BUS_LOCK_RESP", "PMC", 0x61,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"REQUESTS_TO_L2_GRP2_BUS_LOCK_ORIG", "PMC", 0x61,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"REQUESTS_TO_L2_GRP2_SMC_INVAL", "PMC", 0x61,0x04,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"REQUESTS_TO_L2_GRP2_IC_READ_SIZED_NC", "PMC", 0x61,0x08,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"REQUESTS_TO_L2_GRP2_IC_READ_SIZED", "PMC", 0x61,0x10,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"REQUESTS_TO_L2_GRP2_LS_READ_SIZED_NC", "PMC", 0x61,0x20,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"REQUESTS_TO_L2_GRP2_LS_READ_SIZED", "PMC", 0x61,0x40,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"REQUESTS_TO_L2_GRP2_GRP1", "PMC", 0x61,0x80,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L2_LATENCY_CYCLES_WAIT_ON_FILLS", "PMC", 0x62,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"LS_TO_L2_WBC_REQUESTS_CL_ZERO", "PMC", 0x63,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"LS_TO_L2_WBC_REQUESTS_LOCAL_IC_CLEAR", "PMC", 0x63,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"LS_TO_L2_WBC_REQUESTS_ZERO_BYTE_STORE", "PMC", 0x63,0x04,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"LS_TO_L2_WBC_REQUESTS_I_LINE_FLUSH", "PMC", 0x63,0x08,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"LS_TO_L2_WBC_REQUESTS_CACHELINE_FLUSH", "PMC", 0x63,0x10,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"LS_TO_L2_WBC_REQUESTS_WCB_CLOSE", "PMC", 0x63,0x20,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"LS_TO_L2_WBC_REQUESTS_WCB_WRITE", "PMC", 0x63,0x40,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"CORE_TO_L2_CACHE_REQUESTS_IC_FILL_MISS", "PMC", 0x64,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"CORE_TO_L2_CACHE_REQUESTS_IC_FILL_HIT_S", "PMC", 0x64,0x02,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"CORE_TO_L2_CACHE_REQUESTS_IC_FILL_HIT_X", "PMC", 0x64,0x04,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"CORE_TO_L2_CACHE_REQUESTS_LD_READ_BLK_C", "PMC", 0x64,0x08,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"CORE_TO_L2_CACHE_REQUESTS_LD_READ_BLK_X", "PMC", 0x64,0x10,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"CORE_TO_L2_CACHE_REQUESTS_LD_READ_BLK_L_HIT_S", "PMC", 0x64,0x20,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"CORE_TO_L2_CACHE_REQUESTS_LD_READ_BLK_L_HIT_X", "PMC", 0x64,0x40,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"CORE_TO_L2_CACHE_REQUESTS_LD_READ_BLK_CS", "PMC", 0x64,0x80,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"CYCLES_FILL_PEND_FROM_L2_BUSY", "PMC", 0x6D,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L3_ACCESS", "CPMC", 0x01,0x80,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"L3_MISS", "CPMC", 0x06,0x01,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RAPL_CORE_ENERGY", "PWR0", 0x01,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
, {"RAPL_PKG_ENERGY", "PWR1", 0x02,0x00,0,0,0,EVENT_OPTION_NONE_MASK,{}}
};
