Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Aug  5 17:23:28 2025
| Host         : DESKTOP-TTFS3R7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file I2C_Test_wrapper_timing_summary_routed.rpt -pb I2C_Test_wrapper_timing_summary_routed.pb -rpx I2C_Test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : I2C_Test_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     76.192        0.000                      0                  547        0.109        0.000                      0                  547       41.160        0.000                       0                   219  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        76.192        0.000                      0                  396        0.109        0.000                      0                  396       41.160        0.000                       0                   219  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             77.932        0.000                      0                  151        0.994        0.000                      0                  151  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       76.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.192ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 1.182ns (17.200%)  route 5.690ns (82.800%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.609     5.153    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y71          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=67, routed)          2.189     7.797    I2C_Test_i/Read_Sensorsmod_0/U0/state[3]
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.124     7.921 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_2/O
                         net (fo=9, routed)           1.222     9.143    I2C_Test_i/Read_Sensorsmod_0/U0/state__0[3]
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.152     9.295 r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data[7]_i_1/O
                         net (fo=9, routed)           0.830    10.126    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data[7]
    SLICE_X8Y70          LUT6 (Prop_lut6_I4_O)        0.326    10.452 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.644    11.096    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.124    11.220 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.805    12.025    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X5Y72          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.493    88.187    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y72          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.270    88.458    
                         clock uncertainty           -0.035    88.422    
    SLICE_X5Y72          FDCE (Setup_fdce_C_CE)      -0.205    88.217    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         88.217    
                         arrival time                         -12.025    
  -------------------------------------------------------------------
                         slack                                 76.192    

Slack (MET) :             76.358ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 1.182ns (17.560%)  route 5.549ns (82.440%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.609     5.153    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y71          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=67, routed)          2.189     7.797    I2C_Test_i/Read_Sensorsmod_0/U0/state[3]
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.124     7.921 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_2/O
                         net (fo=9, routed)           1.222     9.143    I2C_Test_i/Read_Sensorsmod_0/U0/state__0[3]
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.152     9.295 r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data[7]_i_1/O
                         net (fo=9, routed)           0.830    10.126    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data[7]
    SLICE_X8Y70          LUT6 (Prop_lut6_I4_O)        0.326    10.452 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.644    11.096    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.124    11.220 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.664    11.884    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X5Y71          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.495    88.189    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y71          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.293    88.483    
                         clock uncertainty           -0.035    88.447    
    SLICE_X5Y71          FDCE (Setup_fdce_C_CE)      -0.205    88.242    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         88.242    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                 76.358    

Slack (MET) :             76.459ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 1.182ns (17.796%)  route 5.460ns (82.204%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.609     5.153    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y71          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=67, routed)          2.189     7.797    I2C_Test_i/Read_Sensorsmod_0/U0/state[3]
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.124     7.921 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_2/O
                         net (fo=9, routed)           1.222     9.143    I2C_Test_i/Read_Sensorsmod_0/U0/state__0[3]
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.152     9.295 r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data[7]_i_1/O
                         net (fo=9, routed)           0.830    10.126    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data[7]
    SLICE_X8Y70          LUT6 (Prop_lut6_I4_O)        0.326    10.452 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.644    11.096    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.124    11.220 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.575    11.794    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y72          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.493    88.187    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X6Y72          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.270    88.458    
                         clock uncertainty           -0.035    88.422    
    SLICE_X6Y72          FDCE (Setup_fdce_C_CE)      -0.169    88.253    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         88.253    
                         arrival time                         -11.794    
  -------------------------------------------------------------------
                         slack                                 76.459    

Slack (MET) :             76.558ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 1.182ns (18.057%)  route 5.364ns (81.943%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 88.190 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.609     5.153    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y71          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=67, routed)          2.189     7.797    I2C_Test_i/Read_Sensorsmod_0/U0/state[3]
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.124     7.921 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_2/O
                         net (fo=9, routed)           1.222     9.143    I2C_Test_i/Read_Sensorsmod_0/U0/state__0[3]
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.152     9.295 r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data[7]_i_1/O
                         net (fo=9, routed)           0.830    10.126    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data[7]
    SLICE_X8Y70          LUT6 (Prop_lut6_I4_O)        0.326    10.452 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.644    11.096    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.124    11.220 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.479    11.698    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.496    88.190    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X6Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.270    88.461    
                         clock uncertainty           -0.035    88.425    
    SLICE_X6Y69          FDCE (Setup_fdce_C_CE)      -0.169    88.256    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         88.256    
                         arrival time                         -11.698    
  -------------------------------------------------------------------
                         slack                                 76.558    

Slack (MET) :             77.635ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 0.856ns (16.206%)  route 4.426ns (83.794%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.609     5.153    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y71          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=67, routed)          2.189     7.797    I2C_Test_i/Read_Sensorsmod_0/U0/state[3]
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.124     7.921 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_2/O
                         net (fo=9, routed)           0.935     8.856    I2C_Test_i/Read_Sensorsmod_0/U0/state__0[3]
    SLICE_X10Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.980 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_data_wr[7]_i_2/O
                         net (fo=3, routed)           0.827     9.807    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_data_wr0
    SLICE_X9Y71          LUT5 (Prop_lut5_I3_O)        0.152     9.959 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_data_wr[7]_i_1/O
                         net (fo=1, routed)           0.475    10.434    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_data_wr[7]_i_1_n_0
    SLICE_X9Y71          FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.428    88.122    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y71          FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[7]/C
                         clock pessimism              0.257    88.380    
                         clock uncertainty           -0.035    88.344    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)       -0.275    88.069    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[7]
  -------------------------------------------------------------------
                         required time                         88.069    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                 77.635    

Slack (MET) :             77.782ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 1.058ns (19.275%)  route 4.431ns (80.725%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.609     5.153    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y71          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=67, routed)          2.494     8.102    I2C_Test_i/Read_Sensorsmod_0/U0/state[3]
    SLICE_X3Y71          LUT4 (Prop_lut4_I1_O)        0.152     8.254 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_9/O
                         net (fo=1, routed)           1.205     9.459    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_9_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I1_O)        0.326     9.785 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_4/O
                         net (fo=1, routed)           0.732    10.518    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_4_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I1_O)        0.124    10.642 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_1/O
                         net (fo=1, routed)           0.000    10.642    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_1_n_0
    SLICE_X8Y72          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.426    88.120    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y72          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_reg/C
                         clock pessimism              0.257    88.378    
                         clock uncertainty           -0.035    88.342    
    SLICE_X8Y72          FDCE (Setup_fdce_C_D)        0.081    88.423    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_reg
  -------------------------------------------------------------------
                         required time                         88.423    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                 77.782    

Slack (MET) :             77.977ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.732ns (15.106%)  route 4.114ns (84.894%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.609     5.153    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y71          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=67, routed)          2.189     7.797    I2C_Test_i/Read_Sensorsmod_0/U0/state[3]
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.124     7.921 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_2/O
                         net (fo=9, routed)           1.222     9.143    I2C_Test_i/Read_Sensorsmod_0/U0/state__0[3]
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.152     9.295 r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data[7]_i_1/O
                         net (fo=9, routed)           0.703     9.998    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data[7]
    SLICE_X14Y68         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.430    88.124    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X14Y68         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[0]/C
                         clock pessimism              0.257    88.382    
                         clock uncertainty           -0.035    88.346    
    SLICE_X14Y68         FDCE (Setup_fdce_C_CE)      -0.371    87.975    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[0]
  -------------------------------------------------------------------
                         required time                         87.975    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                 77.977    

Slack (MET) :             77.977ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.732ns (15.106%)  route 4.114ns (84.894%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.609     5.153    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y71          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=67, routed)          2.189     7.797    I2C_Test_i/Read_Sensorsmod_0/U0/state[3]
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.124     7.921 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_2/O
                         net (fo=9, routed)           1.222     9.143    I2C_Test_i/Read_Sensorsmod_0/U0/state__0[3]
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.152     9.295 r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data[7]_i_1/O
                         net (fo=9, routed)           0.703     9.998    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data[7]
    SLICE_X14Y68         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.430    88.124    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X14Y68         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[1]/C
                         clock pessimism              0.257    88.382    
                         clock uncertainty           -0.035    88.346    
    SLICE_X14Y68         FDCE (Setup_fdce_C_CE)      -0.371    87.975    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[1]
  -------------------------------------------------------------------
                         required time                         87.975    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                 77.977    

Slack (MET) :             77.977ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.732ns (15.106%)  route 4.114ns (84.894%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.609     5.153    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y71          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=67, routed)          2.189     7.797    I2C_Test_i/Read_Sensorsmod_0/U0/state[3]
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.124     7.921 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_2/O
                         net (fo=9, routed)           1.222     9.143    I2C_Test_i/Read_Sensorsmod_0/U0/state__0[3]
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.152     9.295 r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data[7]_i_1/O
                         net (fo=9, routed)           0.703     9.998    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data[7]
    SLICE_X14Y68         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.430    88.124    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X14Y68         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[2]/C
                         clock pessimism              0.257    88.382    
                         clock uncertainty           -0.035    88.346    
    SLICE_X14Y68         FDCE (Setup_fdce_C_CE)      -0.371    87.975    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[2]
  -------------------------------------------------------------------
                         required time                         87.975    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                 77.977    

Slack (MET) :             77.977ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.732ns (15.106%)  route 4.114ns (84.894%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.609     5.153    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y71          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=67, routed)          2.189     7.797    I2C_Test_i/Read_Sensorsmod_0/U0/state[3]
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.124     7.921 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_2/O
                         net (fo=9, routed)           1.222     9.143    I2C_Test_i/Read_Sensorsmod_0/U0/state__0[3]
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.152     9.295 r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data[7]_i_1/O
                         net (fo=9, routed)           0.703     9.998    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data[7]
    SLICE_X14Y68         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.430    88.124    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X14Y68         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[3]/C
                         clock pessimism              0.257    88.382    
                         clock uncertainty           -0.035    88.346    
    SLICE_X14Y68         FDCE (Setup_fdce_C_CE)      -0.371    87.975    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[3]
  -------------------------------------------------------------------
                         required time                         87.975    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                 77.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.556     1.460    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDCE (Prop_fdce_C_Q)         0.141     1.601 r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[13]/Q
                         net (fo=1, routed)           0.056     1.657    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg_n_0_[13]
    SLICE_X8Y69          LUT6 (Prop_lut6_I2_O)        0.045     1.702 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.702    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[5]_i_1_n_0
    SLICE_X8Y69          FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.823     1.973    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y69          FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[5]/C
                         clock pessimism             -0.500     1.473    
    SLICE_X8Y69          FDRE (Hold_fdre_C_D)         0.120     1.593    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.538%)  route 0.111ns (37.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.554     1.458    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y72         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDCE (Prop_fdce_C_Q)         0.141     1.599 f  I2C_Test_i/I2Cmod_0/U0/count_reg[3]/Q
                         net (fo=7, routed)           0.111     1.710    I2C_Test_i/I2Cmod_0/U0/count[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.045     1.755 r  I2C_Test_i/I2Cmod_0/U0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.755    I2C_Test_i/I2Cmod_0/U0/count_0[0]
    SLICE_X12Y72         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.820     1.970    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X12Y72         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[0]/C
                         clock pessimism             -0.499     1.471    
    SLICE_X12Y72         FDCE (Hold_fdce_C_D)         0.120     1.591    I2C_Test_i/I2Cmod_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.209ns (67.766%)  route 0.099ns (32.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.557     1.461    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X14Y68         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDCE (Prop_fdce_C_Q)         0.164     1.625 r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[1]/Q
                         net (fo=1, routed)           0.099     1.724    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg_n_0_[1]
    SLICE_X12Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.769 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.769    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[1]_i_1_n_0
    SLICE_X12Y67         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.825     1.975    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X12Y67         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[1]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X12Y67         FDRE (Hold_fdre_C_D)         0.120     1.596    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.557     1.461    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y68         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.164     1.625 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[7]/Q
                         net (fo=1, routed)           0.116     1.740    I2C_Test_i/UART_TXmod_0/U0/i_TX_Byte[7]
    SLICE_X9Y68          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.824     1.974    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X9Y68          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/C
                         clock pessimism             -0.479     1.495    
    SLICE_X9Y68          FDRE (Hold_fdre_C_D)         0.071     1.566    I2C_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.321%)  route 0.144ns (43.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.556     1.460    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDCE (Prop_fdce_C_Q)         0.141     1.601 r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[10]/Q
                         net (fo=1, routed)           0.144     1.745    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg_n_0_[10]
    SLICE_X10Y68         LUT6 (Prop_lut6_I2_O)        0.045     1.790 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.790    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[2]_i_1_n_0
    SLICE_X10Y68         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.824     1.974    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y68         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[2]/C
                         clock pessimism             -0.479     1.495    
    SLICE_X10Y68         FDRE (Hold_fdre_C_D)         0.120     1.615    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rd_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.701%)  route 0.112ns (44.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.555     1.459    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X15Y70         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[3]/Q
                         net (fo=8, routed)           0.112     1.712    I2C_Test_i/Read_Sensorsmod_0/U0/i_data_read[3]
    SLICE_X12Y70         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.822     1.972    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X12Y70         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]/C
                         clock pessimism             -0.499     1.473    
    SLICE_X12Y70         FDCE (Hold_fdce_C_D)         0.063     1.536    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.555     1.459    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X15Y70         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/Q
                         net (fo=8, routed)           0.122     1.722    I2C_Test_i/Read_Sensorsmod_0/U0/i_data_read[1]
    SLICE_X15Y69         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.823     1.973    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X15Y69         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[1]/C
                         clock pessimism             -0.499     1.474    
    SLICE_X15Y69         FDCE (Hold_fdce_C_D)         0.066     1.540    I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.556     1.460    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y69          FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164     1.624 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[5]/Q
                         net (fo=1, routed)           0.116     1.740    I2C_Test_i/UART_TXmod_0/U0/i_TX_Byte[5]
    SLICE_X9Y68          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.824     1.974    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X9Y68          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[5]/C
                         clock pessimism             -0.499     1.475    
    SLICE_X9Y68          FDRE (Hold_fdre_C_D)         0.072     1.547    I2C_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.940%)  route 0.125ns (47.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.555     1.459    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X15Y70         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[0]/Q
                         net (fo=8, routed)           0.125     1.725    I2C_Test_i/Read_Sensorsmod_0/U0/i_data_read[0]
    SLICE_X12Y70         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.822     1.972    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X12Y70         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[0]/C
                         clock pessimism             -0.499     1.473    
    SLICE_X12Y70         FDCE (Hold_fdce_C_D)         0.059     1.532    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.713%)  route 0.143ns (50.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.555     1.459    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X15Y70         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[0]/Q
                         net (fo=8, routed)           0.143     1.742    I2C_Test_i/Read_Sensorsmod_0/U0/i_data_read[0]
    SLICE_X13Y69         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.823     1.973    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X13Y69         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[8]/C
                         clock pessimism             -0.499     1.474    
    SLICE_X13Y69         FDCE (Hold_fdce_C_D)         0.075     1.549    I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         83.330      82.330     SLICE_X13Y75   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X13Y75   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X13Y74   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X13Y74   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X13Y74   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X12Y74   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X13Y74   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X12Y74   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X13Y75   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X13Y75   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X13Y75   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X13Y75   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X13Y75   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X13Y74   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X13Y74   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X13Y74   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X13Y74   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X13Y74   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X13Y74   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X13Y75   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X13Y75   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X13Y75   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X13Y75   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X13Y74   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X13Y74   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X13Y74   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X13Y74   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X13Y74   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X13Y74   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.994ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.932ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.642ns (13.033%)  route 4.284ns (86.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.539     5.083    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.601 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          1.197     6.798    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.922 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         3.087    10.009    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X15Y69         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.429    88.123    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X15Y69         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[0]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X15Y69         FDCE (Recov_fdce_C_CLR)     -0.405    87.940    I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[0]
  -------------------------------------------------------------------
                         required time                         87.940    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                 77.932    

Slack (MET) :             77.932ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.642ns (13.033%)  route 4.284ns (86.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.539     5.083    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.601 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          1.197     6.798    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.922 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         3.087    10.009    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X15Y69         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.429    88.123    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X15Y69         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[1]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X15Y69         FDCE (Recov_fdce_C_CLR)     -0.405    87.940    I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[1]
  -------------------------------------------------------------------
                         required time                         87.940    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                 77.932    

Slack (MET) :             77.932ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.642ns (13.033%)  route 4.284ns (86.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.539     5.083    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.601 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          1.197     6.798    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.922 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         3.087    10.009    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X15Y69         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.429    88.123    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X15Y69         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[3]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X15Y69         FDCE (Recov_fdce_C_CLR)     -0.405    87.940    I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[3]
  -------------------------------------------------------------------
                         required time                         87.940    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                 77.932    

Slack (MET) :             77.991ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 0.642ns (13.071%)  route 4.270ns (86.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.539     5.083    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.601 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          1.197     6.798    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.922 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         3.073     9.994    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X12Y68         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.430    88.124    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X12Y68         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[22]/C
                         clock pessimism              0.257    88.382    
                         clock uncertainty           -0.035    88.346    
    SLICE_X12Y68         FDCE (Recov_fdce_C_CLR)     -0.361    87.985    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[22]
  -------------------------------------------------------------------
                         required time                         87.985    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                 77.991    

Slack (MET) :             78.018ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.642ns (13.033%)  route 4.284ns (86.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.539     5.083    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.601 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          1.197     6.798    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.922 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         3.087    10.009    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X14Y69         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.429    88.123    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X14Y69         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[11]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X14Y69         FDCE (Recov_fdce_C_CLR)     -0.319    88.026    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[11]
  -------------------------------------------------------------------
                         required time                         88.026    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                 78.018    

Slack (MET) :             78.018ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.642ns (13.033%)  route 4.284ns (86.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.539     5.083    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.601 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          1.197     6.798    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.922 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         3.087    10.009    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X14Y69         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.429    88.123    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X14Y69         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[14]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X14Y69         FDCE (Recov_fdce_C_CLR)     -0.319    88.026    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[14]
  -------------------------------------------------------------------
                         required time                         88.026    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                 78.018    

Slack (MET) :             78.018ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.642ns (13.033%)  route 4.284ns (86.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.539     5.083    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.601 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          1.197     6.798    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.922 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         3.087    10.009    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X14Y69         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.429    88.123    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X14Y69         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[8]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X14Y69         FDCE (Recov_fdce_C_CLR)     -0.319    88.026    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[8]
  -------------------------------------------------------------------
                         required time                         88.026    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                 78.018    

Slack (MET) :             78.018ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.642ns (13.033%)  route 4.284ns (86.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.539     5.083    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.601 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          1.197     6.798    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.922 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         3.087    10.009    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X14Y69         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.429    88.123    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X14Y69         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[9]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X14Y69         FDCE (Recov_fdce_C_CLR)     -0.319    88.026    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[9]
  -------------------------------------------------------------------
                         required time                         88.026    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                 78.018    

Slack (MET) :             78.033ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 0.642ns (13.071%)  route 4.270ns (86.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.539     5.083    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.601 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          1.197     6.798    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.922 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         3.073     9.994    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X12Y68         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.430    88.124    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X12Y68         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[16]/C
                         clock pessimism              0.257    88.382    
                         clock uncertainty           -0.035    88.346    
    SLICE_X12Y68         FDCE (Recov_fdce_C_CLR)     -0.319    88.027    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[16]
  -------------------------------------------------------------------
                         required time                         88.027    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                 78.033    

Slack (MET) :             78.033ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 0.642ns (13.071%)  route 4.270ns (86.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.539     5.083    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.601 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          1.197     6.798    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.922 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         3.073     9.994    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X12Y68         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.430    88.124    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X12Y68         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[17]/C
                         clock pessimism              0.257    88.382    
                         clock uncertainty           -0.035    88.346    
    SLICE_X12Y68         FDCE (Recov_fdce_C_CLR)     -0.319    88.027    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[17]
  -------------------------------------------------------------------
                         required time                         88.027    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                 78.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.209ns (21.691%)  route 0.755ns (78.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.552     1.456    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.620 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          0.503     2.123    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         0.252     2.419    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X12Y70         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.822     1.972    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X12Y70         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[0]/C
                         clock pessimism             -0.479     1.493    
    SLICE_X12Y70         FDCE (Remov_fdce_C_CLR)     -0.067     1.426    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.209ns (21.691%)  route 0.755ns (78.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.552     1.456    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.620 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          0.503     2.123    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         0.252     2.419    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X12Y70         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.822     1.972    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X12Y70         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]/C
                         clock pessimism             -0.479     1.493    
    SLICE_X12Y70         FDCE (Remov_fdce_C_CLR)     -0.067     1.426    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.209ns (21.691%)  route 0.755ns (78.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.552     1.456    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.620 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          0.503     2.123    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         0.252     2.419    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X12Y70         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.822     1.972    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X12Y70         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]/C
                         clock pessimism             -0.479     1.493    
    SLICE_X12Y70         FDCE (Remov_fdce_C_CLR)     -0.067     1.426    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.209ns (21.691%)  route 0.755ns (78.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.552     1.456    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.620 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          0.503     2.123    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         0.252     2.419    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X12Y70         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.822     1.972    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X12Y70         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[6]/C
                         clock pessimism             -0.479     1.493    
    SLICE_X12Y70         FDCE (Remov_fdce_C_CLR)     -0.067     1.426    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.207ns (22.690%)  route 0.705ns (77.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.552     1.456    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.620 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          0.503     2.123    I2C_Test_i/I2Cmod_0/U0/reset_n
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.043     2.166 f  I2C_Test_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=29, routed)          0.202     2.368    I2C_Test_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X12Y73         FDPE                                         f  I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.818     1.968    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X12Y73         FDPE                                         r  I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[1]/C
                         clock pessimism             -0.479     1.489    
    SLICE_X12Y73         FDPE (Remov_fdpe_C_PRE)     -0.139     1.350    I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.207ns (22.690%)  route 0.705ns (77.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.552     1.456    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.620 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          0.503     2.123    I2C_Test_i/I2Cmod_0/U0/reset_n
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.043     2.166 f  I2C_Test_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=29, routed)          0.202     2.368    I2C_Test_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X12Y73         FDPE                                         f  I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.818     1.968    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X12Y73         FDPE                                         r  I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[2]/C
                         clock pessimism             -0.479     1.489    
    SLICE_X12Y73         FDPE (Remov_fdpe_C_PRE)     -0.139     1.350    I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.209ns (21.691%)  route 0.755ns (78.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.552     1.456    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.620 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          0.503     2.123    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         0.252     2.419    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X13Y70         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.822     1.972    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X13Y70         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[11]/C
                         clock pessimism             -0.479     1.493    
    SLICE_X13Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.209ns (21.691%)  route 0.755ns (78.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.552     1.456    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.620 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          0.503     2.123    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         0.252     2.419    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X13Y70         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.822     1.972    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X13Y70         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[14]/C
                         clock pessimism             -0.479     1.493    
    SLICE_X13Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.209ns (21.691%)  route 0.755ns (78.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.552     1.456    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.620 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          0.503     2.123    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         0.252     2.419    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X13Y70         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.822     1.972    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X13Y70         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[8]/C
                         clock pessimism             -0.479     1.493    
    SLICE_X13Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.209ns (21.691%)  route 0.755ns (78.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.552     1.456    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.620 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          0.503     2.123    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         0.252     2.419    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X13Y70         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.822     1.972    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X13Y70         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[9]/C
                         clock pessimism             -0.479     1.493    
    SLICE_X13Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  1.019    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_clk_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.380ns  (logic 4.550ns (48.509%)  route 4.830ns (51.491%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.543     5.087    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X12Y71         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_clk_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.478     5.565 r  I2C_Test_i/I2Cmod_0/U0/data_clk_prev_reg/Q
                         net (fo=11, routed)          1.082     6.647    I2C_Test_i/I2Cmod_0/U0/data_clk_prev
    SLICE_X12Y76         LUT4 (Prop_lut4_I2_O)        0.321     6.968 f  I2C_Test_i/I2Cmod_0/U0/sda_t_INST_0/O
                         net (fo=1, routed)           3.748    10.715    SDA_iobuf/T
    A16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.751    14.466 r  SDA_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    14.466    SDA
    A16                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.316ns  (logic 4.106ns (49.373%)  route 4.210ns (50.627%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.539     5.083    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y73         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  I2C_Test_i/I2Cmod_0/U0/scl_clk_reg/Q
                         net (fo=2, routed)           0.990     6.529    I2C_Test_i/I2Cmod_0/U0/scl_clk
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.124     6.653 f  I2C_Test_i/I2Cmod_0/U0/scl_t_INST_0/O
                         net (fo=1, routed)           3.220     9.873    SCL_iobuf/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.526    13.398 r  SCL_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    13.398    SCL
    K3                                                                r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.624ns  (logic 4.026ns (52.809%)  route 3.598ns (47.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.539     5.083    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.601 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           3.598     9.198    lopt
    A17                  OBUF (Prop_obuf_I_O)         3.508    12.706 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    12.706    led1
    A17                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.266ns  (logic 3.948ns (54.341%)  route 3.317ns (45.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.605     5.149    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/Q
                         net (fo=2, routed)           3.317     8.922    led2_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492    12.414 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000    12.414    led2
    C16                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.800ns  (logic 4.043ns (59.454%)  route 2.757ns (40.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.614     5.158    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X6Y67          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           2.757     8.433    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.957 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.957    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.390ns (63.234%)  route 0.808ns (36.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.585     1.489    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X6Y67          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164     1.653 r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.808     2.461    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.686 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.686    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.334ns (55.769%)  route 1.058ns (44.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.579     1.483    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.141     1.624 r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/Q
                         net (fo=2, routed)           1.058     2.682    led2_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.876 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     3.876    led2
    C16                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/scl_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.564ns  (logic 1.010ns (39.388%)  route 1.554ns (60.612%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.552     1.456    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y76         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141     1.597 f  I2C_Test_i/I2Cmod_0/U0/scl_ena_reg/Q
                         net (fo=2, routed)           0.207     1.804    I2C_Test_i/I2Cmod_0/U0/scl_ena_reg_n_0
    SLICE_X13Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  I2C_Test_i/I2Cmod_0/U0/scl_t_INST_0/O
                         net (fo=1, routed)           1.347     3.196    SCL_iobuf/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.020 r  SCL_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.020    SCL
    K3                                                                r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.599ns  (logic 1.373ns (52.835%)  route 1.226ns (47.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.552     1.456    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.620 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           1.226     2.845    lopt
    A17                  OBUF (Prop_obuf_I_O)         1.209     4.055 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     4.055    led1
    A17                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/sda_int_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.846ns  (logic 1.104ns (38.793%)  route 1.742ns (61.207%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.552     1.456    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X12Y76         FDPE                                         r  I2C_Test_i/I2Cmod_0/U0/sda_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDPE (Prop_fdpe_C_Q)         0.164     1.620 r  I2C_Test_i/I2Cmod_0/U0/sda_int_reg/Q
                         net (fo=2, routed)           0.174     1.794    I2C_Test_i/I2Cmod_0/U0/sda_int_reg_n_0
    SLICE_X12Y76         LUT4 (Prop_lut4_I0_O)        0.043     1.837 r  I2C_Test_i/I2Cmod_0/U0/sda_t_INST_0/O
                         net (fo=1, routed)           1.568     3.405    SDA_iobuf/T
    A16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.897     4.302 r  SDA_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.302    SDA
    A16                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.297ns  (logic 1.581ns (29.844%)  route 3.716ns (70.156%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.716     5.173    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X13Y71         LUT5 (Prop_lut5_I0_O)        0.124     5.297 r  I2C_Test_i/I2Cmod_0/U0/data_rx[3]_i_1/O
                         net (fo=1, routed)           0.000     5.297    I2C_Test_i/I2Cmod_0/U0/data_rx[3]_i_1_n_0
    SLICE_X13Y71         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.428     4.792    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y71         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[3]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.256ns  (logic 1.581ns (30.078%)  route 3.675ns (69.922%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.675     5.132    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X14Y71         LUT5 (Prop_lut5_I0_O)        0.124     5.256 r  I2C_Test_i/I2Cmod_0/U0/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     5.256    I2C_Test_i/I2Cmod_0/U0/data_rx[6]_i_1_n_0
    SLICE_X14Y71         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.428     4.792    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X14Y71         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.239ns  (logic 1.581ns (30.175%)  route 3.658ns (69.825%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.658     5.115    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X14Y71         LUT5 (Prop_lut5_I0_O)        0.124     5.239 r  I2C_Test_i/I2Cmod_0/U0/data_rx[5]_i_1/O
                         net (fo=1, routed)           0.000     5.239    I2C_Test_i/I2Cmod_0/U0/data_rx[5]_i_1_n_0
    SLICE_X14Y71         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.428     4.792    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X14Y71         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.157ns  (logic 1.581ns (30.655%)  route 3.576ns (69.345%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.576     5.033    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X13Y73         LUT5 (Prop_lut5_I0_O)        0.124     5.157 r  I2C_Test_i/I2Cmod_0/U0/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     5.157    I2C_Test_i/I2Cmod_0/U0/data_rx[0]_i_1_n_0
    SLICE_X13Y73         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.425     4.789    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y73         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.156ns  (logic 1.581ns (30.661%)  route 3.575ns (69.339%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.575     5.032    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X14Y71         LUT5 (Prop_lut5_I0_O)        0.124     5.156 r  I2C_Test_i/I2Cmod_0/U0/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     5.156    I2C_Test_i/I2Cmod_0/U0/data_rx[1]_i_1_n_0
    SLICE_X14Y71         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.428     4.792    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X14Y71         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.153ns  (logic 1.581ns (30.679%)  route 3.572ns (69.321%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.572     5.029    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X14Y71         LUT5 (Prop_lut5_I0_O)        0.124     5.153 r  I2C_Test_i/I2Cmod_0/U0/data_rx[2]_i_1/O
                         net (fo=1, routed)           0.000     5.153    I2C_Test_i/I2Cmod_0/U0/data_rx[2]_i_1_n_0
    SLICE_X14Y71         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.428     4.792    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X14Y71         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.113ns  (logic 1.581ns (30.922%)  route 3.532ns (69.078%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.532     4.989    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X12Y71         LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  I2C_Test_i/I2Cmod_0/U0/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     5.113    I2C_Test_i/I2Cmod_0/U0/data_rx[4]_i_1_n_0
    SLICE_X12Y71         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.428     4.792    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X12Y71         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.887ns  (logic 1.613ns (33.005%)  route 3.274ns (66.995%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           2.703     4.166    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X8Y76          LUT3 (Prop_lut3_I1_O)        0.150     4.316 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.572     4.887    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.425     4.789    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.790ns  (logic 1.581ns (33.003%)  route 3.209ns (66.997%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.209     4.666    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X13Y71         LUT5 (Prop_lut5_I0_O)        0.124     4.790 r  I2C_Test_i/I2Cmod_0/U0/data_rx[7]_i_1/O
                         net (fo=1, routed)           0.000     4.790    I2C_Test_i/I2Cmod_0/U0/data_rx[7]_i_1_n_0
    SLICE_X13Y71         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.428     4.792    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y71         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.698ns  (logic 1.613ns (34.335%)  route 3.085ns (65.665%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           2.703     4.166    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X8Y76          LUT3 (Prop_lut3_I1_O)        0.150     4.316 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.382     4.698    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.425     4.789    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.231ns (18.486%)  route 1.019ns (81.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.019     1.250    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.818     1.968    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/i_signal_prev_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.276ns (20.020%)  route 1.103ns (79.980%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.103     1.334    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X8Y76          LUT3 (Prop_lut3_I0_O)        0.045     1.379 r  I2C_Test_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.000     1.379    I2C_Test_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.818     1.968    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/State_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.499ns  (logic 0.277ns (18.481%)  route 1.222ns (81.519%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.103     1.334    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X8Y76          LUT3 (Prop_lut3_I1_O)        0.046     1.380 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.119     1.499    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.818     1.968    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.277ns (17.766%)  route 1.282ns (82.234%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.103     1.334    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X8Y76          LUT3 (Prop_lut3_I1_O)        0.046     1.380 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.180     1.559    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.818     1.968    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y76          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 SCL
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.269ns (17.175%)  route 1.296ns (82.825%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    SCL_iobuf/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  SCL_iobuf/IBUF/O
                         net (fo=1, routed)           1.296     1.519    I2C_Test_i/I2Cmod_0/U0/scl_i
    SLICE_X12Y72         LUT3 (Prop_lut3_I0_O)        0.045     1.564 r  I2C_Test_i/I2Cmod_0/U0/stretch_i_1/O
                         net (fo=1, routed)           0.000     1.564    I2C_Test_i/I2Cmod_0/U0/stretch_i_1_n_0
    SLICE_X12Y72         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.820     1.970    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X12Y72         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/stretch_reg/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.723ns  (logic 0.270ns (15.668%)  route 1.453ns (84.332%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.453     1.678    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X13Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.723 r  I2C_Test_i/I2Cmod_0/U0/data_rx[7]_i_1/O
                         net (fo=1, routed)           0.000     1.723    I2C_Test_i/I2Cmod_0/U0/data_rx[7]_i_1_n_0
    SLICE_X13Y71         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.822     1.971    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y71         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.805ns  (logic 0.270ns (14.957%)  route 1.535ns (85.043%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.535     1.760    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X13Y73         LUT5 (Prop_lut5_I0_O)        0.045     1.805 r  I2C_Test_i/I2Cmod_0/U0/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     1.805    I2C_Test_i/I2Cmod_0/U0/data_rx[0]_i_1_n_0
    SLICE_X13Y73         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.818     1.968    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y73         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.824ns  (logic 0.270ns (14.804%)  route 1.554ns (85.196%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.554     1.779    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X12Y71         LUT6 (Prop_lut6_I0_O)        0.045     1.824 r  I2C_Test_i/I2Cmod_0/U0/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     1.824    I2C_Test_i/I2Cmod_0/U0/data_rx[4]_i_1_n_0
    SLICE_X12Y71         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.822     1.971    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X12Y71         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.859ns  (logic 0.270ns (14.522%)  route 1.589ns (85.478%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.589     1.814    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X14Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.859 r  I2C_Test_i/I2Cmod_0/U0/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     1.859    I2C_Test_i/I2Cmod_0/U0/data_rx[6]_i_1_n_0
    SLICE_X14Y71         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.822     1.971    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X14Y71         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.863ns  (logic 0.270ns (14.491%)  route 1.593ns (85.509%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.593     1.818    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X14Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.863 r  I2C_Test_i/I2Cmod_0/U0/data_rx[2]_i_1/O
                         net (fo=1, routed)           0.000     1.863    I2C_Test_i/I2Cmod_0/U0/data_rx[2]_i_1_n_0
    SLICE_X14Y71         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.822     1.971    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X14Y71         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/C





