# EECS151_RISCV_CPU
This is the Berkeley EECS151(Introduction to Digital Design and Integrated Circuits) course FPGA project which implementing a 3 stage pipeline CPU supporting RV32I ISA
