// Seed: 96023027
module module_0 ();
  module_3 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  localparam id_3 = -1'b0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  output wire id_1;
  logic [-1 : 1 'b0] id_4;
  ;
  wire id_5;
  ;
  wire id_6;
endmodule
module module_3 #(
    parameter id_1 = 32'd48,
    parameter id_4 = 32'd75
);
  wire _id_1;
  logic [7:0][id_1 : id_1] id_2, id_3, _id_4, id_5, id_6;
  wire [ -1 : -1] id_7;
  wor  [1 : id_4] id_8;
  if (1'b0) assign id_8 = 1;
  else begin : LABEL_0
    assign id_7 = -1;
  end
  assign id_5 = id_3;
  assign id_5 = id_7;
  assign id_5 = id_8;
  assign id_6 = id_5;
  assign id_5 = id_4;
  assign id_5[id_1==-1] = -1;
  localparam id_9 = 1;
endmodule
