
---------- Begin Simulation Statistics ----------
final_tick                               2541811242500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 204187                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746820                       # Number of bytes of host memory used
host_op_rate                                   204186                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.55                       # Real time elapsed on the host
host_tick_rate                              574377565                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195277                       # Number of instructions simulated
sim_ops                                       4195277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011801                       # Number of seconds simulated
sim_ticks                                 11801397500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             58.376965                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  326458                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               559224                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2709                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             70638                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            900080                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              40012                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          163408                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           123396                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1083391                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65435                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26674                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195277                       # Number of instructions committed
system.cpu.committedOps                       4195277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.622758                       # CPI: cycles per instruction
system.cpu.discardedOps                        225459                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   610727                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1458616                       # DTB hits
system.cpu.dtb.data_misses                       7948                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   409317                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       855742                       # DTB read hits
system.cpu.dtb.read_misses                       7126                       # DTB read misses
system.cpu.dtb.write_accesses                  201410                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      602874                       # DTB write hits
system.cpu.dtb.write_misses                       822                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18166                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3492529                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1063898                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           665258                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16804944                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177849                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  905129                       # ITB accesses
system.cpu.itb.fetch_acv                          349                       # ITB acv
system.cpu.itb.fetch_hits                      899797                       # ITB hits
system.cpu.itb.fetch_misses                      5332                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4218     69.36%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6081                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14424                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2680     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5131                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10878773500     92.15%     92.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9393500      0.08%     92.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17422000      0.15%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               900285000      7.63%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11805874000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903358                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946989                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8005876000     67.81%     67.81% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3799998000     32.19%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23589026                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85408      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541046     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839155     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592495     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104843      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195277                       # Class of committed instruction
system.cpu.quiesceCycles                        13769                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6784082                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155977                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313564                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22850955                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22850955                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22850955                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22850955                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117184.384615                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117184.384615                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117184.384615                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117184.384615                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13086990                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13086990                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13086990                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13086990                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67112.769231                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67112.769231                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67112.769231                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67112.769231                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349997                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349997                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116665.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116665.666667                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66665.666667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66665.666667                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22500958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22500958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117192.489583                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117192.489583                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12886993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12886993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67119.755208                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67119.755208                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.267508                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539400092000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.267508                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204219                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204219                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128506                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34850                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86851                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34257                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28998                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28998                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87441                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40959                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       261661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       261661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471301                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11150080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11150080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6696064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6696497                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17857841                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       4800                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157813                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002807                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052908                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157370     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157813                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           823164538                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376320750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          463479000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5591616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4476928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10068544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5591616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5591616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34850                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34850                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         473809648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         379355750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             853165398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    473809648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        473809648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188994566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188994566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188994566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        473809648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        379355750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1042159965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000139882750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7348                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7348                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407281                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112010                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157321                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121478                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157321                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121478                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10596                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2182                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5775                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2004546500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733625000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4755640250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13661.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32411.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103951                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80502                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157321                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121478                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.768110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.320505                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.075569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34612     42.45%     42.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24106     29.57%     72.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10026     12.30%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4588      5.63%     89.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2484      3.05%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1412      1.73%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          908      1.11%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          619      0.76%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2775      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81530                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.966930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.364748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.495667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1319     17.95%     17.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5553     75.57%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           282      3.84%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            95      1.29%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      0.50%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            25      0.34%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.10%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7348                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7348                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.231764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.216815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.728982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6587     89.64%     89.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               98      1.33%     90.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              456      6.21%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              140      1.91%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      0.84%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7348                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9390400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  678144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7633344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10068544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7774592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       795.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       646.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    853.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    658.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11801392500                       # Total gap between requests
system.mem_ctrls.avgGap                      42329.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4945728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7633344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 419079858.974329113960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376622514.409840047359                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 646816955.364820122719                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87369                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121478                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2507785000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2247855250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290085783750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28703.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32134.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2387969.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315016800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167408835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560668500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          310777920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     931179600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5165639820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        181724160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7632415635                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.738290                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    422393000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    393900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10985104500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267200220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141997515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486948000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311816700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     931179600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5101057110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        236109600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7476308745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.510459                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    562729000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    393900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10844768500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003955                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11794197500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1562282                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1562282                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1562282                       # number of overall hits
system.cpu.icache.overall_hits::total         1562282                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87442                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87442                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87442                       # number of overall misses
system.cpu.icache.overall_misses::total         87442                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5367518000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5367518000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5367518000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5367518000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1649724                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1649724                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1649724                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1649724                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.053004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.053004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.053004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.053004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61383.751515                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61383.751515                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61383.751515                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61383.751515                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86851                       # number of writebacks
system.cpu.icache.writebacks::total             86851                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87442                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87442                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87442                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87442                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5280077000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5280077000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5280077000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5280077000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.053004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.053004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.053004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.053004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60383.762951                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60383.762951                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60383.762951                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60383.762951                       # average overall mshr miss latency
system.cpu.icache.replacements                  86851                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1562282                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1562282                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87442                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87442                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5367518000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5367518000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1649724                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1649724                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.053004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.053004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61383.751515                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61383.751515                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87442                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87442                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5280077000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5280077000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.053004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.053004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60383.762951                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60383.762951                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.782771                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1583606                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86929                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.217235                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.782771                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995669                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995669                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3386889                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3386889                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1318055                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1318055                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1318055                       # number of overall hits
system.cpu.dcache.overall_hits::total         1318055                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105753                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105753                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105753                       # number of overall misses
system.cpu.dcache.overall_misses::total        105753                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6777159500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6777159500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6777159500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6777159500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1423808                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1423808                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1423808                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1423808                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074275                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074275                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074275                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074275                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64084.796649                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64084.796649                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64084.796649                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64084.796649                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34674                       # number of writebacks
system.cpu.dcache.writebacks::total             34674                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36677                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36677                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69076                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69076                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4398008500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4398008500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4398008500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4398008500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048515                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048515                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048515                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048515                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63669.125311                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63669.125311                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63669.125311                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63669.125311                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68928                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       787257                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          787257                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49283                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49283                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3300541500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3300541500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       836540                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       836540                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058913                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058913                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66971.196964                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66971.196964                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9219                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9219                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40064                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40064                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2675051500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2675051500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66769.456370                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66769.456370                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530798                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530798                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476618000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476618000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096157                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096157                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61565.751727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61565.751727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29012                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29012                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722957000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722957000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59387.736109                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59387.736109                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10287                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10287                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          894                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          894                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079957                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079957                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71725.950783                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71725.950783                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63229000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63229000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079957                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079957                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70725.950783                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70725.950783                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541811242500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.276599                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379727                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68928                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.016931                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.276599                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2962158                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2962158                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3201910596500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 229388                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749892                       # Number of bytes of host memory used
host_op_rate                                   229388                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1773.47                       # Real time elapsed on the host
host_tick_rate                              370942536                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   406812381                       # Number of instructions simulated
sim_ops                                     406812381                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.657856                       # Number of seconds simulated
sim_ticks                                657856005000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             68.909923                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                53879328                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             78188054                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             204738                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5063756                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          89457215                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            2178633                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        15867000                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         13688367                       # Number of indirect misses.
system.cpu.branchPred.lookups               123002047                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 9951346                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       545172                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   401875828                       # Number of instructions committed
system.cpu.committedOps                     401875828                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.273540                       # CPI: cycles per instruction
system.cpu.discardedOps                      12095702                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                109875259                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                    113687586                       # DTB hits
system.cpu.dtb.data_misses                    1208808                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 74919987                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     75203030                       # DTB read hits
system.cpu.dtb.read_misses                    1178519                       # DTB read misses
system.cpu.dtb.write_accesses                34955272                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    38484556                       # DTB write hits
system.cpu.dtb.write_misses                     30289                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              415874                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          299264793                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          85433007                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         39533369                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       621993078                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.305480                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               198749839                       # ITB accesses
system.cpu.itb.fetch_acv                          733                       # ITB acv
system.cpu.itb.fetch_hits                   198748149                       # ITB hits
system.cpu.itb.fetch_misses                      1690                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.06% # number of callpals executed
system.cpu.kern.callpal::swpipl                 24182      6.79%      6.85% # number of callpals executed
system.cpu.kern.callpal::rdps                    1532      0.43%      7.28% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.28% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.28% # number of callpals executed
system.cpu.kern.callpal::rti                     3701      1.04%      8.32% # number of callpals executed
system.cpu.kern.callpal::callsys                  191      0.05%      8.37% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.37% # number of callpals executed
system.cpu.kern.callpal::rdunique              326201     91.63%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 356011                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1447721                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      102                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10399     36.35%     36.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      52      0.18%     36.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     673      2.35%     38.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   17484     61.12%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                28608                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10398     48.32%     48.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       52      0.24%     48.56% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      673      3.13%     51.68% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10398     48.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 21521                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             643529002000     97.85%     97.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                87677500      0.01%     97.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               832213000      0.13%     97.99% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             13230730500      2.01%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         657679623000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999904                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.594715                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.752272                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3624                      
system.cpu.kern.mode_good::user                  3624                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3889                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3624                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.931859                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.964728                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        51862705000      7.89%      7.89% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         605816853000     92.11%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1315556629                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       102                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            31006071      7.72%      7.72% # Class of committed instruction
system.cpu.op_class_0::IntAlu               242501945     60.34%     68.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                 225321      0.06%     68.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                236037      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 44927      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 14981      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               78028070     19.42%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              38342055      9.54%     97.14% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             46030      0.01%     97.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            46050      0.01%     97.17% # Class of committed instruction
system.cpu.op_class_0::IprAccess             11384341      2.83%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                401875828                       # Class of committed instruction
system.cpu.quiesceCycles                       155381                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       693563551                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2088960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 252                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        258                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          154                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6550427                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13100743                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        32718                       # number of demand (read+write) misses
system.iocache.demand_misses::total             32718                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        32718                       # number of overall misses
system.iocache.overall_misses::total            32718                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3856606666                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3856606666                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3856606666                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3856606666                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        32718                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           32718                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        32718                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          32718                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117874.156917                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117874.156917                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117874.156917                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117874.156917                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           209                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    9                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    23.222222                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          32640                       # number of writebacks
system.iocache.writebacks::total                32640                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        32718                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        32718                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        32718                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        32718                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2218837518                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2218837518                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2218837518                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2218837518                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67817.027875                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67817.027875                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67817.027875                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67817.027875                       # average overall mshr miss latency
system.iocache.replacements                     32718                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           78                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               78                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8976966                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8976966                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115089.307692                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115089.307692                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      5076966                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      5076966                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65089.307692                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65089.307692                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3847629700                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3847629700                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117880.811887                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117880.811887                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2213760552                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2213760552                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67823.546324                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67823.546324                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  32734                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                32734                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               294462                       # Number of tag accesses
system.iocache.tags.data_accesses              294462                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1215                       # Transaction distribution
system.membus.trans_dist::ReadResp            6028218                       # Transaction distribution
system.membus.trans_dist::WriteReq               1624                       # Transaction distribution
system.membus.trans_dist::WriteResp              1624                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1048356                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3645845                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1856110                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq            490669                       # Transaction distribution
system.membus.trans_dist::ReadExResp           490669                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3645846                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2381159                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         32640                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     10937537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     10937537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8615258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8620940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19623913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    466668224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    466668224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8814                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    248797696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    248806510                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               717563694                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6553167                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000023                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004784                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6553017    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     150      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6553167                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5338500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         33166785382                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             423966                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        15550150000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        18920357499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      233334144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      183791872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          417126016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    233334144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     233334144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     67094784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        67094784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3645846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2871748                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6517594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1048356                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1048356                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         354688780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         279380093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             634068873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    354688780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        354688780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      101990076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            101990076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      101990076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        354688780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        279380093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            736058950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4289024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2057466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2859969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000151996500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       253557                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       253557                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14374034                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4040532                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6517594                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4694158                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6517594                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4694158                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1600159                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                405134                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            174175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            250248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            306957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            172934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            192531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            366695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            275663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            487708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            195774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            194028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           612499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           283723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           298943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           229961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           422280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           453316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            115004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            356709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            236048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            110150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             94382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            324403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            110439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            613583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             88059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             80964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           471755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           297654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           270743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           132337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           448459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           538330                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  67246079750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24587175000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            159447986000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13675.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32425.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       104                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3112596                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3057783                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6517594                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4694158                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4751127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  159897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  85572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  91603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 239920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 259648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 257074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 255831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 258463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 272536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 256835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 256469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 256584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 254669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 253802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 253714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 253723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 253502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 253704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 253883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    383                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3036083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.070436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.412778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   198.522095                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1132370     37.30%     37.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1185171     39.04%     76.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       301837      9.94%     86.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       160629      5.29%     91.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       107797      3.55%     95.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        36712      1.21%     96.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25156      0.83%     97.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16708      0.55%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        69703      2.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3036083                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       253557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.393781                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.448525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           14746      5.82%      5.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          79818     31.48%     37.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         90725     35.78%     73.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         37568     14.82%     87.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         22494      8.87%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          5190      2.05%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1099      0.43%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           574      0.23%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           385      0.15%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           261      0.10%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           195      0.08%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           115      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          132      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           89      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           57      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           50      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           39      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           17      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        253557                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       253557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.915404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.866362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.323437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           161588     63.73%     63.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3631      1.43%     65.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            53345     21.04%     86.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            20282      8.00%     94.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            13378      5.28%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              939      0.37%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              191      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              101      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               60      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               26      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        253557                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              314715840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               102410176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               274497216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               417126016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            300426112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       478.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       417.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    634.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    456.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  657855989000                       # Total gap between requests
system.mem_ctrls.avgGap                      58675.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    131677824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    183038016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    274497216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 200162076.501832664013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 278234164.633033931255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 417260333.437254250050                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3645846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2871748                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4694158                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  64888174500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  94559811500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15914948739250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     17797.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32927.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3390373.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11883694620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6316322100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19210669800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12153913920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     51930933600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     284353053990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13163737440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       399012325470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        606.534443                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  31741410500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21967400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 604153014000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9794287860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5205779865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15900365880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10235182860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     51930933600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     280087349550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16755883200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       389909782815                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        592.697763                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  41084608250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21967400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 594809747250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1293                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1293                       # Transaction distribution
system.iobus.trans_dist::WriteReq               34264                       # Transaction distribution
system.iobus.trans_dist::WriteResp              34264                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1586                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5678                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   71114                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6344                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          918                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8814                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2098398                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1889000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            32796000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4054000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           170428666                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1578500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1678500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              143500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 204                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284239.475105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          102    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    660017754000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     81600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    198276344                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        198276344                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    198276344                       # number of overall hits
system.cpu.icache.overall_hits::total       198276344                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3645845                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3645845                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3645845                       # number of overall misses
system.cpu.icache.overall_misses::total       3645845                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 171008498000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 171008498000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 171008498000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 171008498000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    201922189                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    201922189                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    201922189                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    201922189                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018056                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46905.037927                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46905.037927                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46905.037927                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46905.037927                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3645845                       # number of writebacks
system.cpu.icache.writebacks::total           3645845                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3645845                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3645845                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3645845                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3645845                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 167362652000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 167362652000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 167362652000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 167362652000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018056                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45905.037652                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45905.037652                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45905.037652                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45905.037652                       # average overall mshr miss latency
system.cpu.icache.replacements                3645845                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    198276344                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       198276344                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3645845                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3645845                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 171008498000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 171008498000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    201922189                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    201922189                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46905.037927                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46905.037927                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3645845                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3645845                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 167362652000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 167362652000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45905.037652                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45905.037652                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999983                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           201951451                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3646357                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.384443                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999983                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         407490224                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        407490224                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    106700848                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        106700848                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    106700848                       # number of overall hits
system.cpu.dcache.overall_hits::total       106700848                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3260162                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3260162                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3260162                       # number of overall misses
system.cpu.dcache.overall_misses::total       3260162                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 213175226000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 213175226000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 213175226000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 213175226000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    109961010                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    109961010                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    109961010                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    109961010                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029648                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029648                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029648                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029648                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65387.924281                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65387.924281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65387.924281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65387.924281                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1015716                       # number of writebacks
system.cpu.dcache.writebacks::total           1015716                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       396574                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       396574                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       396574                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       396574                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2863588                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2863588                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2863588                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2863588                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2839                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2839                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 185716896000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 185716896000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 185716896000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 185716896000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    243159000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    243159000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026042                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026042                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026042                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026042                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64854.614560                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64854.614560                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64854.614560                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64854.614560                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 85649.524480                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 85649.524480                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2871748                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     70867362                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        70867362                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2378828                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2378828                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 159033756500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 159033756500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     73246190                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     73246190                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032477                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032477                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66853.827389                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66853.827389                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5832                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5832                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2372996                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2372996                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 156239923500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 156239923500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    243159000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    243159000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032398                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032398                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65840.786710                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65840.786710                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200130.864198                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200130.864198                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     35833486                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       35833486                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       881334                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       881334                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  54141469500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  54141469500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     36714820                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     36714820                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61431.272934                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61431.272934                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       390742                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       390742                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       490592                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       490592                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1624                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1624                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  29476972500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29476972500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60084.494855                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60084.494855                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1643316                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1643316                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8176                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8176                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    606185500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    606185500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1651492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1651492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004951                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004951                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74142.062133                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74142.062133                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8176                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8176                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    598009500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    598009500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.004951                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004951                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73142.062133                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73142.062133                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1651198                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1651198                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1651198                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1651198                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 660099354000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           112896391                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2872772                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.298765                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          383                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          593                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         229399148                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        229399148                       # Number of data accesses

---------- End Simulation Statistics   ----------
