 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : SYNDROME_CHECK
Version: Q-2019.12-SP5-5
Date   : Thu Apr  6 23:34:23 2023
****************************************

Operating Conditions: SSGWC0P9V125C   Library: um28nchllogl35hsl140f_ssgwc0p9v125c
Wire Load Model Mode: enclosed

  Startpoint: codeword_in[15]
              (input port clocked by vclk)
  Endpoint: error_flag_out
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYNDROME_CHECK     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword_in[15] (in)                     0.00       0.00 r
  U323/X (STQ_EO3_2)                       0.07       0.07 f
  U392/X (STQ_EO3_0P5)                     0.08       0.15 f
  U327/X (STQ_EO3_2)                       0.06       0.21 f
  U424/X (STQ_NR4_2)                       0.02       0.23 r
  U351/X (STQ_ND4_MM_1)                    0.02       0.25 f
  error_flag_out (out)                     0.00       0.25 f
  data arrival time                                   0.25

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword_in[24]
              (input port clocked by vclk)
  Endpoint: error_flag_out
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYNDROME_CHECK     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword_in[24] (in)                     0.00       0.00 f
  U323/X (STQ_EO3_2)                       0.07       0.07 f
  U392/X (STQ_EO3_0P5)                     0.08       0.15 f
  U327/X (STQ_EO3_2)                       0.06       0.21 f
  U424/X (STQ_NR4_2)                       0.02       0.23 r
  U351/X (STQ_ND4_MM_1)                    0.02       0.25 f
  error_flag_out (out)                     0.00       0.25 f
  data arrival time                                   0.25

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword_in[57]
              (input port clocked by vclk)
  Endpoint: error_flag_out
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYNDROME_CHECK     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword_in[57] (in)                     0.00       0.00 f
  U268/X (STQ_EO2_S_2)                     0.05       0.05 r
  U303/X (STQ_EO3_2)                       0.03       0.08 f
  U247/X (STQ_EO3_1)                       0.04       0.12 r
  U334/X (STQ_EO3_1)                       0.06       0.18 f
  U382/X (STQ_EO3_2)                       0.04       0.22 r
  U424/X (STQ_NR4_2)                       0.01       0.23 f
  U351/X (STQ_ND4_MM_1)                    0.02       0.25 r
  error_flag_out (out)                     0.00       0.25 r
  data arrival time                                   0.25

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword_in[57]
              (input port clocked by vclk)
  Endpoint: error_flag_out
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYNDROME_CHECK     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword_in[57] (in)                     0.00       0.00 f
  U268/X (STQ_EO2_S_2)                     0.05       0.05 r
  U303/X (STQ_EO3_2)                       0.03       0.08 f
  U247/X (STQ_EO3_1)                       0.04       0.12 r
  U334/X (STQ_EO3_1)                       0.06       0.18 f
  U382/X (STQ_EO3_2)                       0.04       0.22 r
  U424/X (STQ_NR4_2)                       0.01       0.23 f
  U351/X (STQ_ND4_MM_1)                    0.02       0.25 r
  error_flag_out (out)                     0.00       0.25 r
  data arrival time                                   0.25

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword_in[16]
              (input port clocked by vclk)
  Endpoint: error_flag_out
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYNDROME_CHECK     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword_in[16] (in)                     0.00       0.00 f
  U268/X (STQ_EO2_S_2)                     0.05       0.05 r
  U303/X (STQ_EO3_2)                       0.03       0.08 f
  U247/X (STQ_EO3_1)                       0.04       0.12 r
  U334/X (STQ_EO3_1)                       0.06       0.18 f
  U382/X (STQ_EO3_2)                       0.04       0.22 r
  U424/X (STQ_NR4_2)                       0.01       0.23 f
  U351/X (STQ_ND4_MM_1)                    0.02       0.25 r
  error_flag_out (out)                     0.00       0.25 r
  data arrival time                                   0.25

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword_in[16]
              (input port clocked by vclk)
  Endpoint: error_flag_out
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYNDROME_CHECK     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword_in[16] (in)                     0.00       0.00 f
  U268/X (STQ_EO2_S_2)                     0.05       0.05 r
  U303/X (STQ_EO3_2)                       0.03       0.08 f
  U247/X (STQ_EO3_1)                       0.04       0.12 r
  U334/X (STQ_EO3_1)                       0.06       0.18 f
  U382/X (STQ_EO3_2)                       0.04       0.22 r
  U424/X (STQ_NR4_2)                       0.01       0.23 f
  U351/X (STQ_ND4_MM_1)                    0.02       0.25 r
  error_flag_out (out)                     0.00       0.25 r
  data arrival time                                   0.25

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword_in[18]
              (input port clocked by vclk)
  Endpoint: error_flag_out
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYNDROME_CHECK     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword_in[18] (in)                     0.00       0.00 r
  U260/X (STQ_EO2_S_4)                     0.05       0.05 f
  U391/X (STQ_EO3_1)                       0.05       0.10 r
  U418/X (STQ_EO3_3)                       0.06       0.16 r
  U419/X (STQ_EO3_3)                       0.05       0.21 r
  U229/X (STQ_INV_S_1)                     0.01       0.22 f
  U423/X (STQ_NR3B_MG_2)                   0.02       0.24 f
  U351/X (STQ_ND4_MM_1)                    0.01       0.25 r
  error_flag_out (out)                     0.00       0.25 r
  data arrival time                                   0.25

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword_in[23]
              (input port clocked by vclk)
  Endpoint: error_flag_out
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYNDROME_CHECK     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword_in[23] (in)                     0.00       0.00 r
  U365/X (STQ_EN2_4)                       0.05       0.05 r
  U263/X (STQ_EN2_4)                       0.04       0.08 f
  U417/X (STQ_EN2_S_1)                     0.05       0.13 r
  U418/X (STQ_EO3_3)                       0.03       0.16 f
  U419/X (STQ_EO3_3)                       0.05       0.21 f
  U229/X (STQ_INV_S_1)                     0.01       0.22 r
  U423/X (STQ_NR3B_MG_2)                   0.02       0.24 r
  U351/X (STQ_ND4_MM_1)                    0.01       0.25 f
  error_flag_out (out)                     0.00       0.25 f
  data arrival time                                   0.25

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword_in[23]
              (input port clocked by vclk)
  Endpoint: error_flag_out
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYNDROME_CHECK     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword_in[23] (in)                     0.00       0.00 r
  U365/X (STQ_EN2_4)                       0.05       0.05 r
  U263/X (STQ_EN2_4)                       0.04       0.08 f
  U417/X (STQ_EN2_S_1)                     0.05       0.13 r
  U418/X (STQ_EO3_3)                       0.03       0.16 f
  U419/X (STQ_EO3_3)                       0.05       0.21 f
  U229/X (STQ_INV_S_1)                     0.01       0.22 r
  U423/X (STQ_NR3B_MG_2)                   0.02       0.24 r
  U351/X (STQ_ND4_MM_1)                    0.01       0.25 f
  error_flag_out (out)                     0.00       0.25 f
  data arrival time                                   0.25

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword_in[68]
              (input port clocked by vclk)
  Endpoint: error_flag_out
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYNDROME_CHECK     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword_in[68] (in)                     0.00       0.00 f
  U316/X (STQ_EO3_1)                       0.08       0.08 f
  U328/X (STQ_EO3_1)                       0.07       0.15 f
  U419/X (STQ_EO3_3)                       0.06       0.21 f
  U229/X (STQ_INV_S_1)                     0.01       0.22 r
  U423/X (STQ_NR3B_MG_2)                   0.02       0.24 r
  U351/X (STQ_ND4_MM_1)                    0.01       0.25 f
  error_flag_out (out)                     0.00       0.25 f
  data arrival time                                   0.25

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
