Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a30ba044fde43018e33181981b5d601 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port addressOut [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:47]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port addressIn [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:48]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" Line 53. Module NesCpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" Line 1. Module MemDogMillionaire doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NesCpu
Compiling module xil_defaultlib.MemDogMillionaire
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
