

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Dec 21 15:12:54 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_fir_prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.371 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       15|       15| 75.000 ns | 75.000 ns |    8|    8| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    519|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     48|    3440|     16|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    141|    -|
|Register         |        -|      -|    1962|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     48|    5402|    676|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     21|       5|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +--------------------------+----------------------+---------+-------+-----+----+-----+
    |fir_mul_32s_32s_3bkb_U1   |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U2   |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U3   |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U4   |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U5   |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U6   |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U7   |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U8   |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U9   |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U10  |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U11  |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U12  |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U13  |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U14  |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U15  |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    |fir_mul_32s_32s_3bkb_U16  |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    +--------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                     |                      |        0|     48| 3440|  16|    0|
    +--------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln19_10_fu_498_p2      |     +    |      0|  0|  32|          32|          32|
    |add_ln19_11_fu_419_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln19_12_fu_502_p2      |     +    |      0|  0|  32|          32|          32|
    |add_ln19_13_fu_520_p2      |     +    |      0|  0|  32|          32|          32|
    |add_ln19_1_fu_447_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln19_2_fu_511_p2       |     +    |      0|  0|  32|          32|          32|
    |add_ln19_3_fu_525_p2       |     +    |      0|  0|  32|          32|          32|
    |add_ln19_4_fu_486_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln19_5_fu_529_p2       |     +    |      0|  0|  32|          32|          32|
    |add_ln19_6_fu_534_p2       |     +    |      0|  0|  32|          32|          32|
    |add_ln19_7_fu_490_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln19_8_fu_494_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln19_9_fu_516_p2       |     +    |      0|  0|  32|          32|          32|
    |add_ln19_fu_507_p2         |     +    |      0|  0|  32|          32|          32|
    |output_r                   |     +    |      0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 519|         482|         483|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |taps_address0            |  44|          9|    4|         36|
    |taps_address1            |  44|          9|    4|         36|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 141|         29|   10|         83|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln19_11_reg_784          |  32|   0|   32|          0|
    |add_ln19_12_reg_884          |  32|   0|   32|          0|
    |add_ln19_13_reg_904          |  32|   0|   32|          0|
    |add_ln19_1_reg_814           |  32|   0|   32|          0|
    |add_ln19_2_reg_899           |  32|   0|   32|          0|
    |add_ln19_4_reg_839           |  32|   0|   32|          0|
    |add_ln19_5_reg_909           |  32|   0|   32|          0|
    |add_ln19_7_reg_854           |  32|   0|   32|          0|
    |add_ln19_8_reg_869           |  32|   0|   32|          0|
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |delay_line_0                 |  32|   0|   32|          0|
    |delay_line_1                 |  32|   0|   32|          0|
    |delay_line_10                |  32|   0|   32|          0|
    |delay_line_10_load_reg_697   |  32|   0|   32|          0|
    |delay_line_11                |  32|   0|   32|          0|
    |delay_line_12                |  32|   0|   32|          0|
    |delay_line_13                |  32|   0|   32|          0|
    |delay_line_14                |  32|   0|   32|          0|
    |delay_line_2                 |  32|   0|   32|          0|
    |delay_line_2_load_reg_604    |  32|   0|   32|          0|
    |delay_line_3                 |  32|   0|   32|          0|
    |delay_line_4                 |  32|   0|   32|          0|
    |delay_line_5                 |  32|   0|   32|          0|
    |delay_line_6                 |  32|   0|   32|          0|
    |delay_line_6_load_reg_635    |  32|   0|   32|          0|
    |delay_line_7                 |  32|   0|   32|          0|
    |delay_line_8                 |  32|   0|   32|          0|
    |delay_line_8_load_reg_666    |  32|   0|   32|          0|
    |delay_line_9                 |  32|   0|   32|          0|
    |input_read_reg_738           |  32|   0|   32|          0|
    |mul_ln19_10_reg_844          |  32|   0|   32|          0|
    |mul_ln19_11_reg_849          |  32|   0|   32|          0|
    |mul_ln19_12_reg_859          |  32|   0|   32|          0|
    |mul_ln19_13_reg_864          |  32|   0|   32|          0|
    |mul_ln19_14_reg_728          |  32|   0|   32|          0|
    |mul_ln19_15_reg_733          |  32|   0|   32|          0|
    |mul_ln19_1_reg_879           |  32|   0|   32|          0|
    |mul_ln19_2_reg_764           |  32|   0|   32|          0|
    |mul_ln19_3_reg_769           |  32|   0|   32|          0|
    |mul_ln19_4_reg_889           |  32|   0|   32|          0|
    |mul_ln19_5_reg_894           |  32|   0|   32|          0|
    |mul_ln19_6_reg_804           |  32|   0|   32|          0|
    |mul_ln19_7_reg_809           |  32|   0|   32|          0|
    |mul_ln19_8_reg_829           |  32|   0|   32|          0|
    |mul_ln19_9_reg_834           |  32|   0|   32|          0|
    |mul_ln19_reg_874             |  32|   0|   32|          0|
    |taps_load_10_reg_677         |  32|   0|   32|          0|
    |taps_load_11_reg_682         |  32|   0|   32|          0|
    |taps_load_12_reg_718         |  32|   0|   32|          0|
    |taps_load_13_reg_723         |  32|   0|   32|          0|
    |taps_load_14_reg_564         |  32|   0|   32|          0|
    |taps_load_15_reg_569         |  32|   0|   32|          0|
    |taps_load_1_reg_759          |  32|   0|   32|          0|
    |taps_load_2_reg_584          |  32|   0|   32|          0|
    |taps_load_3_reg_589          |  32|   0|   32|          0|
    |taps_load_4_reg_794          |  32|   0|   32|          0|
    |taps_load_5_reg_799          |  32|   0|   32|          0|
    |taps_load_6_reg_615          |  32|   0|   32|          0|
    |taps_load_7_reg_620          |  32|   0|   32|          0|
    |taps_load_8_reg_646          |  32|   0|   32|          0|
    |taps_load_9_reg_651          |  32|   0|   32|          0|
    |taps_load_reg_754            |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1962|   0| 1962|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      fir     | return value |
|input_r          |  in |   32|   ap_none  |    input_r   |    scalar    |
|output_r         | out |   32|   ap_vld   |   output_r   |    pointer   |
|output_r_ap_vld  | out |    1|   ap_vld   |   output_r   |    pointer   |
|taps_address0    | out |    4|  ap_memory |     taps     |     array    |
|taps_ce0         | out |    1|  ap_memory |     taps     |     array    |
|taps_q0          |  in |   32|  ap_memory |     taps     |     array    |
|taps_address1    | out |    4|  ap_memory |     taps     |     array    |
|taps_ce1         | out |    1|  ap_memory |     taps     |     array    |
|taps_q1          |  in |   32|  ap_memory |     taps     |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

