--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml gesamt.twx gesamt.ncd -o gesamt.twr gesamt.pcf -ucf
gesamt.ucf

Design file:              gesamt.ncd
Physical constraint file: gesamt.pcf
Device,package,speed:     xc6slx45,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_in
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    3.677(R)|      SLOW  |    0.076(R)|      SLOW  |XLXN_209          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_in to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
blue<0>     |        10.726(R)|      SLOW  |         6.075(R)|      FAST  |XLXN_209          |   0.000|
blue<1>     |        10.724(R)|      SLOW  |         6.068(R)|      FAST  |XLXN_209          |   0.000|
blue<2>     |        10.725(R)|      SLOW  |         6.059(R)|      FAST  |XLXN_209          |   0.000|
blue<3>     |        11.803(R)|      SLOW  |         6.712(R)|      FAST  |XLXN_209          |   0.000|
blue<4>     |        10.912(R)|      SLOW  |         6.182(R)|      FAST  |XLXN_209          |   0.000|
blue<5>     |        10.717(R)|      SLOW  |         6.051(R)|      FAST  |XLXN_209          |   0.000|
blue<6>     |        11.204(R)|      SLOW  |         6.404(R)|      FAST  |XLXN_209          |   0.000|
blue<7>     |        10.837(R)|      SLOW  |         6.122(R)|      FAST  |XLXN_209          |   0.000|
clk_monitor |         8.157(R)|      SLOW  |         4.407(R)|      FAST  |XLXN_209          |   0.000|
            |         8.132(F)|      SLOW  |         4.341(F)|      FAST  |XLXN_209          |   0.000|
green<0>    |        12.440(R)|      SLOW  |         7.137(R)|      FAST  |XLXN_209          |   0.000|
green<1>    |        10.905(R)|      SLOW  |         6.229(R)|      FAST  |XLXN_209          |   0.000|
green<2>    |        10.673(R)|      SLOW  |         6.080(R)|      FAST  |XLXN_209          |   0.000|
green<3>    |        10.810(R)|      SLOW  |         6.175(R)|      FAST  |XLXN_209          |   0.000|
green<4>    |        11.692(R)|      SLOW  |         6.653(R)|      FAST  |XLXN_209          |   0.000|
green<5>    |        10.552(R)|      SLOW  |         5.993(R)|      FAST  |XLXN_209          |   0.000|
green<6>    |        11.692(R)|      SLOW  |         6.653(R)|      FAST  |XLXN_209          |   0.000|
green<7>    |        10.081(R)|      SLOW  |         5.621(R)|      FAST  |XLXN_209          |   0.000|
red<0>      |        11.096(R)|      SLOW  |         6.297(R)|      FAST  |XLXN_209          |   0.000|
red<1>      |        11.445(R)|      SLOW  |         6.520(R)|      FAST  |XLXN_209          |   0.000|
red<2>      |        11.157(R)|      SLOW  |         6.334(R)|      FAST  |XLXN_209          |   0.000|
red<3>      |        11.082(R)|      SLOW  |         6.280(R)|      FAST  |XLXN_209          |   0.000|
red<4>      |        10.877(R)|      SLOW  |         6.172(R)|      FAST  |XLXN_209          |   0.000|
red<5>      |        10.780(R)|      SLOW  |         6.042(R)|      FAST  |XLXN_209          |   0.000|
red<6>      |        10.664(R)|      SLOW  |         5.990(R)|      FAST  |XLXN_209          |   0.000|
red<7>      |        10.454(R)|      SLOW  |         5.877(R)|      FAST  |XLXN_209          |   0.000|
sync_hor    |         9.572(R)|      SLOW  |         5.372(R)|      FAST  |XLXN_209          |   0.000|
sync_vert   |        11.093(R)|      SLOW  |         6.380(R)|      FAST  |XLXN_209          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   12.145|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jul 25 21:43:14 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 211 MB



