INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/7376247/Desktop/CENG342/lab04/lab_04/lab_04.srcs/sim_1/new/GenericBench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'GenericFullAdderBench'
