# 💫 About Me:
## 👋 About Me<br><br>I'm **Anand Manaji**, a passionate **Design Verification Engineer** with hands-on experience in **SystemVerilog**, **UVM**, and **RTL debugging**. I enjoy building scalable, reusable testbenches and solving complex verification challenges across protocols like **AXI**, **FIFO**, and **memory subsystems**.<br><br>With a strong foundation in **functional coverage**, **assertions**, and **CDC verification**, I aim to ensure first-silicon success using industry-standard tools such as **QuestaSim**, **VCS**, and **ModelSim**.<br><br>---<br><br>🛠️ Technical Skills<br><br>* **Languages & Methodologies:** SystemVerilog, Verilog, UVM, Functional Coverage, Assertions, CDC<br>* **Tools & Platforms:** QuestaSim, Synopsys VCS, ModelSim, Gvim, EDA Playground<br>* **Scripting:** Shell Scripting, Basic Python<br>* **OS:** Linux, Windows<br><br>---<br><br>🚀 Projects<br><br>* **AXI Protocol Verification:** Built UVM testbench; achieved 90%+ coverage<br>* **FIFO Verification:** Designed and verified synchronous/asynchronous FIFO with CDC handling<br>* **Configurable Memory Design:** Verified parametric memory with front-door/back-door access<br><br>---<br><br>📚 Currently Focused On<br><br>* Coverage-driven verification and advanced UVM techniques<br>* Assertion-based verification and real-time RTL debugging<br>* Building reusable verification IPs in training at **VLSIGuru**<br><br>---<br><br>🔗 Connect with Me<br><br>[![LinkedIn](https://img.shields.io/badge/LinkedIn-Anand%20Manaji-blue?logo=linkedin)](https://www.linkedin.com/in/anand-manaji/)<br>


## 🌐 Socials:
[![Instagram](https://img.shields.io/badge/Instagram-%23E4405F.svg?logo=Instagram&logoColor=white)](https://instagram.com/anandmanjai8088) [![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://linkedin.com/in/anandmanaji) [![email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:anandmanaji8088@gmail.com) 
# 📊 GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=Anandmanaji&theme=dark&hide_border=false&include_all_commits=false&count_private=false)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=Anandmanaji&theme=dark&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=Anandmanaji&theme=dark&hide_border=false&include_all_commits=false&count_private=false&layout=compact)

---
[![](https://visitcount.itsvg.in/api?id=Anandmanaji&icon=0&color=0)](https://visitcount.itsvg.in)

<!-- Proudly created with GPRM ( https://gprm.itsvg.in ) -->
