0.6
2018.3
Dec  7 2018
00:33:28
F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram/ip_ram.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram/ip_ram.srcs/sim_1/new/tb_ip_ram.v,1573553349,verilog,,,,tb_ip_ram,,,,,,,,
F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram/ip_ram.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1573551327,verilog,,F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram/ip_ram.srcs/sources_1/new/ip_ram.v,,blk_mem_gen_0,,,,,,,,
F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram/ip_ram.srcs/sources_1/new/ip_ram.v,1573551904,verilog,,F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram/ip_ram.srcs/sources_1/new/ram_rw.v,,ip_ram,,,,,,,,
F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram/ip_ram.srcs/sources_1/new/ram_rw.v,1573555043,verilog,,F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram/ip_ram.srcs/sim_1/new/tb_ip_ram.v,,ram_rw,,,,,,,,
