#r00C0:u C0H 00H Number of instructions at retirement. user-level
#r00C0:k C0H 00H Number of instructions at retirement. kernel-level
#r003C:u 3CH 00H Number of thread cycles while the thread is not in a halt state. user-level
#r003C:k 3CH 00H Number of thread cycles while the thread is not in a halt state. kernel-level
#r81D0 D0H 81H ALL Load uops retired to architectural path.
#r405B 5BH 40H Cycles Allocator is stalled due Branch Order Buffer.
#r1003 03H 10H Number of cases where any load is blocked but has no DCU miss
#r0C5B 5BH 0CH Cycles stalled due to free list empty.
#r0F5B 5BH 0FH Cycles stalled due to control structures full for physical registers.
#r82D0 D0H 82H ALL Store uops retired to architectural path.
#r4F5B 5BH 4FH Cycles stalled due to out of order resources full.
#r0187 87H 01H Stalls caused by changing prefix length of the instruction.
#r0487 87H 04H Stall cycles due to IQ is full.
#r20A2 A2H 20H Cycles stalled due to writing the FPU control word.
#r02A2 A2H 02H Counts the cycles of stall due to lack of load buffers.
#r04A2 A2H 04H Cycles stalled due to no eligible RS entry available.
#r08A2 A2H 08H Cycles stalled due to no store buffers available.
#r10A2 A2H 10H Cycles stalled due to re-order buffer full.
#r01A2 A2H 01H Cycles Allocation is stalled due to Resource Related reason.
#r04A3 A3H 04H Cycles of dispatch stalls. Set AnyThread to count per core.
#r02C1 C1H 02H Instructions that experienced an ITLB miss.
#r0185 85H 01H Misses in all ITLB levels that cause page walks.
#r0285 85H 02H Misses in all ITLB levels that cause completed page walks.
#r0485 85H 04H Cycle PMH is busy with a walk. ITLB.
#r1085 85H 10H Number of cache load STLB hits. No page walk. ITLB
#r0108 08H 01H Misses in all TLB levels that cause a page walk of any page size. Loads
#r0208 08H 02H Misses in all TLB levels that caused page walk completed of any size. Loads
#r0408 08H 04H Cycle PMH is busy with a walk. DTLB loads
#r0149 49H 01H Miss in all TLB levels causes an page walk of any page size. stores
#r0249 49H 02H Miss in all TLB levels causes a page walk that completes of any page size. stores
#r0449 49H 04H Cycles PMH is busy with this walk. stores
#r1008 08H 10H Number of cache load STLB hits. No page walk.
#r1049 49H 10H Stores that miss first TLB but hit the second. No page walks.
#rC188 88H C1H Speculative and retired conditional branches.
#rFF88 88H FFH Speculative and retired branches.
#rFF89 89H FFH Speculative and retired mispredicted branches.
#r00C4 C4H 00H Branch instructions at retirement.
#r01C4 C4H 01H Counts the number of conditional branch instructions retired.
#r00C5 C5H 00H Mispredicted branch instructions at retirement.
#r01C5 C5H 01H Mispredicted conditional branch instructions retired.
#r0280 80H 02H Number of ICache, Streaming Buffer and Victim Cache Misses.
#r0148 48H 01H Increments the number of outstanding L1D misses every cycle.
#r024E 4EH 02H HW Prefetch requests that miss the L1D cache. Streamer and IP-based.
#r0151 51H 01H Number of lines brought into L1D cache. Replacements.
#r0251 51H 02H Counts the number of allocations of modified L1D cache lines.
#r0451 51H 04H Number of modified lines evicted from L1D cache due to replacement.
#r0851 51H 08H CL's in M evicted of L1D due to Snoop HitM or dirty line replacement.
#r02A3 A3H 02H Cycles with pending L1 miss loads. Set AnyThread to count per core.
#r04F0 F0H 04H L2 cache accesses when fetching instructions.
#r01F0 F0H 01H Demand Data Read requests that access L2 cache.
#r0124 24H 01H Demand Data Read requests that hit L2 cache.
#r0324 24H 03H Counts any demand and L1 HW prefetch data load requests to L2.
#r0424 24H 04H Counts the number of store RFO requests that hit the L2 cache.
#r0824 24H 08H Counts the number of store RFO requests that miss the L2 cache.
#r0C24 24H 0CH Counts all L2 store RFO requests.
#r1024 24H 10H Number of instruction fetches that hit the L2 cache.
#r2024 24H 20H Number of instruction fetches that missed the L2 cache.
#r3024 24H 30H Counts all L2 code requests.
#r4024 24H 40H Requests from L2 Hardware prefetcher that hit L2.
#r8024 24H 80H Requests from L2 Hardware prefetcher that missed L2.
#rC024 24H C0H Any requests from L2 Hardware prefetchers to L2.
#r02F0 F0H 02H RFO requests that access L2 cache.
#r0127 27H 01H RFOs that miss cache lines in L2.
#r0F27 27H 0FH RFOs that access cache lines in any state in L2.
#r0F28 28H 0FH Not rejected writebacks from L1D to L2 cache.
#r01A3 A3H 01H Cycles with pending L2 miss loads. Set AnyThread to count per core.
#r80F0 F0H 80H Transactions accessing L2 pipe.
#r07F1 F1H 07H L2 cache lines filling L2.
#r4F2E 2EH 4FH Requests from the core that reference a cache line in the LLC.
#r0160 60H 01H Outstanding Data Read txs in SQ to uncore. Cmask=1 counts cycles.
#r0460 60H 04H Outstanding RFO store txs in SQ to uncore. Cmask=1 counts cycles.
#r0860 60H 08H Outstanding cacheable data read txs in SQ to uncore. Cmask=1 counts cycles.
#r08B0 B0H 08H Data read requests sent to uncore (demand and prefetch).
#r01D1 D1H 01H Retired load uops with L1 cache hits as data sources.
#r02D1 D1H 02H Retired load uops with L2 cache hits as data sources.
#r04D1 D1H 04H Retired load uops which data sources were data hits in LLC without snoops required.
#r20D1 D1H 20H Retired load uops which data sources were data missed LLC.
#r40D1 D1H 40H Retired load uops which data sources missed L1 but hit Fill Buffer.
#r01D2 D2H 01H Retired load uops whose data source was an on-package core cache LLC hit and cross-core snoop missed.
#r02D2 D2H 02H Retired load uops whose data source was an on-package LLC hit and cross-core snoop hits.
#r04D2 D2H 04H Retired load uops whose data source was an on-package core cache with HitM responses.
#r08D2 D2H 08H Retired load uops whose data source was LLC hit with no snoop required.
