#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 12 23:20:25 2021
# Process ID: 27368
# Current directory: C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.runs/synth_1/top.vds
# Journal file: C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28212
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.402 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:111]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:111]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:124]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (2#1) [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:124]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:136]
INFO: [Synth 8-6155] done synthesizing module 'IM' (3#1) [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:136]
INFO: [Synth 8-6157] synthesizing module 'IFID' [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:156]
INFO: [Synth 8-6155] done synthesizing module 'IFID' (4#1) [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:156]
INFO: [Synth 8-6157] synthesizing module 'CU' [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:164]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:177]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:168]
INFO: [Synth 8-6155] done synthesizing module 'CU' (5#1) [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:164]
INFO: [Synth 8-6157] synthesizing module 'Mux' [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:235]
INFO: [Synth 8-6155] done synthesizing module 'Mux' (6#1) [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:235]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:244]
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (7#1) [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:244]
INFO: [Synth 8-6157] synthesizing module 'Signext' [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:267]
INFO: [Synth 8-6155] done synthesizing module 'Signext' (8#1) [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:267]
INFO: [Synth 8-6157] synthesizing module 'IDEXE' [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:274]
INFO: [Synth 8-6155] done synthesizing module 'IDEXE' (9#1) [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:274]
INFO: [Synth 8-6157] synthesizing module 'Mux2' [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:292]
INFO: [Synth 8-6155] done synthesizing module 'Mux2' (10#1) [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:292]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:303]
WARNING: [Synth 8-151] case item 4'b0010 is unreachable [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:307]
WARNING: [Synth 8-151] case item 4'b0010 is unreachable [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:307]
WARNING: [Synth 8-151] case item 4'b0010 is unreachable [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:307]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:307]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:303]
INFO: [Synth 8-6157] synthesizing module 'EXEMEM' [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:347]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEM' (12#1) [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:347]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:361]
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (13#1) [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:361]
INFO: [Synth 8-6157] synthesizing module 'MEMWB' [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:392]
INFO: [Synth 8-6155] done synthesizing module 'MEMWB' (14#1) [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:392]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.402 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.402 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.402 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
WARNING: [Synth 8-327] inferring latch for variable 'wreg_reg' [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:171]
WARNING: [Synth 8-327] inferring latch for variable 'm2reg_reg' [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'wmem_reg' [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:173]
WARNING: [Synth 8-327] inferring latch for variable 'aluc_reg' [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:179]
WARNING: [Synth 8-327] inferring latch for variable 'aluimm_reg' [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:175]
WARNING: [Synth 8-327] inferring latch for variable 'regrt_reg' [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:174]
WARNING: [Synth 8-327] inferring latch for variable 'r_reg' [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:310]
WARNING: [Synth 8-327] inferring latch for variable 'x_reg' [C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v:370]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.402 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	  33 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	  11 Input   32 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 6     
	   8 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1015.402 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1015.402 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1015.402 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1015.402 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1015.402 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1015.402 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1015.402 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1015.402 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1015.402 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | exemem/mmuxout_reg[1] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT1   |     1|
|3     |LUT2   |     5|
|4     |SRL16E |     1|
|5     |FDRE   |     9|
|6     |IBUF   |     1|
|7     |OBUF   |    78|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    96|
|2     |  exemem |EXEMEM |     6|
|3     |  idexe  |IDEXE  |     3|
|4     |  ifid   |IFID   |     2|
|5     |  pc     |PC     |     5|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1015.402 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1015.402 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1015.402 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1015.402 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1015.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 12 23:20:53 2021...
