#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[21] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[21] (DSP48E2)                                           4.905     9.705
data arrival time                                                                                                        9.705

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.705
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.218


#Path 2
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[44] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[44] (DSP48E2)                                           4.905     9.705
data arrival time                                                                                                        9.705

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.705
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.218


#Path 3
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[20] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[20] (DSP48E2)                                           4.905     9.705
data arrival time                                                                                                        9.705

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.705
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.218


#Path 4
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[22] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[22] (DSP48E2)                                           4.905     9.705
data arrival time                                                                                                        9.705

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.705
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.218


#Path 5
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[24] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[24] (DSP48E2)                                           4.905     9.705
data arrival time                                                                                                        9.705

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.705
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.218


#Path 6
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[43] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[43] (DSP48E2)                                           4.905     9.705
data arrival time                                                                                                        9.705

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.705
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.218


#Path 7
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[41] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[41] (DSP48E2)                                           4.905     9.705
data arrival time                                                                                                        9.705

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.705
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.218


#Path 8
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[42] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[42] (DSP48E2)                                           4.905     9.705
data arrival time                                                                                                        9.705

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.705
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.218


#Path 9
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                    0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                           0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                         0.303     1.149
$abc$120459$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full.v:6827$5367_Y.in[0] (.names)                        0.485     1.634
$abc$120459$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full.v:6827$5367_Y.out[0] (.names)                       0.235     1.869
$abc$120459$new_n8476_.in[1] (.names)                                                                                                                                                                       0.428     2.297
$abc$120459$new_n8476_.out[0] (.names)                                                                                                                                                                      0.235     2.532
$auto$alumacc.cc:485:replace_alu$30342.S[0].in[0] (.names)                                                                                                                                                  0.313     2.845
$auto$alumacc.cc:485:replace_alu$30342.S[0].out[0] (.names)                                                                                                                                                 0.235     3.080
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                     0.110     3.190
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                    0.235     3.425
$techmap116426$auto$alumacc.cc:485:replace_alu$30342.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                          0.428     3.853
$techmap116426$auto$alumacc.cc:485:replace_alu$30342.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                    0.456     4.309
$techmap116427$auto$alumacc.cc:485:replace_alu$30342.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                              0.000     4.309
$techmap116427$auto$alumacc.cc:485:replace_alu$30342.slice[1].carry4_full.CO[0].O[3] (CARRY4)                                                                                                               0.313     4.622
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].in[4] (.names)                                                                                                                                                0.415     5.037
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].out[0] (.names)                                                                                                                                               0.235     5.272
a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2)                                                                                                                                     4.220     9.492
data arrival time                                                                                                                                                                                                     9.492

clock ap_clk (rise edge)                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                    0.000     0.000
a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                        0.846     0.846
clock uncertainty                                                                                                                                                                                           0.000     0.846
cell setup time                                                                                                                                                                                            -0.566     0.280
data required time                                                                                                                                                                                                    0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                    0.280
data arrival time                                                                                                                                                                                                    -9.492
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                     -9.212


#Path 10
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[23] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[23] (DSP48E2)                                           4.855     9.655
data arrival time                                                                                                        9.655

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.655
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.168


#Path 11
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                    0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                           0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                         0.303     1.149
$abc$120459$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full.v:6827$5367_Y.in[0] (.names)                        0.485     1.634
$abc$120459$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full.v:6827$5367_Y.out[0] (.names)                       0.235     1.869
$abc$120459$new_n8476_.in[1] (.names)                                                                                                                                                                       0.428     2.297
$abc$120459$new_n8476_.out[0] (.names)                                                                                                                                                                      0.235     2.532
$auto$alumacc.cc:485:replace_alu$30342.S[0].in[0] (.names)                                                                                                                                                  0.313     2.845
$auto$alumacc.cc:485:replace_alu$30342.S[0].out[0] (.names)                                                                                                                                                 0.235     3.080
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                     0.110     3.190
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                    0.235     3.425
$techmap116426$auto$alumacc.cc:485:replace_alu$30342.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                          0.428     3.853
$techmap116426$auto$alumacc.cc:485:replace_alu$30342.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                    0.456     4.309
$techmap116427$auto$alumacc.cc:485:replace_alu$30342.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                              0.000     4.309
$techmap116427$auto$alumacc.cc:485:replace_alu$30342.slice[1].carry4_full.CO[0].O[3] (CARRY4)                                                                                                               0.313     4.622
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].in[4] (.names)                                                                                                                                                0.415     5.037
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].out[0] (.names)                                                                                                                                               0.235     5.272
a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2)                                                                                                                                     4.150     9.422
data arrival time                                                                                                                                                                                                     9.422

clock ap_clk (rise edge)                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                    0.000     0.000
a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                        0.846     0.846
clock uncertainty                                                                                                                                                                                           0.000     0.846
cell setup time                                                                                                                                                                                            -0.566     0.280
data required time                                                                                                                                                                                                    0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                    0.280
data arrival time                                                                                                                                                                                                    -9.422
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                     -9.142


#Path 12
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[40] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[40] (DSP48E2)                                           4.815     9.615
data arrival time                                                                                                        9.615

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.615
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.128


#Path 13
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[34] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[34] (DSP48E2)                                           4.805     9.605
data arrival time                                                                                                        9.605

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.605
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.118


#Path 14
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[31] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[31] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 15
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[30] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[30] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 16
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[29] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[29] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 17
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[28] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[28] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 18
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[27] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[27] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 19
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[46] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[46] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 20
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[39] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[39] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 21
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[38] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[38] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 22
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[32] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[32] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 23
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[33] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[33] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 24
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[37] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[37] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 25
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[35] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[35] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 26
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[36] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[36] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 27
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[15] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[15] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 28
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[7] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[7] (DSP48E2)                                            4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 29
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[8] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[8] (DSP48E2)                                            4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 30
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[9] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[9] (DSP48E2)                                            4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 31
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[10] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[10] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 32
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[11] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[11] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 33
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[12] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[12] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 34
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[13] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[13] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 35
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[14] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[14] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 36
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[26] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[26] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 37
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[16] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[16] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 38
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[17] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[17] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 39
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[18] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[18] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 40
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[19] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[19] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 41
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[47] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[47] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 42
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[45] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[45] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 43
Startpoint: grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[25] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12868_.in[2] (.names)                                                                         1.400     2.586
$abc$120459$new_n12868_.out[0] (.names)                                                                        0.068     2.654
$abc$120459$new_n12866_.in[0] (.names)                                                                         0.315     2.969
$abc$120459$new_n12866_.out[0] (.names)                                                                        0.235     3.204
$abc$120459$new_n12858_.in[1] (.names)                                                                         0.428     3.632
$abc$120459$new_n12858_.out[0] (.names)                                                                        0.068     3.700
$auto$maccmap.cc:240:synth$54538.DI[7].in[2] (.names)                                                          0.409     4.109
$auto$maccmap.cc:240:synth$54538.DI[7].out[0] (.names)                                                         0.235     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     4.344
$techmap115988$auto$maccmap.cc:240:synth$54538.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     4.800
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].C[25] (DSP48E2)                                           4.705     9.505
data arrival time                                                                                                        9.505

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.505
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.018


#Path 44
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_49_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                    0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                           0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                         0.303     1.149
$abc$120459$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full.v:6827$5367_Y.in[0] (.names)                        0.485     1.634
$abc$120459$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full.v:6827$5367_Y.out[0] (.names)                       0.235     1.869
$abc$120459$new_n8476_.in[1] (.names)                                                                                                                                                                       0.428     2.297
$abc$120459$new_n8476_.out[0] (.names)                                                                                                                                                                      0.235     2.532
$auto$alumacc.cc:485:replace_alu$30342.S[0].in[0] (.names)                                                                                                                                                  0.313     2.845
$auto$alumacc.cc:485:replace_alu$30342.S[0].out[0] (.names)                                                                                                                                                 0.235     3.080
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                     0.110     3.190
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                    0.235     3.425
$techmap116426$auto$alumacc.cc:485:replace_alu$30342.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                          0.428     3.853
$techmap116426$auto$alumacc.cc:485:replace_alu$30342.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                    0.456     4.309
$techmap116427$auto$alumacc.cc:485:replace_alu$30342.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                              0.000     4.309
$techmap116427$auto$alumacc.cc:485:replace_alu$30342.slice[1].carry4_full.CO[0].O[3] (CARRY4)                                                                                                               0.313     4.622
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].in[4] (.names)                                                                                                                                                0.415     5.037
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].out[0] (.names)                                                                                                                                               0.235     5.272
a_i_49_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2)                                                                                                                                      3.910     9.182
data arrival time                                                                                                                                                                                                     9.182

clock ap_clk (rise edge)                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                    0.000     0.000
a_i_49_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                         0.846     0.846
clock uncertainty                                                                                                                                                                                           0.000     0.846
cell setup time                                                                                                                                                                                            -0.566     0.280
data required time                                                                                                                                                                                                    0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                    0.280
data arrival time                                                                                                                                                                                                    -9.182
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                     -8.902


#Path 45
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[18] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[18] (DSP48E2)                                            1.905     9.252
data arrival time                                                                                                        9.252

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.252
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.765


#Path 46
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[40] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[40] (DSP48E2)                                            1.905     9.252
data arrival time                                                                                                        9.252

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.252
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.765


#Path 47
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[38] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[38] (DSP48E2)                                            1.905     9.252
data arrival time                                                                                                        9.252

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.252
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.765


#Path 48
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[20] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[20] (DSP48E2)                                            1.905     9.252
data arrival time                                                                                                        9.252

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.252
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.765


#Path 49
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[30] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[30] (DSP48E2)                                            1.855     9.202
data arrival time                                                                                                        9.202

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.202
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.715


#Path 50
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[10] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[10] (DSP48E2)                                            1.855     9.202
data arrival time                                                                                                        9.202

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.202
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.715


#Path 51
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[19] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[19] (DSP48E2)                                            1.855     9.202
data arrival time                                                                                                        9.202

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.202
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.715


#Path 52
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[41] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[41] (DSP48E2)                                            1.855     9.202
data arrival time                                                                                                        9.202

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.202
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.715


#Path 53
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[39] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[39] (DSP48E2)                                            1.855     9.202
data arrival time                                                                                                        9.202

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.202
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.715


#Path 54
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[21] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[21] (DSP48E2)                                            1.855     9.202
data arrival time                                                                                                        9.202

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.202
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.715


#Path 55
Startpoint: grp_matrix_multiply_full_fu_8390.A_223_V_load_reg_14147[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp223_reg_16537[0].C[5] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_223_V_load_reg_14147[5].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.A_223_V_load_reg_14147[5].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$120459$new_n12909_.in[2] (.names)                                                                         2.370     3.556
$abc$120459$new_n12909_.out[0] (.names)                                                                        0.235     3.791
$abc$120459$new_n12905_.in[1] (.names)                                                                         1.521     5.312
$abc$120459$new_n12905_.out[0] (.names)                                                                        0.235     5.547
$auto$maccmap.cc:240:synth$48060.DI[6].in[0] (.names)                                                          0.150     5.697
$auto$maccmap.cc:240:synth$48060.DI[6].out[0] (.names)                                                         0.235     5.932
$techmap115991$auto$maccmap.cc:240:synth$48060.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.424     6.356
$techmap115991$auto$maccmap.cc:240:synth$48060.slice[1].carry4_full.CO[0].O[1] (CARRY4)                        0.456     6.812
grp_matrix_multiply_full_fu_8390.tmp223_reg_16537[0].C[5] (DSP48E2)                                            2.355     9.167
data arrival time                                                                                                        9.167

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp223_reg_16537[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.167
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.680


#Path 56
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[17] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[17] (DSP48E2)                                            1.765     9.112
data arrival time                                                                                                        9.112

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.112
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.625


#Path 57
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[37] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[37] (DSP48E2)                                            1.765     9.112
data arrival time                                                                                                        9.112

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.112
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.625


#Path 58
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[14] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[14] (DSP48E2)                                            1.765     9.112
data arrival time                                                                                                        9.112

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.112
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.625


#Path 59
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[23] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[23] (DSP48E2)                                            1.765     9.112
data arrival time                                                                                                        9.112

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.112
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.625


#Path 60
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[44] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[44] (DSP48E2)                                            1.765     9.112
data arrival time                                                                                                        9.112

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.112
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.625


#Path 61
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[34] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[34] (DSP48E2)                                            1.765     9.112
data arrival time                                                                                                        9.112

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.112
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.625


#Path 62
Startpoint: grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[34] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE) [clock-to-output]                       0.303     1.149
$abc$120459$new_n15822_.in[0] (.names)                                                                         3.125     4.274
$abc$120459$new_n15822_.out[0] (.names)                                                                        0.235     4.509
$abc$120459$new_n15821_.in[3] (.names)                                                                         0.428     4.937
$abc$120459$new_n15821_.out[0] (.names)                                                                        0.235     5.172
$abc$120459$new_n15820_.in[4] (.names)                                                                         0.312     5.484
$abc$120459$new_n15820_.out[0] (.names)                                                                        0.235     5.719
$auto$maccmap.cc:240:synth$54839.DI[4].in[2] (.names)                                                          0.220     5.939
$auto$maccmap.cc:240:synth$54839.DI[4].out[0] (.names)                                                         0.235     6.174
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].DI[0] (CARRY4)                       0.533     6.707
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.545     7.252
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[34] (DSP48E2)                                           1.855     9.107
data arrival time                                                                                                        9.107

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.107
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.620


#Path 63
Startpoint: grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[23] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE) [clock-to-output]                       0.303     1.149
$abc$120459$new_n15822_.in[0] (.names)                                                                         3.125     4.274
$abc$120459$new_n15822_.out[0] (.names)                                                                        0.235     4.509
$abc$120459$new_n15821_.in[3] (.names)                                                                         0.428     4.937
$abc$120459$new_n15821_.out[0] (.names)                                                                        0.235     5.172
$abc$120459$new_n15820_.in[4] (.names)                                                                         0.312     5.484
$abc$120459$new_n15820_.out[0] (.names)                                                                        0.235     5.719
$auto$maccmap.cc:240:synth$54839.DI[4].in[2] (.names)                                                          0.220     5.939
$auto$maccmap.cc:240:synth$54839.DI[4].out[0] (.names)                                                         0.235     6.174
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].DI[0] (CARRY4)                       0.533     6.707
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.545     7.252
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[23] (DSP48E2)                                           1.855     9.107
data arrival time                                                                                                        9.107

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.107
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.620


#Path 64
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[47] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[47] (DSP48E2)                                            1.725     9.072
data arrival time                                                                                                        9.072

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.072
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.585


#Path 65
Startpoint: grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[33] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE) [clock-to-output]                       0.303     1.149
$abc$120459$new_n15822_.in[0] (.names)                                                                         3.125     4.274
$abc$120459$new_n15822_.out[0] (.names)                                                                        0.235     4.509
$abc$120459$new_n15821_.in[3] (.names)                                                                         0.428     4.937
$abc$120459$new_n15821_.out[0] (.names)                                                                        0.235     5.172
$abc$120459$new_n15820_.in[4] (.names)                                                                         0.312     5.484
$abc$120459$new_n15820_.out[0] (.names)                                                                        0.235     5.719
$auto$maccmap.cc:240:synth$54839.DI[4].in[2] (.names)                                                          0.220     5.939
$auto$maccmap.cc:240:synth$54839.DI[4].out[0] (.names)                                                         0.235     6.174
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].DI[0] (CARRY4)                       0.533     6.707
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.545     7.252
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[33] (DSP48E2)                                           1.805     9.057
data arrival time                                                                                                        9.057

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.057
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.570


#Path 66
Startpoint: grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[43] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE) [clock-to-output]                       0.303     1.149
$abc$120459$new_n15822_.in[0] (.names)                                                                         3.125     4.274
$abc$120459$new_n15822_.out[0] (.names)                                                                        0.235     4.509
$abc$120459$new_n15821_.in[3] (.names)                                                                         0.428     4.937
$abc$120459$new_n15821_.out[0] (.names)                                                                        0.235     5.172
$abc$120459$new_n15820_.in[4] (.names)                                                                         0.312     5.484
$abc$120459$new_n15820_.out[0] (.names)                                                                        0.235     5.719
$auto$maccmap.cc:240:synth$54839.DI[4].in[2] (.names)                                                          0.220     5.939
$auto$maccmap.cc:240:synth$54839.DI[4].out[0] (.names)                                                         0.235     6.174
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].DI[0] (CARRY4)                       0.533     6.707
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.545     7.252
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[43] (DSP48E2)                                           1.805     9.057
data arrival time                                                                                                        9.057

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.057
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.570


#Path 67
Startpoint: grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[14] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE) [clock-to-output]                       0.303     1.149
$abc$120459$new_n15822_.in[0] (.names)                                                                         3.125     4.274
$abc$120459$new_n15822_.out[0] (.names)                                                                        0.235     4.509
$abc$120459$new_n15821_.in[3] (.names)                                                                         0.428     4.937
$abc$120459$new_n15821_.out[0] (.names)                                                                        0.235     5.172
$abc$120459$new_n15820_.in[4] (.names)                                                                         0.312     5.484
$abc$120459$new_n15820_.out[0] (.names)                                                                        0.235     5.719
$auto$maccmap.cc:240:synth$54839.DI[4].in[2] (.names)                                                          0.220     5.939
$auto$maccmap.cc:240:synth$54839.DI[4].out[0] (.names)                                                         0.235     6.174
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].DI[0] (CARRY4)                       0.533     6.707
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.545     7.252
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[14] (DSP48E2)                                           1.805     9.057
data arrival time                                                                                                        9.057

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.057
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.570


#Path 68
Startpoint: grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[42] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE) [clock-to-output]                       0.303     1.149
$abc$120459$new_n15822_.in[0] (.names)                                                                         3.125     4.274
$abc$120459$new_n15822_.out[0] (.names)                                                                        0.235     4.509
$abc$120459$new_n15821_.in[3] (.names)                                                                         0.428     4.937
$abc$120459$new_n15821_.out[0] (.names)                                                                        0.235     5.172
$abc$120459$new_n15820_.in[4] (.names)                                                                         0.312     5.484
$abc$120459$new_n15820_.out[0] (.names)                                                                        0.235     5.719
$auto$maccmap.cc:240:synth$54839.DI[4].in[2] (.names)                                                          0.220     5.939
$auto$maccmap.cc:240:synth$54839.DI[4].out[0] (.names)                                                         0.235     6.174
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].DI[0] (CARRY4)                       0.533     6.707
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.545     7.252
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[42] (DSP48E2)                                           1.805     9.057
data arrival time                                                                                                        9.057

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.057
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.570


#Path 69
Startpoint: grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[13] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE) [clock-to-output]                       0.303     1.149
$abc$120459$new_n15822_.in[0] (.names)                                                                         3.125     4.274
$abc$120459$new_n15822_.out[0] (.names)                                                                        0.235     4.509
$abc$120459$new_n15821_.in[3] (.names)                                                                         0.428     4.937
$abc$120459$new_n15821_.out[0] (.names)                                                                        0.235     5.172
$abc$120459$new_n15820_.in[4] (.names)                                                                         0.312     5.484
$abc$120459$new_n15820_.out[0] (.names)                                                                        0.235     5.719
$auto$maccmap.cc:240:synth$54839.DI[4].in[2] (.names)                                                          0.220     5.939
$auto$maccmap.cc:240:synth$54839.DI[4].out[0] (.names)                                                         0.235     6.174
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].DI[0] (CARRY4)                       0.533     6.707
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.545     7.252
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[13] (DSP48E2)                                           1.805     9.057
data arrival time                                                                                                        9.057

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.057
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.570


#Path 70
Startpoint: grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[12] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE) [clock-to-output]                       0.303     1.149
$abc$120459$new_n15822_.in[0] (.names)                                                                         3.125     4.274
$abc$120459$new_n15822_.out[0] (.names)                                                                        0.235     4.509
$abc$120459$new_n15821_.in[3] (.names)                                                                         0.428     4.937
$abc$120459$new_n15821_.out[0] (.names)                                                                        0.235     5.172
$abc$120459$new_n15820_.in[4] (.names)                                                                         0.312     5.484
$abc$120459$new_n15820_.out[0] (.names)                                                                        0.235     5.719
$auto$maccmap.cc:240:synth$54839.DI[4].in[2] (.names)                                                          0.220     5.939
$auto$maccmap.cc:240:synth$54839.DI[4].out[0] (.names)                                                         0.235     6.174
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].DI[0] (CARRY4)                       0.533     6.707
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.545     7.252
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[12] (DSP48E2)                                           1.805     9.057
data arrival time                                                                                                        9.057

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.057
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.570


#Path 71
Startpoint: grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[32] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE) [clock-to-output]                       0.303     1.149
$abc$120459$new_n15822_.in[0] (.names)                                                                         3.125     4.274
$abc$120459$new_n15822_.out[0] (.names)                                                                        0.235     4.509
$abc$120459$new_n15821_.in[3] (.names)                                                                         0.428     4.937
$abc$120459$new_n15821_.out[0] (.names)                                                                        0.235     5.172
$abc$120459$new_n15820_.in[4] (.names)                                                                         0.312     5.484
$abc$120459$new_n15820_.out[0] (.names)                                                                        0.235     5.719
$auto$maccmap.cc:240:synth$54839.DI[4].in[2] (.names)                                                          0.220     5.939
$auto$maccmap.cc:240:synth$54839.DI[4].out[0] (.names)                                                         0.235     6.174
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].DI[0] (CARRY4)                       0.533     6.707
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.545     7.252
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[32] (DSP48E2)                                           1.805     9.057
data arrival time                                                                                                        9.057

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.057
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.570


#Path 72
Startpoint: grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[22] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE) [clock-to-output]                       0.303     1.149
$abc$120459$new_n15822_.in[0] (.names)                                                                         3.125     4.274
$abc$120459$new_n15822_.out[0] (.names)                                                                        0.235     4.509
$abc$120459$new_n15821_.in[3] (.names)                                                                         0.428     4.937
$abc$120459$new_n15821_.out[0] (.names)                                                                        0.235     5.172
$abc$120459$new_n15820_.in[4] (.names)                                                                         0.312     5.484
$abc$120459$new_n15820_.out[0] (.names)                                                                        0.235     5.719
$auto$maccmap.cc:240:synth$54839.DI[4].in[2] (.names)                                                          0.220     5.939
$auto$maccmap.cc:240:synth$54839.DI[4].out[0] (.names)                                                         0.235     6.174
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].DI[0] (CARRY4)                       0.533     6.707
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.545     7.252
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[22] (DSP48E2)                                           1.805     9.057
data arrival time                                                                                                        9.057

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.057
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.570


#Path 73
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[32] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[32] (DSP48E2)                                            1.655     9.002
data arrival time                                                                                                        9.002

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.002
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.515


#Path 74
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[33] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[33] (DSP48E2)                                            1.655     9.002
data arrival time                                                                                                        9.002

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.002
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.515


#Path 75
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[42] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[42] (DSP48E2)                                            1.655     9.002
data arrival time                                                                                                        9.002

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.002
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.515


#Path 76
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[43] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[43] (DSP48E2)                                            1.655     9.002
data arrival time                                                                                                        9.002

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.002
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.515


#Path 77
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[36] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[36] (DSP48E2)                                            1.655     9.002
data arrival time                                                                                                        9.002

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.002
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.515


#Path 78
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[35] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[35] (DSP48E2)                                            1.655     9.002
data arrival time                                                                                                        9.002

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.002
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.515


#Path 79
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[25] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[25] (DSP48E2)                                            1.655     9.002
data arrival time                                                                                                        9.002

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.002
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.515


#Path 80
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[45] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[45] (DSP48E2)                                            1.655     9.002
data arrival time                                                                                                        9.002

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.002
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.515


#Path 81
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[46] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[46] (DSP48E2)                                            1.655     9.002
data arrival time                                                                                                        9.002

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.002
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.515


#Path 82
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[26] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[26] (DSP48E2)                                            1.655     9.002
data arrival time                                                                                                        9.002

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.002
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.515


#Path 83
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[24] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[24] (DSP48E2)                                            1.655     9.002
data arrival time                                                                                                        9.002

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.002
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.515


#Path 84
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[22] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[22] (DSP48E2)                                            1.655     9.002
data arrival time                                                                                                        9.002

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.002
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.515


#Path 85
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[16] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[16] (DSP48E2)                                            1.655     9.002
data arrival time                                                                                                        9.002

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.002
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.515


#Path 86
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[15] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[15] (DSP48E2)                                            1.655     9.002
data arrival time                                                                                                        9.002

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.002
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.515


#Path 87
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[13] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[13] (DSP48E2)                                            1.655     9.002
data arrival time                                                                                                        9.002

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.002
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.515


#Path 88
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[12] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[12] (DSP48E2)                                            1.655     9.002
data arrival time                                                                                                        9.002

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.002
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.515


#Path 89
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[31] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[31] (DSP48E2)                                            1.615     8.962
data arrival time                                                                                                        8.962

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -8.962
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.475


#Path 90
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[29] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[29] (DSP48E2)                                            1.615     8.962
data arrival time                                                                                                        8.962

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -8.962
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.475


#Path 91
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[28] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[28] (DSP48E2)                                            1.615     8.962
data arrival time                                                                                                        8.962

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -8.962
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.475


#Path 92
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[27] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[27] (DSP48E2)                                            1.615     8.962
data arrival time                                                                                                        8.962

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -8.962
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.475


#Path 93
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[7] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[7] (DSP48E2)                                             1.615     8.962
data arrival time                                                                                                        8.962

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -8.962
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.475


#Path 94
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[11] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[11] (DSP48E2)                                            1.615     8.962
data arrival time                                                                                                        8.962

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -8.962
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.475


#Path 95
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[9] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[9] (DSP48E2)                                             1.615     8.962
data arrival time                                                                                                        8.962

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -8.962
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.475


#Path 96
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[8] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[2].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$120459$new_n14441_.in[3] (.names)                                                                         1.570     2.756
$abc$120459$new_n14441_.out[0] (.names)                                                                        0.068     2.824
$abc$120459$new_n14435_.in[0] (.names)                                                                         2.669     5.493
$abc$120459$new_n14435_.out[0] (.names)                                                                        0.068     5.561
$abc$120459$new_n14431_.in[3] (.names)                                                                         0.518     6.079
$abc$120459$new_n14431_.out[0] (.names)                                                                        0.068     6.147
$auto$maccmap.cc:240:synth$46534.DI[7].in[0] (.names)                                                          0.509     6.656
$auto$maccmap.cc:240:synth$46534.DI[7].out[0] (.names)                                                         0.235     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.891
$techmap116088$auto$maccmap.cc:240:synth$46534.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.347
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[8] (DSP48E2)                                             1.615     8.962
data arrival time                                                                                                        8.962

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -8.962
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.475


#Path 97
Startpoint: grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[25] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE) [clock-to-output]                       0.303     1.149
$abc$120459$new_n15822_.in[0] (.names)                                                                         3.125     4.274
$abc$120459$new_n15822_.out[0] (.names)                                                                        0.235     4.509
$abc$120459$new_n15821_.in[3] (.names)                                                                         0.428     4.937
$abc$120459$new_n15821_.out[0] (.names)                                                                        0.235     5.172
$abc$120459$new_n15820_.in[4] (.names)                                                                         0.312     5.484
$abc$120459$new_n15820_.out[0] (.names)                                                                        0.235     5.719
$auto$maccmap.cc:240:synth$54839.DI[4].in[2] (.names)                                                          0.220     5.939
$auto$maccmap.cc:240:synth$54839.DI[4].out[0] (.names)                                                         0.235     6.174
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].DI[0] (CARRY4)                       0.533     6.707
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.545     7.252
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[25] (DSP48E2)                                           1.705     8.957
data arrival time                                                                                                        8.957

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -8.957
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.470


#Path 98
Startpoint: grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[20] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE) [clock-to-output]                       0.303     1.149
$abc$120459$new_n15822_.in[0] (.names)                                                                         3.125     4.274
$abc$120459$new_n15822_.out[0] (.names)                                                                        0.235     4.509
$abc$120459$new_n15821_.in[3] (.names)                                                                         0.428     4.937
$abc$120459$new_n15821_.out[0] (.names)                                                                        0.235     5.172
$abc$120459$new_n15820_.in[4] (.names)                                                                         0.312     5.484
$abc$120459$new_n15820_.out[0] (.names)                                                                        0.235     5.719
$auto$maccmap.cc:240:synth$54839.DI[4].in[2] (.names)                                                          0.220     5.939
$auto$maccmap.cc:240:synth$54839.DI[4].out[0] (.names)                                                         0.235     6.174
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].DI[0] (CARRY4)                       0.533     6.707
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.545     7.252
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[20] (DSP48E2)                                           1.705     8.957
data arrival time                                                                                                        8.957

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -8.957
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.470


#Path 99
Startpoint: grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[19] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE) [clock-to-output]                       0.303     1.149
$abc$120459$new_n15822_.in[0] (.names)                                                                         3.125     4.274
$abc$120459$new_n15822_.out[0] (.names)                                                                        0.235     4.509
$abc$120459$new_n15821_.in[3] (.names)                                                                         0.428     4.937
$abc$120459$new_n15821_.out[0] (.names)                                                                        0.235     5.172
$abc$120459$new_n15820_.in[4] (.names)                                                                         0.312     5.484
$abc$120459$new_n15820_.out[0] (.names)                                                                        0.235     5.719
$auto$maccmap.cc:240:synth$54839.DI[4].in[2] (.names)                                                          0.220     5.939
$auto$maccmap.cc:240:synth$54839.DI[4].out[0] (.names)                                                         0.235     6.174
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].DI[0] (CARRY4)                       0.533     6.707
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.545     7.252
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[19] (DSP48E2)                                           1.705     8.957
data arrival time                                                                                                        8.957

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -8.957
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.470


#Path 100
Startpoint: grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[21] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_241_V_load_reg_11972[0].Q[0] (FDRE) [clock-to-output]                       0.303     1.149
$abc$120459$new_n15822_.in[0] (.names)                                                                         3.125     4.274
$abc$120459$new_n15822_.out[0] (.names)                                                                        0.235     4.509
$abc$120459$new_n15821_.in[3] (.names)                                                                         0.428     4.937
$abc$120459$new_n15821_.out[0] (.names)                                                                        0.235     5.172
$abc$120459$new_n15820_.in[4] (.names)                                                                         0.312     5.484
$abc$120459$new_n15820_.out[0] (.names)                                                                        0.235     5.719
$auto$maccmap.cc:240:synth$54839.DI[4].in[2] (.names)                                                          0.220     5.939
$auto$maccmap.cc:240:synth$54839.DI[4].out[0] (.names)                                                         0.235     6.174
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].DI[0] (CARRY4)                       0.533     6.707
$techmap116212$auto$maccmap.cc:240:synth$54839.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.545     7.252
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].C[21] (DSP48E2)                                           1.705     8.957
data arrival time                                                                                                        8.957

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -8.957
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.470


#End of timing report
