{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715134615714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715134615717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 14:16:55 2024 " "Processing started: Wed May 08 14:16:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715134615717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134615717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RECOP -c RECOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off RECOP -c RECOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134615717 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715134616238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715134616238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/mux4_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/mux4_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4_16-arch " "Found design unit 1: MUX4_16-arch" {  } { { "Selected VHDL source design files/MUX4_16.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/MUX4_16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621120 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_16 " "Found entity 1: MUX4_16" {  } { { "Selected VHDL source design files/MUX4_16.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/MUX4_16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134621120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/various_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file selected vhdl source design files/various_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 various_constants " "Found design unit 1: various_constants" {  } { { "Selected VHDL source design files/various_constants.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/various_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134621139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Found design unit 1: registers-beh" {  } { { "Selected VHDL source design files/registers.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/registers.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621156 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "Selected VHDL source design files/registers.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/registers.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134621156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-SYN " "Found design unit 1: registerfile-SYN" {  } { { "Selected VHDL source design files/registerfile.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/registerfile.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621185 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "Selected VHDL source design files/registerfile.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/registerfile.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134621185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-beh " "Found design unit 1: regfile-beh" {  } { { "Selected VHDL source design files/regfile.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/regfile.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621205 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "Selected VHDL source design files/regfile.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/regfile.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134621205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/recop_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file selected vhdl source design files/recop_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_types " "Found design unit 1: recop_types" {  } { { "Selected VHDL source design files/recop_types.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/recop_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134621222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/recop_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/recop_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_pll-SYN " "Found design unit 1: recop_pll-SYN" {  } { { "Selected VHDL source design files/recop_pll.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/recop_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621249 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop_pll " "Found entity 1: recop_pll" {  } { { "Selected VHDL source design files/recop_pll.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/recop_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134621249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-SYN " "Found design unit 1: prog_mem-SYN" {  } { { "Selected VHDL source design files/prog_mem.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/prog_mem.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621268 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "Selected VHDL source design files/prog_mem.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/prog_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134621268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "Selected VHDL source design files/pll.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621297 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "Selected VHDL source design files/pll.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134621297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/opcodes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file selected vhdl source design files/opcodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "Selected VHDL source design files/opcodes.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/opcodes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134621315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/memory_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/memory_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "Selected VHDL source design files/memory_model.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/memory_model.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621333 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Selected VHDL source design files/memory_model.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/memory_model.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134621333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/memory_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/memory_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_arbiter-behaviour " "Found design unit 1: memory_arbiter-behaviour" {  } { { "Selected VHDL source design files/memory_arbiter.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/memory_arbiter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621350 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_arbiter " "Found entity 1: memory_arbiter" {  } { { "Selected VHDL source design files/memory_arbiter.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/memory_arbiter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134621350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "Selected VHDL source design files/data_mem.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/data_mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621370 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "Selected VHDL source design files/data_mem.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/data_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134621370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-combined " "Found design unit 1: alu-combined" {  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/ALU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621388 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134621388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recopblockdiagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recopblockdiagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RecopBlockDiagram " "Found entity 1: RecopBlockDiagram" {  } { { "RecopBlockDiagram.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/RecopBlockDiagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134621416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-a1 " "Found design unit 1: PC-a1" {  } { { "Selected VHDL source design files/PC.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/PC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621441 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "Selected VHDL source design files/PC.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/PC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134621441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/reg_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-behave " "Found design unit 1: reg_16-behave" {  } { { "Selected VHDL source design files/reg_16.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/reg_16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621458 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "Selected VHDL source design files/reg_16.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/reg_16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134621458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/instr_combine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/instr_combine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_combine-behave " "Found design unit 1: instr_combine-behave" {  } { { "Selected VHDL source design files/instr_combine.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instr_combine.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621477 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_combine " "Found entity 1: instr_combine" {  } { { "Selected VHDL source design files/instr_combine.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instr_combine.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134621477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/instruction_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/instruction_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_reg-behave " "Found design unit 1: instruction_reg-behave" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621494 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134621494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/reg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_32-behave " "Found design unit 1: reg_32-behave" {  } { { "Selected VHDL source design files/reg_32.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/reg_32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621513 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "Selected VHDL source design files/reg_32.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/reg_32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134621513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/control_unit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file selected vhdl source design files/control_unit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134621531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/max.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Max-behavior " "Found design unit 1: Max-behavior" {  } { { "Selected VHDL source design files/Max.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/Max.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621548 ""} { "Info" "ISGN_ENTITY_NAME" "1 Max " "Found entity 1: Max" {  } { { "Selected VHDL source design files/Max.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/Max.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134621548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/pc_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test/pc_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pc_test " "Found entity 1: pc_test" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715134621564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134621564 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pc_test " "Elaborating entity \"pc_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715134621645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst " "Elaborating entity \"PC\" for hierarchy \"PC:inst\"" {  } { { "test/pc_test.bdf" "inst" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 200 256 552 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715134621686 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "instAddressIncremented PC.vhd(13) " "VHDL Signal Declaration warning at PC.vhd(13): used implicit default value for signal \"instAddressIncremented\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Selected VHDL source design files/PC.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/PC.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715134621687 "|pc_test|PC:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempAddress PC.vhd(19) " "Verilog HDL or VHDL warning at PC.vhd(19): object \"tempAddress\" assigned a value but never read" {  } { { "Selected VHDL source design files/PC.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/PC.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715134621687 "|pc_test|PC:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg_write PC.vhd(21) " "VHDL Signal Declaration warning at PC.vhd(21): used explicit default value for signal \"reg_write\" because signal was never assigned a value" {  } { { "Selected VHDL source design files/PC.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/PC.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715134621688 "|pc_test|PC:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst PC.vhd(44) " "VHDL Process Statement warning at PC.vhd(44): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Selected VHDL source design files/PC.vhd" "" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/PC.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715134621689 "|pc_test|PC:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 PC:inst\|reg_16:PCreg " "Elaborating entity \"reg_16\" for hierarchy \"PC:inst\|reg_16:PCreg\"" {  } { { "Selected VHDL source design files/PC.vhd" "PCreg" { Text "H:/Documents/701/ReCOP-Processor/Selected VHDL source design files/PC.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715134621802 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "incrAddr\[15\] GND " "Pin \"incrAddr\[15\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 240 552 728 256 "incrAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|incrAddr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incrAddr\[14\] GND " "Pin \"incrAddr\[14\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 240 552 728 256 "incrAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|incrAddr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incrAddr\[13\] GND " "Pin \"incrAddr\[13\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 240 552 728 256 "incrAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|incrAddr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incrAddr\[12\] GND " "Pin \"incrAddr\[12\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 240 552 728 256 "incrAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|incrAddr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incrAddr\[11\] GND " "Pin \"incrAddr\[11\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 240 552 728 256 "incrAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|incrAddr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incrAddr\[10\] GND " "Pin \"incrAddr\[10\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 240 552 728 256 "incrAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|incrAddr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incrAddr\[9\] GND " "Pin \"incrAddr\[9\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 240 552 728 256 "incrAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|incrAddr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incrAddr\[8\] GND " "Pin \"incrAddr\[8\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 240 552 728 256 "incrAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|incrAddr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incrAddr\[7\] GND " "Pin \"incrAddr\[7\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 240 552 728 256 "incrAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|incrAddr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incrAddr\[6\] GND " "Pin \"incrAddr\[6\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 240 552 728 256 "incrAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|incrAddr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incrAddr\[5\] GND " "Pin \"incrAddr\[5\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 240 552 728 256 "incrAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|incrAddr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incrAddr\[4\] GND " "Pin \"incrAddr\[4\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 240 552 728 256 "incrAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|incrAddr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incrAddr\[3\] GND " "Pin \"incrAddr\[3\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 240 552 728 256 "incrAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|incrAddr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incrAddr\[2\] GND " "Pin \"incrAddr\[2\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 240 552 728 256 "incrAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|incrAddr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incrAddr\[1\] GND " "Pin \"incrAddr\[1\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 240 552 728 256 "incrAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|incrAddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incrAddr\[0\] GND " "Pin \"incrAddr\[0\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 240 552 728 256 "incrAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|incrAddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAddr\[15\] GND " "Pin \"instAddr\[15\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 672 848 240 "instAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|instAddr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAddr\[14\] GND " "Pin \"instAddr\[14\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 672 848 240 "instAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|instAddr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAddr\[13\] GND " "Pin \"instAddr\[13\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 672 848 240 "instAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|instAddr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAddr\[12\] GND " "Pin \"instAddr\[12\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 672 848 240 "instAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|instAddr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAddr\[11\] GND " "Pin \"instAddr\[11\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 672 848 240 "instAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|instAddr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAddr\[10\] GND " "Pin \"instAddr\[10\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 672 848 240 "instAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|instAddr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAddr\[9\] GND " "Pin \"instAddr\[9\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 672 848 240 "instAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|instAddr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAddr\[8\] GND " "Pin \"instAddr\[8\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 672 848 240 "instAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|instAddr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAddr\[7\] GND " "Pin \"instAddr\[7\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 672 848 240 "instAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|instAddr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAddr\[6\] GND " "Pin \"instAddr\[6\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 672 848 240 "instAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|instAddr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAddr\[5\] GND " "Pin \"instAddr\[5\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 672 848 240 "instAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|instAddr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAddr\[4\] GND " "Pin \"instAddr\[4\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 672 848 240 "instAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|instAddr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAddr\[3\] GND " "Pin \"instAddr\[3\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 672 848 240 "instAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|instAddr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAddr\[2\] GND " "Pin \"instAddr\[2\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 672 848 240 "instAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|instAddr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAddr\[1\] GND " "Pin \"instAddr\[1\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 672 848 240 "instAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|instAddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAddr\[0\] GND " "Pin \"instAddr\[0\]\" is stuck at GND" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 672 848 240 "instAddr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715134622918 "|pc_test|instAddr[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715134622918 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715134623938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715134623938 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_pc " "No output dependent on input pin \"write_pc\"" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 240 88 256 256 "write_pc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715134624431 "|pc_test|write_pc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 256 88 256 272 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715134624431 "|pc_test|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 272 88 256 288 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715134624431 "|pc_test|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[15\] " "No output dependent on input pin \"addr\[15\]\"" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 88 256 240 "addr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715134624431 "|pc_test|addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[14\] " "No output dependent on input pin \"addr\[14\]\"" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 88 256 240 "addr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715134624431 "|pc_test|addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[13\] " "No output dependent on input pin \"addr\[13\]\"" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 88 256 240 "addr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715134624431 "|pc_test|addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[12\] " "No output dependent on input pin \"addr\[12\]\"" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 88 256 240 "addr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715134624431 "|pc_test|addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[11\] " "No output dependent on input pin \"addr\[11\]\"" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 88 256 240 "addr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715134624431 "|pc_test|addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[10\] " "No output dependent on input pin \"addr\[10\]\"" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 88 256 240 "addr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715134624431 "|pc_test|addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[9\] " "No output dependent on input pin \"addr\[9\]\"" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 88 256 240 "addr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715134624431 "|pc_test|addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[8\] " "No output dependent on input pin \"addr\[8\]\"" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 88 256 240 "addr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715134624431 "|pc_test|addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[7\] " "No output dependent on input pin \"addr\[7\]\"" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 88 256 240 "addr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715134624431 "|pc_test|addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[6\] " "No output dependent on input pin \"addr\[6\]\"" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 88 256 240 "addr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715134624431 "|pc_test|addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[5\] " "No output dependent on input pin \"addr\[5\]\"" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 88 256 240 "addr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715134624431 "|pc_test|addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[4\] " "No output dependent on input pin \"addr\[4\]\"" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 88 256 240 "addr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715134624431 "|pc_test|addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[3\] " "No output dependent on input pin \"addr\[3\]\"" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 88 256 240 "addr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715134624431 "|pc_test|addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[2\] " "No output dependent on input pin \"addr\[2\]\"" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 88 256 240 "addr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715134624431 "|pc_test|addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[1\] " "No output dependent on input pin \"addr\[1\]\"" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 88 256 240 "addr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715134624431 "|pc_test|addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[0\] " "No output dependent on input pin \"addr\[0\]\"" {  } { { "test/pc_test.bdf" "" { Schematic "H:/Documents/701/ReCOP-Processor/test/pc_test.bdf" { { 224 88 256 240 "addr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715134624431 "|pc_test|addr[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715134624431 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715134624437 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715134624437 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715134624437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715134624634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 14:17:04 2024 " "Processing ended: Wed May 08 14:17:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715134624634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715134624634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715134624634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715134624634 ""}
