| INFO     | job0 | syn                  | 0 | Opening file for replace: /nfs/sc_compute/cache/lambdapdk-v0.1.50/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz
| INFO     | job0 | syn                  | 0 | Commented 0 lines containing "original_pin"
| INFO     | job0 | syn                  | 0 | Replaced malformed functions 0
| INFO     | job0 | syn                  | 0 | Replaced capacitive load 0
| INFO     | job0 | syn                  | 0 | Tool 'yosys' found with version '0.52' in directory '/sc_tools/bin'
| INFO     | job0 | syn                  | 0 | Running in /nfs/sc_compute/builds/03ceb3a4f0e94730a95a08d439e9c2e9/picorv32/job0/syn/0
| INFO     | job0 | syn                  | 0 | yosys -c /venv/lib/python3.10/site-packages/siliconcompiler/tools/yosys/sc_synth_asic.tcl
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 |  /----------------------------------------------------------------------------\
| INFO     | job0 | syn                  | 0 |  |  yosys -- Yosys Open SYnthesis Suite                                       |
| INFO     | job0 | syn                  | 0 |  |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
| INFO     | job0 | syn                  | 0 |  |  Distributed under an ISC-like license, type "license" to see terms        |
| INFO     | job0 | syn                  | 0 |  \----------------------------------------------------------------------------/
| INFO     | job0 | syn                  | 0 |  Yosys 0.52 (git sha1 fee39a328, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
| INFO     | job0 | syn                  | 0 | echo on
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> read_verilog -noblackbox -sv inputs/picorv32.v
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 1. Executing Verilog-2005 frontend: inputs/picorv32.v
| INFO     | job0 | syn                  | 0 | Parsing SystemVerilog input from `inputs/picorv32.v' to AST representation.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\picorv32_regs'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\picorv32_pcpi_mul'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\picorv32_pcpi_fast_mul'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\picorv32_pcpi_div'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\picorv32_axi'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\picorv32_axi_adapter'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\picorv32_wb'.
| INFO     | job0 | syn                  | 0 | Successfully finished Verilog frontend.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> chparam -list picorv32
| INFO     | job0 | syn                  | 0 | picorv32:
| INFO     | job0 | syn                  | 0 |   ENABLE_COUNTERS
| INFO     | job0 | syn                  | 0 |   ENABLE_COUNTERS64
| INFO     | job0 | syn                  | 0 |   ENABLE_REGS_16_31
| INFO     | job0 | syn                  | 0 |   ENABLE_REGS_DUALPORT
| INFO     | job0 | syn                  | 0 |   LATCHED_MEM_RDATA
| INFO     | job0 | syn                  | 0 |   TWO_STAGE_SHIFT
| INFO     | job0 | syn                  | 0 |   BARREL_SHIFTER
| INFO     | job0 | syn                  | 0 |   TWO_CYCLE_COMPARE
| INFO     | job0 | syn                  | 0 |   TWO_CYCLE_ALU
| INFO     | job0 | syn                  | 0 |   COMPRESSED_ISA
| INFO     | job0 | syn                  | 0 |   CATCH_MISALIGN
| INFO     | job0 | syn                  | 0 |   CATCH_ILLINSN
| INFO     | job0 | syn                  | 0 |   ENABLE_PCPI
| INFO     | job0 | syn                  | 0 |   ENABLE_MUL
| INFO     | job0 | syn                  | 0 |   ENABLE_FAST_MUL
| INFO     | job0 | syn                  | 0 |   ENABLE_DIV
| INFO     | job0 | syn                  | 0 |   ENABLE_IRQ
| INFO     | job0 | syn                  | 0 |   ENABLE_IRQ_QREGS
| INFO     | job0 | syn                  | 0 |   ENABLE_IRQ_TIMER
| INFO     | job0 | syn                  | 0 |   ENABLE_TRACE
| INFO     | job0 | syn                  | 0 |   REGS_INIT_ZERO
| INFO     | job0 | syn                  | 0 |   MASKED_IRQ
| INFO     | job0 | syn                  | 0 |   LATCHED_IRQ
| INFO     | job0 | syn                  | 0 |   PROGADDR_RESET
| INFO     | job0 | syn                  | 0 |   PROGADDR_IRQ
| INFO     | job0 | syn                  | 0 |   STACKADDR
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> read_liberty -setattr liberty_cell -lib /nfs/sc_compute/builds/03ceb3a4f0e94730a95a08d439e9c2e9/picorv32/job0/syn/0/inputs/sc_logic_sky130hd_sky130_fd_sc_hd__ss_n40C_1v40.lib
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 2. Executing Liberty frontend: /nfs/sc_compute/builds/03ceb3a4f0e94730a95a08d439e9c2e9/picorv32/job0/syn/0/inputs/sc_logic_sky130hd_sky130_fd_sc_hd__ss_n40C_1v40.lib
| INFO     | job0 | syn                  | 0 | Imported 428 cell types from liberty file.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> hierarchy -top picorv32
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 3. Executing HIERARCHY pass (managing design hierarchy).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 3.1. Analyzing design hierarchy..
| INFO     | job0 | syn                  | 0 | Top module:  \picorv32
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 3.2. Analyzing design hierarchy..
| INFO     | job0 | syn                  | 0 | Top module:  \picorv32
| INFO     | job0 | syn                  | 0 | Removing unused module `\picorv32_wb'.
| INFO     | job0 | syn                  | 0 | Removing unused module `\picorv32_axi_adapter'.
| INFO     | job0 | syn                  | 0 | Removing unused module `\picorv32_axi'.
| INFO     | job0 | syn                  | 0 | Removing unused module `\picorv32_pcpi_div'.
| INFO     | job0 | syn                  | 0 | Removing unused module `\picorv32_pcpi_fast_mul'.
| INFO     | job0 | syn                  | 0 | Removing unused module `\picorv32_pcpi_mul'.
| INFO     | job0 | syn                  | 0 | Removing unused module `\picorv32_regs'.
| INFO     | job0 | syn                  | 0 | Removed 7 unused modules.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> tribuf
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 4. Executing TRIBUF pass.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> scratchpad -set flatten.separator /
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> synth -flatten -extra-map /venv/lib/python3.10/site-packages/siliconcompiler/tools/yosys/techmaps/lcu_kogge_stone.v -top picorv32 -run begin:fine
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5. Executing SYNTH pass.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> hierarchy -check -top picorv32
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.1. Executing HIERARCHY pass (managing design hierarchy).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.1.1. Analyzing design hierarchy..
| INFO     | job0 | syn                  | 0 | Top module:  \picorv32
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.1.2. Analyzing design hierarchy..
| INFO     | job0 | syn                  | 0 | Top module:  \picorv32
| INFO     | job0 | syn                  | 0 | Removed 0 unused modules.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> proc
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.2. Executing PROC pass (convert processes to netlists).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> proc_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
| INFO     | job0 | syn                  | 0 | Found and cleaned up 1 empty switch in `\picorv32.$proc$inputs/picorv32.v:0$688'.
| INFO     | job0 | syn                  | 0 | Removing empty process `picorv32.$proc$inputs/picorv32.v:0$688'.
| INFO     | job0 | syn                  | 0 | Found and cleaned up 17 empty switches in `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 | Found and cleaned up 1 empty switch in `\picorv32.$proc$inputs/picorv32.v:1102$493'.
| INFO     | job0 | syn                  | 0 | Found and cleaned up 6 empty switches in `\picorv32.$proc$inputs/picorv32.v:415$129'.
| INFO     | job0 | syn                  | 0 | Removing empty process `picorv32.$proc$inputs/picorv32.v:415$129'.
| INFO     | job0 | syn                  | 0 | Cleaned up 25 empty switches.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> proc_rmdead
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
| INFO     | job0 | syn                  | 0 | Marked 34 switch rules as full_case in process $proc$inputs/picorv32.v:1114$509 in module picorv32.
| INFO     | job0 | syn                  | 0 | Marked 1 switch rules as full_case in process $proc$inputs/picorv32.v:1098$484 in module picorv32.
| INFO     | job0 | syn                  | 0 | Marked 2 switch rules as full_case in process $proc$inputs/picorv32.v:1073$472 in module picorv32.
| INFO     | job0 | syn                  | 0 | Marked 2 switch rules as full_case in process $proc$inputs/picorv32.v:1061$467 in module picorv32.
| INFO     | job0 | syn                  | 0 | Marked 8 switch rules as full_case in process $proc$inputs/picorv32.v:969$432 in module picorv32.
| INFO     | job0 | syn                  | 0 | Marked 3 switch rules as full_case in process $proc$inputs/picorv32.v:676$169 in module picorv32.
| INFO     | job0 | syn                  | 0 | Marked 3 switch rules as full_case in process $proc$inputs/picorv32.v:648$167 in module picorv32.
| INFO     | job0 | syn                  | 0 | Marked 2 switch rules as full_case in process $proc$inputs/picorv32.v:621$163 in module picorv32.
| INFO     | job0 | syn                  | 0 | Marked 48 switch rules as full_case in process $proc$inputs/picorv32.v:555$162 in module picorv32.
| INFO     | job0 | syn                  | 0 | Marked 4 switch rules as full_case in process $proc$inputs/picorv32.v:429$138 in module picorv32.
| INFO     | job0 | syn                  | 0 | Marked 1 switch rules as full_case in process $proc$inputs/picorv32.v:301$100 in module picorv32.
| INFO     | job0 | syn                  | 0 | Removed 2 dead cases from process $proc$inputs/picorv32.v:273$97 in module picorv32.
| INFO     | job0 | syn                  | 0 | Marked 2 switch rules as full_case in process $proc$inputs/picorv32.v:273$97 in module picorv32.
| INFO     | job0 | syn                  | 0 | Marked 1 switch rules as full_case in process $proc$inputs/picorv32.v:263$92 in module picorv32.
| INFO     | job0 | syn                  | 0 | Marked 1 switch rules as full_case in process $proc$inputs/picorv32.v:211$18 in module picorv32.
| INFO     | job0 | syn                  | 0 | Removed a total of 2 dead cases.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> proc_prune
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
| INFO     | job0 | syn                  | 0 | Removed 3 redundant assignments.
| INFO     | job0 | syn                  | 0 | Promoted 57 assignments to connections.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> proc_init
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.2.4. Executing PROC_INIT pass (extract init attributes).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> proc_arst
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.2.5. Executing PROC_ARST pass (detect async resets in processes).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> proc_rom
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.2.6. Executing PROC_ROM pass (convert switches to ROMs).
| INFO     | job0 | syn                  | 0 | Converted 0 switches.
| INFO     | job0 | syn                  | 0 | <suppressed ~187 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> proc_mux
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
| INFO     | job0 | syn                  | 0 | Creating decoders for process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |      1/78: $17\next_irq_pending[2:2]
| INFO     | job0 | syn                  | 0 |      2/78: $16\next_irq_pending[2:2]
| INFO     | job0 | syn                  | 0 |      3/78: $15\next_irq_pending[2:2]
| INFO     | job0 | syn                  | 0 |      4/78: $14\next_irq_pending[2:2]
| INFO     | job0 | syn                  | 0 |      5/78: $13\next_irq_pending[2:2]
| INFO     | job0 | syn                  | 0 |      6/78: $12\next_irq_pending[2:2]
| INFO     | job0 | syn                  | 0 |      7/78: $11\next_irq_pending[2:2]
| INFO     | job0 | syn                  | 0 |      8/78: $2\next_irq_pending[31:0] [31:2]
| INFO     | job0 | syn                  | 0 |      9/78: $3\set_mem_do_rdata[0:0]
| INFO     | job0 | syn                  | 0 |     10/78: $2\next_irq_pending[31:0] [1]
| INFO     | job0 | syn                  | 0 |     11/78: $3\set_mem_do_wdata[0:0]
| INFO     | job0 | syn                  | 0 |     12/78: $2\next_irq_pending[31:0] [0]
| INFO     | job0 | syn                  | 0 |     13/78: $4\set_mem_do_rinst[0:0]
| INFO     | job0 | syn                  | 0 |     14/78: $3\set_mem_do_rinst[0:0]
| INFO     | job0 | syn                  | 0 |     15/78: $4\set_mem_do_wdata[0:0]
| INFO     | job0 | syn                  | 0 |     16/78: $9\next_irq_pending[1:1]
| INFO     | job0 | syn                  | 0 |     17/78: $8\next_irq_pending[1:1]
| INFO     | job0 | syn                  | 0 |     18/78: $7\next_irq_pending[1:1]
| INFO     | job0 | syn                  | 0 |     19/78: $4\set_mem_do_rdata[0:0]
| INFO     | job0 | syn                  | 0 |     20/78: $5\next_irq_pending[1:1]
| INFO     | job0 | syn                  | 0 |     21/78: $4\next_irq_pending[1:1]
| INFO     | job0 | syn                  | 0 |     22/78: $10\next_irq_pending[1:1]
| INFO     | job0 | syn                  | 0 |     23/78: $5\set_mem_do_rinst[0:0]
| INFO     | job0 | syn                  | 0 |     24/78: $6\next_irq_pending[1:1]
| INFO     | job0 | syn                  | 0 |     25/78: $3\next_irq_pending[31:0]
| INFO     | job0 | syn                  | 0 |     26/78: $3\current_pc[31:0]
| INFO     | job0 | syn                  | 0 |     27/78: $2\current_pc[31:0]
| INFO     | job0 | syn                  | 0 |     28/78: $2\set_mem_do_wdata[0:0]
| INFO     | job0 | syn                  | 0 |     29/78: $2\set_mem_do_rdata[0:0]
| INFO     | job0 | syn                  | 0 |     30/78: $2\set_mem_do_rinst[0:0]
| INFO     | job0 | syn                  | 0 |     31/78: $1\next_irq_pending[31:0]
| INFO     | job0 | syn                  | 0 |     32/78: $1\current_pc[31:0]
| INFO     | job0 | syn                  | 0 |     33/78: $1\set_mem_do_wdata[0:0]
| INFO     | job0 | syn                  | 0 |     34/78: $1\set_mem_do_rdata[0:0]
| INFO     | job0 | syn                  | 0 |     35/78: $1\set_mem_do_rinst[0:0]
| INFO     | job0 | syn                  | 0 |     36/78: $0\trace_data[35:0]
| INFO     | job0 | syn                  | 0 |     37/78: $0\count_cycle[63:0]
| INFO     | job0 | syn                  | 0 |     38/78: $0\trace_valid[0:0]
| INFO     | job0 | syn                  | 0 |     39/78: $0\do_waitirq[0:0]
| INFO     | job0 | syn                  | 0 |     40/78: $0\decoder_pseudo_trigger[0:0]
| INFO     | job0 | syn                  | 0 |     41/78: $0\decoder_trigger[0:0]
| INFO     | job0 | syn                  | 0 |     42/78: $0\alu_wait_2[0:0]
| INFO     | job0 | syn                  | 0 |     43/78: $0\alu_wait[0:0]
| INFO     | job0 | syn                  | 0 |     44/78: $0\reg_out[31:0]
| INFO     | job0 | syn                  | 0 |     45/78: $0\reg_sh[4:0]
| INFO     | job0 | syn                  | 0 |     46/78: $0\trap[0:0]
| INFO     | job0 | syn                  | 0 |     47/78: $0\pcpi_timeout[0:0]
| INFO     | job0 | syn                  | 0 |     48/78: $0\latched_rd[4:0]
| INFO     | job0 | syn                  | 0 |     49/78: $0\latched_is_lb[0:0]
| INFO     | job0 | syn                  | 0 |     50/78: $0\latched_is_lh[0:0]
| INFO     | job0 | syn                  | 0 |     51/78: $0\latched_is_lu[0:0]
| INFO     | job0 | syn                  | 0 |     52/78: $0\latched_trace[0:0]
| INFO     | job0 | syn                  | 0 |     53/78: $0\latched_compr[0:0]
| INFO     | job0 | syn                  | 0 |     54/78: $0\latched_branch[0:0]
| INFO     | job0 | syn                  | 0 |     55/78: $0\latched_stalu[0:0]
| INFO     | job0 | syn                  | 0 |     56/78: $0\latched_store[0:0]
| INFO     | job0 | syn                  | 0 |     57/78: $0\irq_state[1:0]
| INFO     | job0 | syn                  | 0 |     58/78: $0\cpu_state[7:0]
| INFO     | job0 | syn                  | 0 |     59/78: $0\dbg_rs2val_valid[0:0]
| INFO     | job0 | syn                  | 0 |     60/78: $0\dbg_rs1val_valid[0:0]
| INFO     | job0 | syn                  | 0 |     61/78: $0\dbg_rs2val[31:0]
| INFO     | job0 | syn                  | 0 |     62/78: $0\dbg_rs1val[31:0]
| INFO     | job0 | syn                  | 0 |     63/78: $0\mem_do_wdata[0:0]
| INFO     | job0 | syn                  | 0 |     64/78: $0\mem_do_rdata[0:0]
| INFO     | job0 | syn                  | 0 |     65/78: $0\mem_do_rinst[0:0]
| INFO     | job0 | syn                  | 0 |     66/78: $0\mem_do_prefetch[0:0]
| INFO     | job0 | syn                  | 0 |     67/78: $0\mem_wordsize[1:0]
| INFO     | job0 | syn                  | 0 |     68/78: $0\timer[31:0]
| INFO     | job0 | syn                  | 0 |     69/78: $0\irq_mask[31:0]
| INFO     | job0 | syn                  | 0 |     70/78: $0\irq_active[0:0]
| INFO     | job0 | syn                  | 0 |     71/78: $0\irq_delay[0:0]
| INFO     | job0 | syn                  | 0 |     72/78: $0\reg_op2[31:0]
| INFO     | job0 | syn                  | 0 |     73/78: $0\reg_op1[31:0]
| INFO     | job0 | syn                  | 0 |     74/78: $0\reg_next_pc[31:0]
| INFO     | job0 | syn                  | 0 |     75/78: $0\reg_pc[31:0]
| INFO     | job0 | syn                  | 0 |     76/78: $0\count_instr[63:0]
| INFO     | job0 | syn                  | 0 |     77/78: $0\eoi[31:0]
| INFO     | job0 | syn                  | 0 |     78/78: $0\pcpi_valid[0:0]
| INFO     | job0 | syn                  | 0 | Creating decoders for process `\picorv32.$proc$inputs/picorv32.v:1102$493'.
| INFO     | job0 | syn                  | 0 | Creating decoders for process `\picorv32.$proc$inputs/picorv32.v:1098$484'.
| INFO     | job0 | syn                  | 0 |      1/3: $1$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$492
| INFO     | job0 | syn                  | 0 |      2/3: $1$memwr$\cpuregs$inputs/picorv32.v:1100$17_DATA[31:0]$491
| INFO     | job0 | syn                  | 0 |      3/3: $1$memwr$\cpuregs$inputs/picorv32.v:1100$17_ADDR[4:0]$490
| INFO     | job0 | syn                  | 0 | Creating decoders for process `\picorv32.$proc$inputs/picorv32.v:1073$472'.
| INFO     | job0 | syn                  | 0 |      1/4: $2\cpuregs_write[0:0]
| INFO     | job0 | syn                  | 0 |      2/4: $2\cpuregs_wrdata[31:0]
| INFO     | job0 | syn                  | 0 |      3/4: $1\cpuregs_wrdata[31:0]
| INFO     | job0 | syn                  | 0 |      4/4: $1\cpuregs_write[0:0]
| INFO     | job0 | syn                  | 0 | Creating decoders for process `\picorv32.$proc$inputs/picorv32.v:1061$467'.
| INFO     | job0 | syn                  | 0 |      1/2: $2\clear_prefetched_high_word[0:0]
| INFO     | job0 | syn                  | 0 |      2/2: $1\clear_prefetched_high_word[0:0]
| INFO     | job0 | syn                  | 0 | Creating decoders for process `\picorv32.$proc$inputs/picorv32.v:1060$466'.
| INFO     | job0 | syn                  | 0 | Creating decoders for process `\picorv32.$proc$inputs/picorv32.v:1023$444'.
| INFO     | job0 | syn                  | 0 |      1/2: $1\alu_out[31:0]
| INFO     | job0 | syn                  | 0 |      2/2: $1\alu_out_0[0:0]
| INFO     | job0 | syn                  | 0 | Creating decoders for process `\picorv32.$proc$inputs/picorv32.v:969$432'.
| INFO     | job0 | syn                  | 0 |      1/8: $8\dbg_ascii_state[127:0]
| INFO     | job0 | syn                  | 0 |      2/8: $7\dbg_ascii_state[127:0]
| INFO     | job0 | syn                  | 0 |      3/8: $6\dbg_ascii_state[127:0]
| INFO     | job0 | syn                  | 0 |      4/8: $5\dbg_ascii_state[127:0]
| INFO     | job0 | syn                  | 0 |      5/8: $4\dbg_ascii_state[127:0]
| INFO     | job0 | syn                  | 0 |      6/8: $3\dbg_ascii_state[127:0]
| INFO     | job0 | syn                  | 0 |      7/8: $2\dbg_ascii_state[127:0]
| INFO     | job0 | syn                  | 0 |      8/8: $1\dbg_ascii_state[127:0]
| INFO     | job0 | syn                  | 0 | Creating decoders for process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |      1/77: $0\decoded_rs1[4:0] [4]
| INFO     | job0 | syn                  | 0 |      2/77: $0\decoded_imm_j[31:0] [10]
| INFO     | job0 | syn                  | 0 |      3/77: $0\decoded_imm_j[31:0] [7]
| INFO     | job0 | syn                  | 0 |      4/77: $0\decoded_imm_j[31:0] [6]
| INFO     | job0 | syn                  | 0 |      5/77: $0\decoded_imm_j[31:0] [3:1]
| INFO     | job0 | syn                  | 0 |      6/77: $0\decoded_imm_j[31:0] [5]
| INFO     | job0 | syn                  | 0 |      7/77: $0\decoded_imm_j[31:0] [9:8]
| INFO     | job0 | syn                  | 0 |      8/77: $0\decoded_imm_j[31:0] [31:20]
| INFO     | job0 | syn                  | 0 |      9/77: $0\decoded_imm_j[31:0] [4]
| INFO     | job0 | syn                  | 0 |     10/77: $0\decoded_imm_j[31:0] [11]
| INFO     | job0 | syn                  | 0 |     11/77: $0\decoded_imm_j[31:0] [0]
| INFO     | job0 | syn                  | 0 |     12/77: $0\decoded_rs1[4:0] [3:0]
| INFO     | job0 | syn                  | 0 |     13/77: $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
| INFO     | job0 | syn                  | 0 |     14/77: $0\is_alu_reg_reg[0:0]
| INFO     | job0 | syn                  | 0 |     15/77: $0\is_alu_reg_imm[0:0]
| INFO     | job0 | syn                  | 0 |     16/77: $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
| INFO     | job0 | syn                  | 0 |     17/77: $0\is_sll_srl_sra[0:0]
| INFO     | job0 | syn                  | 0 |     18/77: $0\is_sb_sh_sw[0:0]
| INFO     | job0 | syn                  | 0 |     19/77: $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
| INFO     | job0 | syn                  | 0 |     20/77: $0\is_slli_srli_srai[0:0]
| INFO     | job0 | syn                  | 0 |     21/77: $0\is_lb_lh_lw_lbu_lhu[0:0]
| INFO     | job0 | syn                  | 0 |     22/77: $0\compressed_instr[0:0]
| INFO     | job0 | syn                  | 0 |     23/77: $0\is_compare[0:0]
| INFO     | job0 | syn                  | 0 |     24/77: $0\decoded_imm[31:0]
| INFO     | job0 | syn                  | 0 |     25/77: $0\decoded_rs2[4:0]
| INFO     | job0 | syn                  | 0 |     26/77: $0\decoded_imm_j[31:0] [19:12]
| INFO     | job0 | syn                  | 0 |     27/77: $0\decoded_rd[4:0]
| INFO     | job0 | syn                  | 0 |     28/77: $0\instr_timer[0:0]
| INFO     | job0 | syn                  | 0 |     29/77: $0\instr_waitirq[0:0]
| INFO     | job0 | syn                  | 0 |     30/77: $0\instr_maskirq[0:0]
| INFO     | job0 | syn                  | 0 |     31/77: $0\instr_retirq[0:0]
| INFO     | job0 | syn                  | 0 |     32/77: $0\instr_setq[0:0]
| INFO     | job0 | syn                  | 0 |     33/77: $0\instr_getq[0:0]
| INFO     | job0 | syn                  | 0 |     34/77: $0\instr_fence[0:0]
| INFO     | job0 | syn                  | 0 |     35/77: $0\instr_ecall_ebreak[0:0]
| INFO     | job0 | syn                  | 0 |     36/77: $0\instr_rdinstrh[0:0]
| INFO     | job0 | syn                  | 0 |     37/77: $0\instr_rdinstr[0:0]
| INFO     | job0 | syn                  | 0 |     38/77: $0\instr_rdcycleh[0:0]
| INFO     | job0 | syn                  | 0 |     39/77: $0\instr_rdcycle[0:0]
| INFO     | job0 | syn                  | 0 |     40/77: $0\instr_and[0:0]
| INFO     | job0 | syn                  | 0 |     41/77: $0\instr_or[0:0]
| INFO     | job0 | syn                  | 0 |     42/77: $0\instr_sra[0:0]
| INFO     | job0 | syn                  | 0 |     43/77: $0\instr_srl[0:0]
| INFO     | job0 | syn                  | 0 |     44/77: $0\instr_xor[0:0]
| INFO     | job0 | syn                  | 0 |     45/77: $0\instr_sltu[0:0]
| INFO     | job0 | syn                  | 0 |     46/77: $0\instr_slt[0:0]
| INFO     | job0 | syn                  | 0 |     47/77: $0\instr_sll[0:0]
| INFO     | job0 | syn                  | 0 |     48/77: $0\instr_sub[0:0]
| INFO     | job0 | syn                  | 0 |     49/77: $0\instr_add[0:0]
| INFO     | job0 | syn                  | 0 |     50/77: $0\instr_srai[0:0]
| INFO     | job0 | syn                  | 0 |     51/77: $0\instr_srli[0:0]
| INFO     | job0 | syn                  | 0 |     52/77: $0\instr_slli[0:0]
| INFO     | job0 | syn                  | 0 |     53/77: $0\instr_andi[0:0]
| INFO     | job0 | syn                  | 0 |     54/77: $0\instr_ori[0:0]
| INFO     | job0 | syn                  | 0 |     55/77: $0\instr_xori[0:0]
| INFO     | job0 | syn                  | 0 |     56/77: $0\instr_sltiu[0:0]
| INFO     | job0 | syn                  | 0 |     57/77: $0\instr_slti[0:0]
| INFO     | job0 | syn                  | 0 |     58/77: $0\instr_addi[0:0]
| INFO     | job0 | syn                  | 0 |     59/77: $0\instr_sw[0:0]
| INFO     | job0 | syn                  | 0 |     60/77: $0\instr_sh[0:0]
| INFO     | job0 | syn                  | 0 |     61/77: $0\instr_sb[0:0]
| INFO     | job0 | syn                  | 0 |     62/77: $0\instr_lhu[0:0]
| INFO     | job0 | syn                  | 0 |     63/77: $0\instr_lbu[0:0]
| INFO     | job0 | syn                  | 0 |     64/77: $0\instr_lw[0:0]
| INFO     | job0 | syn                  | 0 |     65/77: $0\instr_lh[0:0]
| INFO     | job0 | syn                  | 0 |     66/77: $0\instr_lb[0:0]
| INFO     | job0 | syn                  | 0 |     67/77: $0\instr_bgeu[0:0]
| INFO     | job0 | syn                  | 0 |     68/77: $0\instr_bltu[0:0]
| INFO     | job0 | syn                  | 0 |     69/77: $0\instr_bge[0:0]
| INFO     | job0 | syn                  | 0 |     70/77: $0\instr_blt[0:0]
| INFO     | job0 | syn                  | 0 |     71/77: $0\instr_bne[0:0]
| INFO     | job0 | syn                  | 0 |     72/77: $0\instr_beq[0:0]
| INFO     | job0 | syn                  | 0 |     73/77: $0\instr_jalr[0:0]
| INFO     | job0 | syn                  | 0 |     74/77: $0\instr_jal[0:0]
| INFO     | job0 | syn                  | 0 |     75/77: $0\instr_auipc[0:0]
| INFO     | job0 | syn                  | 0 |     76/77: $0\instr_lui[0:0]
| INFO     | job0 | syn                  | 0 |     77/77: $0\pcpi_insn[31:0]
| INFO     | job0 | syn                  | 0 | Creating decoders for process `\picorv32.$proc$inputs/picorv32.v:648$167'.
| INFO     | job0 | syn                  | 0 |      1/13: $3\dbg_insn_opcode[31:0]
| INFO     | job0 | syn                  | 0 |      2/13: $2\dbg_insn_rd[4:0]
| INFO     | job0 | syn                  | 0 |      3/13: $2\dbg_insn_rs2[4:0]
| INFO     | job0 | syn                  | 0 |      4/13: $2\dbg_insn_rs1[4:0]
| INFO     | job0 | syn                  | 0 |      5/13: $2\dbg_insn_opcode[31:0]
| INFO     | job0 | syn                  | 0 |      6/13: $2\dbg_insn_imm[31:0]
| INFO     | job0 | syn                  | 0 |      7/13: $2\dbg_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |      8/13: $1\dbg_insn_rd[4:0]
| INFO     | job0 | syn                  | 0 |      9/13: $1\dbg_insn_rs2[4:0]
| INFO     | job0 | syn                  | 0 |     10/13: $1\dbg_insn_rs1[4:0]
| INFO     | job0 | syn                  | 0 |     11/13: $1\dbg_insn_imm[31:0]
| INFO     | job0 | syn                  | 0 |     12/13: $1\dbg_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     13/13: $1\dbg_insn_opcode[31:0]
| INFO     | job0 | syn                  | 0 | Creating decoders for process `\picorv32.$proc$inputs/picorv32.v:621$163'.
| INFO     | job0 | syn                  | 0 |      1/8: $0\cached_insn_rd[4:0]
| INFO     | job0 | syn                  | 0 |      2/8: $0\cached_insn_rs2[4:0]
| INFO     | job0 | syn                  | 0 |      3/8: $0\cached_insn_rs1[4:0]
| INFO     | job0 | syn                  | 0 |      4/8: $0\cached_insn_opcode[31:0]
| INFO     | job0 | syn                  | 0 |      5/8: $0\cached_insn_imm[31:0]
| INFO     | job0 | syn                  | 0 |      6/8: $0\cached_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |      7/8: $0\dbg_valid_insn[0:0]
| INFO     | job0 | syn                  | 0 |      8/8: $0\dbg_insn_addr[31:0]
| INFO     | job0 | syn                  | 0 | Creating decoders for process `\picorv32.$proc$inputs/picorv32.v:555$162'.
| INFO     | job0 | syn                  | 0 |      1/48: $48\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |      2/48: $47\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |      3/48: $46\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |      4/48: $45\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |      5/48: $44\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |      6/48: $43\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |      7/48: $42\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |      8/48: $41\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |      9/48: $40\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     10/48: $39\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     11/48: $38\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     12/48: $37\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     13/48: $36\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     14/48: $35\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     15/48: $34\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     16/48: $33\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     17/48: $32\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     18/48: $31\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     19/48: $30\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     20/48: $29\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     21/48: $28\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     22/48: $27\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     23/48: $26\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     24/48: $25\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     25/48: $24\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     26/48: $23\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     27/48: $22\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     28/48: $21\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     29/48: $20\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     30/48: $19\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     31/48: $18\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     32/48: $17\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     33/48: $16\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     34/48: $15\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     35/48: $14\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     36/48: $13\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     37/48: $12\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     38/48: $11\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     39/48: $10\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     40/48: $9\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     41/48: $8\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     42/48: $7\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     43/48: $6\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     44/48: $5\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     45/48: $4\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     46/48: $3\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     47/48: $2\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 |     48/48: $1\new_ascii_instr[63:0]
| INFO     | job0 | syn                  | 0 | Creating decoders for process `\picorv32.$proc$inputs/picorv32.v:429$138'.
| INFO     | job0 | syn                  | 0 |      1/9: $0\mem_16bit_buffer[15:0]
| INFO     | job0 | syn                  | 0 |      2/9: $0\prefetched_high_word[0:0]
| INFO     | job0 | syn                  | 0 |      3/9: $0\mem_la_secondword[0:0]
| INFO     | job0 | syn                  | 0 |      4/9: $0\mem_state[1:0]
| INFO     | job0 | syn                  | 0 |      5/9: $0\mem_wstrb[3:0]
| INFO     | job0 | syn                  | 0 |      6/9: $0\mem_wdata[31:0]
| INFO     | job0 | syn                  | 0 |      7/9: $0\mem_addr[31:0]
| INFO     | job0 | syn                  | 0 |      8/9: $0\mem_instr[0:0]
| INFO     | job0 | syn                  | 0 |      9/9: $0\mem_valid[0:0]
| INFO     | job0 | syn                  | 0 | Creating decoders for process `\picorv32.$proc$inputs/picorv32.v:1014$677'.
| INFO     | job0 | syn                  | 0 | Creating decoders for process `\picorv32.$proc$inputs/picorv32.v:301$100'.
| INFO     | job0 | syn                  | 0 |      1/9: $0\mem_rdata_q[31:0] [31]
| INFO     | job0 | syn                  | 0 |      2/9: $0\mem_rdata_q[31:0] [7]
| INFO     | job0 | syn                  | 0 |      3/9: $0\mem_rdata_q[31:0] [24:20]
| INFO     | job0 | syn                  | 0 |      4/9: $0\mem_rdata_q[31:0] [19:15]
| INFO     | job0 | syn                  | 0 |      5/9: $0\mem_rdata_q[31:0] [6:0]
| INFO     | job0 | syn                  | 0 |      6/9: $0\mem_rdata_q[31:0] [14:12]
| INFO     | job0 | syn                  | 0 |      7/9: $0\mem_rdata_q[31:0] [11:8]
| INFO     | job0 | syn                  | 0 |      8/9: $0\mem_rdata_q[31:0] [30:25]
| INFO     | job0 | syn                  | 0 |      9/9: $0\next_insn_opcode[31:0]
| INFO     | job0 | syn                  | 0 | Creating decoders for process `\picorv32.$proc$inputs/picorv32.v:273$97'.
| INFO     | job0 | syn                  | 0 |      1/5: $3\mem_rdata_word[31:0]
| INFO     | job0 | syn                  | 0 |      2/5: $2\mem_rdata_word[31:0]
| INFO     | job0 | syn                  | 0 |      3/5: $1\mem_rdata_word[31:0]
| INFO     | job0 | syn                  | 0 |      4/5: $1\mem_la_wstrb[3:0]
| INFO     | job0 | syn                  | 0 |      5/5: $1\mem_la_wdata[31:0]
| INFO     | job0 | syn                  | 0 | Creating decoders for process `\picorv32.$proc$inputs/picorv32.v:263$92'.
| INFO     | job0 | syn                  | 0 |      1/2: $0\last_mem_valid[0:0]
| INFO     | job0 | syn                  | 0 |      2/2: $0\mem_la_firstword_reg[0:0]
| INFO     | job0 | syn                  | 0 | Creating decoders for process `\picorv32.$proc$inputs/picorv32.v:211$18'.
| INFO     | job0 | syn                  | 0 |      1/2: $1\pcpi_int_rd[31:0]
| INFO     | job0 | syn                  | 0 |      2/2: $1\pcpi_int_wr[0:0]
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> proc_dlatch
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\cpuregs_rs1' from process `\picorv32.$proc$inputs/picorv32.v:1102$493'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\cpuregs_rs2' from process `\picorv32.$proc$inputs/picorv32.v:1102$493'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\decoded_rs' from process `\picorv32.$proc$inputs/picorv32.v:1102$493'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\cpuregs_write' from process `\picorv32.$proc$inputs/picorv32.v:1073$472'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\cpuregs_wrdata' from process `\picorv32.$proc$inputs/picorv32.v:1073$472'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\clear_prefetched_high_word' from process `\picorv32.$proc$inputs/picorv32.v:1061$467'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\alu_out' from process `\picorv32.$proc$inputs/picorv32.v:1023$444'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\alu_out_0' from process `\picorv32.$proc$inputs/picorv32.v:1023$444'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\dbg_ascii_state' from process `\picorv32.$proc$inputs/picorv32.v:969$432'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\dbg_insn_opcode' from process `\picorv32.$proc$inputs/picorv32.v:648$167'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\dbg_ascii_instr' from process `\picorv32.$proc$inputs/picorv32.v:648$167'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\dbg_insn_imm' from process `\picorv32.$proc$inputs/picorv32.v:648$167'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\dbg_insn_rs1' from process `\picorv32.$proc$inputs/picorv32.v:648$167'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\dbg_insn_rs2' from process `\picorv32.$proc$inputs/picorv32.v:648$167'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\dbg_insn_rd' from process `\picorv32.$proc$inputs/picorv32.v:648$167'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\new_ascii_instr' from process `\picorv32.$proc$inputs/picorv32.v:555$162'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\alu_add_sub' from process `\picorv32.$proc$inputs/picorv32.v:1014$677'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\alu_shl' from process `\picorv32.$proc$inputs/picorv32.v:1014$677'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\alu_shr' from process `\picorv32.$proc$inputs/picorv32.v:1014$677'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\alu_eq' from process `\picorv32.$proc$inputs/picorv32.v:1014$677'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\alu_ltu' from process `\picorv32.$proc$inputs/picorv32.v:1014$677'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\alu_lts' from process `\picorv32.$proc$inputs/picorv32.v:1014$677'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\mem_la_wdata' from process `\picorv32.$proc$inputs/picorv32.v:273$97'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\mem_la_wstrb' from process `\picorv32.$proc$inputs/picorv32.v:273$97'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\mem_rdata_word' from process `\picorv32.$proc$inputs/picorv32.v:273$97'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\pcpi_int_wr' from process `\picorv32.$proc$inputs/picorv32.v:211$18'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\pcpi_int_rd' from process `\picorv32.$proc$inputs/picorv32.v:211$18'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\pcpi_int_wait' from process `\picorv32.$proc$inputs/picorv32.v:211$18'.
| INFO     | job0 | syn                  | 0 | No latch inferred for signal `\picorv32.\pcpi_int_ready' from process `\picorv32.$proc$inputs/picorv32.v:211$18'.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> proc_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\trap' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3582' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\pcpi_valid' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3583' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\eoi' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3584' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\trace_valid' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3585' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\trace_data' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3586' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\count_cycle' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3587' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\count_instr' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3588' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\reg_pc' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3589' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\reg_next_pc' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3590' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\reg_op1' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3591' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\reg_op2' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3592' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\reg_out' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3593' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\reg_sh' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3594' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\irq_delay' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3595' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\irq_active' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3596' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\irq_mask' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3597' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\irq_pending' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3598' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\timer' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3599' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\mem_wordsize' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3600' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\mem_do_prefetch' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3601' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\mem_do_rinst' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3602' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\mem_do_rdata' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3603' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\mem_do_wdata' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3604' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\decoder_trigger' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3605' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\decoder_trigger_q' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3606' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\decoder_pseudo_trigger' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3607' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\decoder_pseudo_trigger_q' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3608' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\dbg_rs1val' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3609' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\dbg_rs2val' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3610' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\dbg_rs1val_valid' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3611' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\dbg_rs2val_valid' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3612' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\cpu_state' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3613' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\irq_state' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3614' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\set_mem_do_rinst' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3615' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\set_mem_do_rdata' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3616' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\set_mem_do_wdata' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3617' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\latched_store' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3618' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\latched_stalu' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3619' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\latched_branch' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3620' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\latched_compr' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3621' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\latched_trace' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3622' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\latched_is_lu' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3623' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\latched_is_lh' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3624' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\latched_is_lb' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3625' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\latched_rd' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3626' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\current_pc' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3627' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\pcpi_timeout' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3628' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\next_irq_pending' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3629' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\do_waitirq' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3630' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\alu_out_q' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3631' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\alu_out_0_q' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3632' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\alu_wait' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3633' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\alu_wait_2' using process `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3634' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.$memwr$\cpuregs$inputs/picorv32.v:1100$17_ADDR' using process `\picorv32.$proc$inputs/picorv32.v:1098$484'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3635' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.$memwr$\cpuregs$inputs/picorv32.v:1100$17_DATA' using process `\picorv32.$proc$inputs/picorv32.v:1098$484'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3636' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN' using process `\picorv32.$proc$inputs/picorv32.v:1098$484'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3637' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\clear_prefetched_high_word_q' using process `\picorv32.$proc$inputs/picorv32.v:1060$466'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3638' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\pcpi_insn' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3639' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_lui' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3640' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_auipc' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3641' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_jal' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3642' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_jalr' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3643' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_beq' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3644' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_bne' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3645' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_blt' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3646' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_bge' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3647' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_bltu' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3648' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_bgeu' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3649' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_lb' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3650' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_lh' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3651' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_lw' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3652' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_lbu' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3653' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_lhu' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3654' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_sb' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3655' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_sh' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3656' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_sw' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3657' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_addi' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3658' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_slti' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3659' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_sltiu' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3660' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_xori' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3661' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_ori' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3662' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_andi' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3663' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_slli' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3664' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_srli' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3665' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_srai' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3666' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_add' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3667' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_sub' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3668' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_sll' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3669' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_slt' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3670' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_sltu' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3671' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_xor' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3672' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_srl' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3673' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_sra' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3674' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_or' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3675' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_and' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3676' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_rdcycle' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3677' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_rdcycleh' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3678' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_rdinstr' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3679' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_rdinstrh' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3680' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_ecall_ebreak' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3681' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_fence' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3682' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_getq' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3683' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_setq' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3684' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_retirq' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3685' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_maskirq' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3686' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_waitirq' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3687' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\instr_timer' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3688' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\decoded_rd' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3689' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\decoded_rs1' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3690' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\decoded_rs2' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3691' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\decoded_imm' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3692' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\decoded_imm_j' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3693' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\compressed_instr' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3694' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\is_lui_auipc_jal' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3695' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\is_lb_lh_lw_lbu_lhu' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3696' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\is_slli_srli_srai' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3697' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\is_jalr_addi_slti_sltiu_xori_ori_andi' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3698' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\is_sb_sh_sw' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3699' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\is_sll_srl_sra' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3700' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\is_lui_auipc_jal_jalr_addi_add_sub' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3701' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\is_slti_blt_slt' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3702' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\is_sltiu_bltu_sltu' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3703' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\is_beq_bne_blt_bge_bltu_bgeu' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3704' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\is_lbu_lhu_lw' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3705' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\is_alu_reg_imm' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3706' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\is_alu_reg_reg' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3707' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\is_compare' using process `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3708' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\dbg_insn_addr' using process `\picorv32.$proc$inputs/picorv32.v:621$163'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3709' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\q_ascii_instr' using process `\picorv32.$proc$inputs/picorv32.v:621$163'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3710' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\q_insn_imm' using process `\picorv32.$proc$inputs/picorv32.v:621$163'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3711' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\q_insn_opcode' using process `\picorv32.$proc$inputs/picorv32.v:621$163'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3712' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\q_insn_rs1' using process `\picorv32.$proc$inputs/picorv32.v:621$163'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3713' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\q_insn_rs2' using process `\picorv32.$proc$inputs/picorv32.v:621$163'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3714' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\q_insn_rd' using process `\picorv32.$proc$inputs/picorv32.v:621$163'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3715' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\dbg_next' using process `\picorv32.$proc$inputs/picorv32.v:621$163'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3716' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\dbg_valid_insn' using process `\picorv32.$proc$inputs/picorv32.v:621$163'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3717' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\cached_ascii_instr' using process `\picorv32.$proc$inputs/picorv32.v:621$163'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3718' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\cached_insn_imm' using process `\picorv32.$proc$inputs/picorv32.v:621$163'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3719' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\cached_insn_opcode' using process `\picorv32.$proc$inputs/picorv32.v:621$163'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3720' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\cached_insn_rs1' using process `\picorv32.$proc$inputs/picorv32.v:621$163'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3721' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\cached_insn_rs2' using process `\picorv32.$proc$inputs/picorv32.v:621$163'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3722' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\cached_insn_rd' using process `\picorv32.$proc$inputs/picorv32.v:621$163'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3723' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\mem_valid' using process `\picorv32.$proc$inputs/picorv32.v:429$138'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3724' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\mem_instr' using process `\picorv32.$proc$inputs/picorv32.v:429$138'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3725' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\mem_addr' using process `\picorv32.$proc$inputs/picorv32.v:429$138'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3726' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\mem_wdata' using process `\picorv32.$proc$inputs/picorv32.v:429$138'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3727' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\mem_wstrb' using process `\picorv32.$proc$inputs/picorv32.v:429$138'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3728' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\mem_state' using process `\picorv32.$proc$inputs/picorv32.v:429$138'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3729' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\mem_la_secondword' using process `\picorv32.$proc$inputs/picorv32.v:429$138'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3730' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\prefetched_high_word' using process `\picorv32.$proc$inputs/picorv32.v:429$138'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3731' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\mem_16bit_buffer' using process `\picorv32.$proc$inputs/picorv32.v:429$138'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3732' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\next_insn_opcode' using process `\picorv32.$proc$inputs/picorv32.v:301$100'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3733' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\mem_rdata_q' using process `\picorv32.$proc$inputs/picorv32.v:301$100'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3734' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\mem_la_firstword_reg' using process `\picorv32.$proc$inputs/picorv32.v:263$92'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3735' with positive edge clock.
| INFO     | job0 | syn                  | 0 | Creating register for signal `\picorv32.\last_mem_valid' using process `\picorv32.$proc$inputs/picorv32.v:263$92'.
| INFO     | job0 | syn                  | 0 |   created $dff cell `$procdff$3736' with positive edge clock.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> proc_memwr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> proc_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
| INFO     | job0 | syn                  | 0 | Found and cleaned up 53 empty switches in `\picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 | Removing empty process `picorv32.$proc$inputs/picorv32.v:1114$509'.
| INFO     | job0 | syn                  | 0 | Removing empty process `picorv32.$proc$inputs/picorv32.v:1102$493'.
| INFO     | job0 | syn                  | 0 | Found and cleaned up 1 empty switch in `\picorv32.$proc$inputs/picorv32.v:1098$484'.
| INFO     | job0 | syn                  | 0 | Removing empty process `picorv32.$proc$inputs/picorv32.v:1098$484'.
| INFO     | job0 | syn                  | 0 | Found and cleaned up 2 empty switches in `\picorv32.$proc$inputs/picorv32.v:1073$472'.
| INFO     | job0 | syn                  | 0 | Removing empty process `picorv32.$proc$inputs/picorv32.v:1073$472'.
| INFO     | job0 | syn                  | 0 | Found and cleaned up 2 empty switches in `\picorv32.$proc$inputs/picorv32.v:1061$467'.
| INFO     | job0 | syn                  | 0 | Removing empty process `picorv32.$proc$inputs/picorv32.v:1061$467'.
| INFO     | job0 | syn                  | 0 | Removing empty process `picorv32.$proc$inputs/picorv32.v:1060$466'.
| INFO     | job0 | syn                  | 0 | Found and cleaned up 2 empty switches in `\picorv32.$proc$inputs/picorv32.v:1023$444'.
| INFO     | job0 | syn                  | 0 | Removing empty process `picorv32.$proc$inputs/picorv32.v:1023$444'.
| INFO     | job0 | syn                  | 0 | Found and cleaned up 8 empty switches in `\picorv32.$proc$inputs/picorv32.v:969$432'.
| INFO     | job0 | syn                  | 0 | Removing empty process `picorv32.$proc$inputs/picorv32.v:969$432'.
| INFO     | job0 | syn                  | 0 | Found and cleaned up 22 empty switches in `\picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 | Removing empty process `picorv32.$proc$inputs/picorv32.v:676$169'.
| INFO     | job0 | syn                  | 0 | Found and cleaned up 3 empty switches in `\picorv32.$proc$inputs/picorv32.v:648$167'.
| INFO     | job0 | syn                  | 0 | Removing empty process `picorv32.$proc$inputs/picorv32.v:648$167'.
| INFO     | job0 | syn                  | 0 | Found and cleaned up 5 empty switches in `\picorv32.$proc$inputs/picorv32.v:621$163'.
| INFO     | job0 | syn                  | 0 | Removing empty process `picorv32.$proc$inputs/picorv32.v:621$163'.
| INFO     | job0 | syn                  | 0 | Found and cleaned up 48 empty switches in `\picorv32.$proc$inputs/picorv32.v:555$162'.
| INFO     | job0 | syn                  | 0 | Removing empty process `picorv32.$proc$inputs/picorv32.v:555$162'.
| INFO     | job0 | syn                  | 0 | Found and cleaned up 16 empty switches in `\picorv32.$proc$inputs/picorv32.v:429$138'.
| INFO     | job0 | syn                  | 0 | Removing empty process `picorv32.$proc$inputs/picorv32.v:429$138'.
| INFO     | job0 | syn                  | 0 | Removing empty process `picorv32.$proc$inputs/picorv32.v:1014$677'.
| INFO     | job0 | syn                  | 0 | Found and cleaned up 19 empty switches in `\picorv32.$proc$inputs/picorv32.v:301$100'.
| INFO     | job0 | syn                  | 0 | Removing empty process `picorv32.$proc$inputs/picorv32.v:301$100'.
| INFO     | job0 | syn                  | 0 | Found and cleaned up 3 empty switches in `\picorv32.$proc$inputs/picorv32.v:273$97'.
| INFO     | job0 | syn                  | 0 | Removing empty process `picorv32.$proc$inputs/picorv32.v:273$97'.
| INFO     | job0 | syn                  | 0 | Found and cleaned up 2 empty switches in `\picorv32.$proc$inputs/picorv32.v:263$92'.
| INFO     | job0 | syn                  | 0 | Removing empty process `picorv32.$proc$inputs/picorv32.v:263$92'.
| INFO     | job0 | syn                  | 0 | Found and cleaned up 1 empty switch in `\picorv32.$proc$inputs/picorv32.v:211$18'.
| INFO     | job0 | syn                  | 0 | Removing empty process `picorv32.$proc$inputs/picorv32.v:211$18'.
| INFO     | job0 | syn                  | 0 | Cleaned up 187 empty switches.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr -keepdc
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.2.12. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | <suppressed ~827 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> flatten
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.3. Executing FLATTEN pass (flatten design).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.4. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | <suppressed ~2 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.5. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | Removed 718 unused cells and 2199 unused wires.
| INFO     | job0 | syn                  | 0 | <suppressed ~774 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> check
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.6. Executing CHECK pass (checking for obvious problems).
| INFO     | job0 | syn                  | 0 | Checking module picorv32...
| INFO     | job0 | syn                  | 0 | Found and reported 0 problems.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt -nodffe -nosdff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7. Executing OPT pass (performing simple optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7.1. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge -nomux
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7.2. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | <suppressed ~585 debug messages>
| INFO     | job0 | syn                  | 0 | Removed a total of 195 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_muxtree
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
| INFO     | job0 | syn                  | 0 | Running muxtree optimizer on module \picorv32..
| INFO     | job0 | syn                  | 0 |   Creating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Evaluating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Analyzing evaluation results.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$1053.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$1055.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$1058.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$1140.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$1145.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$1148.
| INFO     | job0 | syn                  | 0 |     dead port 1/3 on $pmux $procmux$1201.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$1233.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$1246.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$1259.
| INFO     | job0 | syn                  | 0 |     dead port 1/7 on $pmux $procmux$1486.
| INFO     | job0 | syn                  | 0 |     dead port 2/7 on $pmux $procmux$1486.
| INFO     | job0 | syn                  | 0 |     dead port 3/7 on $pmux $procmux$1486.
| INFO     | job0 | syn                  | 0 |     dead port 4/7 on $pmux $procmux$1486.
| INFO     | job0 | syn                  | 0 |     dead port 5/7 on $pmux $procmux$1486.
| INFO     | job0 | syn                  | 0 |     dead port 4/12 on $pmux $procmux$1526.
| INFO     | job0 | syn                  | 0 |     dead port 5/12 on $pmux $procmux$1526.
| INFO     | job0 | syn                  | 0 |     dead port 6/12 on $pmux $procmux$1526.
| INFO     | job0 | syn                  | 0 |     dead port 7/12 on $pmux $procmux$1526.
| INFO     | job0 | syn                  | 0 |     dead port 8/12 on $pmux $procmux$1526.
| INFO     | job0 | syn                  | 0 |     dead port 1/7 on $pmux $procmux$1731.
| INFO     | job0 | syn                  | 0 |     dead port 2/7 on $pmux $procmux$1731.
| INFO     | job0 | syn                  | 0 |     dead port 3/7 on $pmux $procmux$1731.
| INFO     | job0 | syn                  | 0 |     dead port 4/7 on $pmux $procmux$1731.
| INFO     | job0 | syn                  | 0 |     dead port 5/7 on $pmux $procmux$1731.
| INFO     | job0 | syn                  | 0 |     dead port 3/4 on $pmux $procmux$1795.
| INFO     | job0 | syn                  | 0 |     dead port 1/2 on $mux $procmux$1802.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$1802.
| INFO     | job0 | syn                  | 0 |     dead port 4/12 on $pmux $procmux$1814.
| INFO     | job0 | syn                  | 0 |     dead port 5/12 on $pmux $procmux$1814.
| INFO     | job0 | syn                  | 0 |     dead port 6/12 on $pmux $procmux$1814.
| INFO     | job0 | syn                  | 0 |     dead port 7/12 on $pmux $procmux$1814.
| INFO     | job0 | syn                  | 0 |     dead port 8/12 on $pmux $procmux$1814.
| INFO     | job0 | syn                  | 0 |     dead port 3/4 on $pmux $procmux$1996.
| INFO     | job0 | syn                  | 0 |     dead port 4/12 on $pmux $procmux$2012.
| INFO     | job0 | syn                  | 0 |     dead port 5/12 on $pmux $procmux$2012.
| INFO     | job0 | syn                  | 0 |     dead port 6/12 on $pmux $procmux$2012.
| INFO     | job0 | syn                  | 0 |     dead port 7/12 on $pmux $procmux$2012.
| INFO     | job0 | syn                  | 0 |     dead port 8/12 on $pmux $procmux$2012.
| INFO     | job0 | syn                  | 0 |     dead port 4/12 on $pmux $procmux$2195.
| INFO     | job0 | syn                  | 0 |     dead port 5/12 on $pmux $procmux$2195.
| INFO     | job0 | syn                  | 0 |     dead port 6/12 on $pmux $procmux$2195.
| INFO     | job0 | syn                  | 0 |     dead port 7/12 on $pmux $procmux$2195.
| INFO     | job0 | syn                  | 0 |     dead port 8/12 on $pmux $procmux$2195.
| INFO     | job0 | syn                  | 0 |     dead port 1/9 on $pmux $procmux$2248.
| INFO     | job0 | syn                  | 0 |     dead port 2/9 on $pmux $procmux$2248.
| INFO     | job0 | syn                  | 0 |     dead port 3/9 on $pmux $procmux$2248.
| INFO     | job0 | syn                  | 0 |     dead port 4/9 on $pmux $procmux$2248.
| INFO     | job0 | syn                  | 0 |     dead port 5/9 on $pmux $procmux$2248.
| INFO     | job0 | syn                  | 0 |     dead port 1/5 on $pmux $procmux$2374.
| INFO     | job0 | syn                  | 0 |     dead port 2/5 on $pmux $procmux$2374.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$2379.
| INFO     | job0 | syn                  | 0 |     dead port 1/5 on $pmux $procmux$2383.
| INFO     | job0 | syn                  | 0 |     dead port 2/5 on $pmux $procmux$2383.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$2388.
| INFO     | job0 | syn                  | 0 |     dead port 1/8 on $pmux $procmux$2403.
| INFO     | job0 | syn                  | 0 |     dead port 2/8 on $pmux $procmux$2403.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$3541.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$3548.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$861.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$871.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$873.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$879.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$886.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$888.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$894.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$915.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$918.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$930.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$937.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$940.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$964.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$967.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$976.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$979.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$987.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$989.
| INFO     | job0 | syn                  | 0 |     dead port 2/2 on $mux $procmux$992.
| INFO     | job0 | syn                  | 0 | Removed 78 multiplexer ports.
| INFO     | job0 | syn                  | 0 | <suppressed ~146 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_reduce
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \picorv32.
| INFO     | job0 | syn                  | 0 |     New ctrl vector for $pmux cell $procmux$1223: { $procmux$1225_CMP $auto$opt_reduce.cc:137:opt_pmux$3739 }
| INFO     | job0 | syn                  | 0 |     New ctrl vector for $pmux cell $procmux$1236: { $auto$opt_reduce.cc:137:opt_pmux$3741 $procmux$1056_CMP }
| INFO     | job0 | syn                  | 0 |     New ctrl vector for $pmux cell $procmux$1249: { $procmux$1146_CMP $auto$opt_reduce.cc:137:opt_pmux$3743 }
| INFO     | job0 | syn                  | 0 |     New ctrl vector for $pmux cell $procmux$1466: { $procmux$1229_CMP $procmux$1146_CMP $procmux$1226_CMP $procmux$1056_CMP }
| INFO     | job0 | syn                  | 0 |     New ctrl vector for $pmux cell $procmux$1526: { \is_slli_srli_srai $auto$opt_reduce.cc:137:opt_pmux$3745 }
| INFO     | job0 | syn                  | 0 |     New ctrl vector for $pmux cell $procmux$1568: { $eq$inputs/picorv32.v:1076$473_Y $procmux$1146_CMP }
| INFO     | job0 | syn                  | 0 |     New ctrl vector for $pmux cell $procmux$1665: { $eq$inputs/picorv32.v:1076$473_Y $procmux$1146_CMP }
| INFO     | job0 | syn                  | 0 |     New ctrl vector for $pmux cell $procmux$1708: { $eq$inputs/picorv32.v:1076$473_Y $procmux$1229_CMP $procmux$1146_CMP $auto$opt_reduce.cc:137:opt_pmux$3747 }
| INFO     | job0 | syn                  | 0 |     New ctrl vector for $pmux cell $procmux$1814: { \instr_trap \is_rdcycle_rdcycleh_rdinstr_rdinstrh $logic_and$inputs/picorv32.v:1388$586_Y \is_slli_srli_srai $auto$opt_reduce.cc:137:opt_pmux$3749 }
| INFO     | job0 | syn                  | 0 |     New ctrl vector for $pmux cell $procmux$1986: { $eq$inputs/picorv32.v:1076$473_Y $procmux$1229_CMP $procmux$1228_CMP $procmux$1226_CMP }
| INFO     | job0 | syn                  | 0 |     New ctrl vector for $pmux cell $procmux$2012: { $logic_and$inputs/picorv32.v:1388$586_Y $auto$opt_reduce.cc:137:opt_pmux$3753 $auto$opt_reduce.cc:137:opt_pmux$3751 }
| INFO     | job0 | syn                  | 0 |     New ctrl vector for $pmux cell $procmux$2195: { $auto$opt_reduce.cc:137:opt_pmux$3757 $auto$opt_reduce.cc:137:opt_pmux$3755 }
| INFO     | job0 | syn                  | 0 |     New ctrl vector for $pmux cell $procmux$2248: { $auto$opt_reduce.cc:137:opt_pmux$3759 \is_lui_auipc_jal }
| INFO     | job0 | syn                  | 0 |     Consolidated identical input bits for $mux cell $procmux$2364:
| INFO     | job0 | syn                  | 0 |       Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487
| INFO     | job0 | syn                  | 0 |       New ports: A=1'0, B=1'1, Y=$0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0]
| INFO     | job0 | syn                  | 0 |       New connections: $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [31:1] = { $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] $0$memwr$\cpuregs$inputs/picorv32.v:1100$17_EN[31:0]$487 [0] }
| INFO     | job0 | syn                  | 0 |     New ctrl vector for $pmux cell $procmux$2374: $auto$opt_reduce.cc:137:opt_pmux$3761
| INFO     | job0 | syn                  | 0 |     New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$3752: { \is_slli_srli_srai \instr_trap \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
| INFO     | job0 | syn                  | 0 |     New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$3756: { $logic_and$inputs/picorv32.v:1388$586_Y \is_slli_srli_srai \instr_trap \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
| INFO     | job0 | syn                  | 0 |     New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$3758: { \instr_trap \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
| INFO     | job0 | syn                  | 0 |     New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$3744: { $logic_and$inputs/picorv32.v:1388$586_Y \is_jalr_addi_slti_sltiu_xori_ori_andi \is_lui_auipc_jal \instr_trap \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \picorv32.
| INFO     | job0 | syn                  | 0 | Performed a total of 25 changes.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7.5. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | <suppressed ~39 debug messages>
| INFO     | job0 | syn                  | 0 | Removed a total of 13 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff -nodffe -nosdff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7.6. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 0 on $procdff$3585 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 0 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 1 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 2 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 3 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 4 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 5 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 6 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 7 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 8 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 9 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 10 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 11 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 12 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 13 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 14 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 15 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 16 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 17 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 18 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 19 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 20 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 21 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 22 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 23 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 24 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 25 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 26 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 27 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 28 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 29 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 30 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 31 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 32 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 33 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 34 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 35 on $procdff$3586 ($dff) from module picorv32.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | Removed 24 unused cells and 271 unused wires.
| INFO     | job0 | syn                  | 0 | <suppressed ~32 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7.8. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | <suppressed ~2 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7.9. Rerunning OPT passes. (Maybe there is more to do..)
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_muxtree
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
| INFO     | job0 | syn                  | 0 | Running muxtree optimizer on module \picorv32..
| INFO     | job0 | syn                  | 0 |   Creating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Evaluating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Analyzing evaluation results.
| INFO     | job0 | syn                  | 0 | Removed 0 multiplexer ports.
| INFO     | job0 | syn                  | 0 | <suppressed ~140 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_reduce
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \picorv32.
| INFO     | job0 | syn                  | 0 |     New ctrl vector for $pmux cell $procmux$1336: $auto$opt_reduce.cc:137:opt_pmux$3763
| INFO     | job0 | syn                  | 0 |     New ctrl vector for $pmux cell $procmux$1353: { $procmux$1146_CMP $auto$opt_reduce.cc:137:opt_pmux$3765 }
| INFO     | job0 | syn                  | 0 |     New ctrl vector for $pmux cell $procmux$1773: { $eq$inputs/picorv32.v:1076$473_Y $procmux$1229_CMP $procmux$1228_CMP $procmux$1146_CMP $procmux$1226_CMP $auto$opt_reduce.cc:137:opt_pmux$3767 }
| INFO     | job0 | syn                  | 0 |     New ctrl vector for $pmux cell $procmux$3300: { $logic_and$inputs/picorv32.v:256$67_Y $auto$opt_reduce.cc:137:opt_pmux$3769 }
| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \picorv32.
| INFO     | job0 | syn                  | 0 | Performed a total of 4 changes.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7.12. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | <suppressed ~6 debug messages>
| INFO     | job0 | syn                  | 0 | Removed a total of 2 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff -nodffe -nosdff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7.13. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | Removed 0 unused cells and 4 unused wires.
| INFO     | job0 | syn                  | 0 | <suppressed ~1 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7.15. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7.16. Rerunning OPT passes. (Maybe there is more to do..)
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_muxtree
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
| INFO     | job0 | syn                  | 0 | Running muxtree optimizer on module \picorv32..
| INFO     | job0 | syn                  | 0 |   Creating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Evaluating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Analyzing evaluation results.
| INFO     | job0 | syn                  | 0 | Removed 0 multiplexer ports.
| INFO     | job0 | syn                  | 0 | <suppressed ~140 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_reduce
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \picorv32.
| INFO     | job0 | syn                  | 0 | Performed a total of 0 changes.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7.19. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff -nodffe -nosdff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7.20. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7.22. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.7.23. Finished OPT passes. (There is nothing left to do.)
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> fsm
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.8. Executing FSM pass (extract and optimize FSM).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> fsm_detect
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.8.1. Executing FSM_DETECT pass (finding FSMs in design).
| INFO     | job0 | syn                  | 0 | Found FSM state register picorv32.cpu_state.
| INFO     | job0 | syn                  | 0 | Not marking picorv32.eoi as FSM state register:
| INFO     | job0 | syn                  | 0 |     Register is connected to module port.
| INFO     | job0 | syn                  | 0 |     Users of register don't seem to benefit from recoding.
| INFO     | job0 | syn                  | 0 | Not marking picorv32.mem_state as FSM state register:
| INFO     | job0 | syn                  | 0 |     Users of register don't seem to benefit from recoding.
| INFO     | job0 | syn                  | 0 | Found FSM state register picorv32.mem_wordsize.
| INFO     | job0 | syn                  | 0 | Not marking picorv32.pcpi_insn as FSM state register:
| INFO     | job0 | syn                  | 0 |     Register is connected to module port.
| INFO     | job0 | syn                  | 0 |     Users of register don't seem to benefit from recoding.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> fsm_extract
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
| INFO     | job0 | syn                  | 0 | Extracting FSM `\cpu_state' from module `\picorv32'.
| INFO     | job0 | syn                  | 0 |   found $dff cell for state register: $procdff$3613
| INFO     | job0 | syn                  | 0 |   root of input selection tree: $0\cpu_state[7:0]
| INFO     | job0 | syn                  | 0 |   found reset state: 8'10000000 (guessed from mux tree)
| INFO     | job0 | syn                  | 0 |   found ctrl input: $logic_and$inputs/picorv32.v:1622$665_Y
| INFO     | job0 | syn                  | 0 |   found ctrl input: $logic_and$inputs/picorv32.v:1606$647_Y
| INFO     | job0 | syn                  | 0 |   found ctrl input: \resetn
| INFO     | job0 | syn                  | 0 |   found state code: 8'01000000
| INFO     | job0 | syn                  | 0 |   found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$3763
| INFO     | job0 | syn                  | 0 |   found ctrl input: $procmux$1226_CMP
| INFO     | job0 | syn                  | 0 |   found ctrl input: $procmux$1146_CMP
| INFO     | job0 | syn                  | 0 |   found ctrl input: $procmux$1228_CMP
| INFO     | job0 | syn                  | 0 |   found ctrl input: $procmux$1229_CMP
| INFO     | job0 | syn                  | 0 |   found ctrl input: $eq$inputs/picorv32.v:1076$473_Y
| INFO     | job0 | syn                  | 0 |   found ctrl input: $logic_or$inputs/picorv32.v:1544$632_Y
| INFO     | job0 | syn                  | 0 |   found ctrl input: $logic_and$inputs/picorv32.v:1559$636_Y
| INFO     | job0 | syn                  | 0 |   found ctrl input: $eq$inputs/picorv32.v:1519$614_Y
| INFO     | job0 | syn                  | 0 |   found ctrl input: \is_beq_bne_blt_bge_bltu_bgeu
| INFO     | job0 | syn                  | 0 |   found ctrl input: \mem_done
| INFO     | job0 | syn                  | 0 |   found ctrl input: \is_sll_srl_sra
| INFO     | job0 | syn                  | 0 |   found ctrl input: \is_sb_sh_sw
| INFO     | job0 | syn                  | 0 |   found state code: 8'00001000
| INFO     | job0 | syn                  | 0 |   found state code: 8'00000100
| INFO     | job0 | syn                  | 0 |   found state code: 8'00000010
| INFO     | job0 | syn                  | 0 |   found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$3749
| INFO     | job0 | syn                  | 0 |   found ctrl input: \is_slli_srli_srai
| INFO     | job0 | syn                  | 0 |   found ctrl input: $logic_and$inputs/picorv32.v:1388$586_Y
| INFO     | job0 | syn                  | 0 |   found ctrl input: \is_rdcycle_rdcycleh_rdinstr_rdinstrh
| INFO     | job0 | syn                  | 0 |   found ctrl input: \instr_trap
| INFO     | job0 | syn                  | 0 |   found state code: 8'00000001
| INFO     | job0 | syn                  | 0 |   found state code: 8'10000000
| INFO     | job0 | syn                  | 0 |   found ctrl input: \decoder_trigger
| INFO     | job0 | syn                  | 0 |   found ctrl input: \instr_jal
| INFO     | job0 | syn                  | 0 |   found state code: 8'00100000
| INFO     | job0 | syn                  | 0 |   found ctrl input: $logic_and$inputs/picorv32.v:1614$657_Y
| INFO     | job0 | syn                  | 0 |   found ctrl input: $logic_and$inputs/picorv32.v:1607$650_Y
| INFO     | job0 | syn                  | 0 |   found ctrl output: $eq$inputs/picorv32.v:1076$473_Y
| INFO     | job0 | syn                  | 0 |   found ctrl output: $procmux$1056_CMP
| INFO     | job0 | syn                  | 0 |   found ctrl output: $procmux$1146_CMP
| INFO     | job0 | syn                  | 0 |   found ctrl output: $procmux$1231_CMP
| INFO     | job0 | syn                  | 0 |   found ctrl output: $procmux$1229_CMP
| INFO     | job0 | syn                  | 0 |   found ctrl output: $procmux$1228_CMP
| INFO     | job0 | syn                  | 0 |   found ctrl output: $procmux$1226_CMP
| INFO     | job0 | syn                  | 0 |   found ctrl output: $procmux$1225_CMP
| INFO     | job0 | syn                  | 0 |   ctrl inputs: { $auto$opt_reduce.cc:137:opt_pmux$3749 $logic_and$inputs/picorv32.v:1622$665_Y $logic_and$inputs/picorv32.v:1614$657_Y $logic_and$inputs/picorv32.v:1607$650_Y $logic_and$inputs/picorv32.v:1606$647_Y $logic_and$inputs/picorv32.v:1559$636_Y $logic_or$inputs/picorv32.v:1544$632_Y $eq$inputs/picorv32.v:1519$614_Y $logic_and$inputs/picorv32.v:1388$586_Y $auto$opt_reduce.cc:137:opt_pmux$3763 \is_rdcycle_rdcycleh_rdinstr_rdinstrh \is_beq_bne_blt_bge_bltu_bgeu \is_sll_srl_sra \is_sb_sh_sw \is_slli_srli_srai \decoder_trigger \instr_trap \instr_jal \mem_done \resetn }
| INFO     | job0 | syn                  | 0 |   ctrl outputs: { $procmux$1225_CMP $procmux$1226_CMP $procmux$1228_CMP $procmux$1229_CMP $procmux$1231_CMP $procmux$1146_CMP $procmux$1056_CMP $0\cpu_state[7:0] $eq$inputs/picorv32.v:1076$473_Y }
| INFO     | job0 | syn                  | 0 |   transition: 8'10000000 20'-0--0--------------0 -> 8'01000000 16'0000100010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'10000000 20'-0--0--------------1 -> 8'10000000 16'0000100100000000
| INFO     | job0 | syn                  | 0 |   transition: 8'10000000 20'-0001--------------0 -> 8'01000000 16'0000100010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'10000000 20'-0001--------------1 -> 8'10000000 16'0000100100000000
| INFO     | job0 | syn                  | 0 |   transition: 8'10000000 20'-0011--------------- -> 8'10000000 16'0000100100000000
| INFO     | job0 | syn                  | 0 |   transition: 8'10000000 20'-01-1--------------- -> 8'10000000 16'0000100100000000
| INFO     | job0 | syn                  | 0 |   transition: 8'10000000 20'-1------------------ -> 8'10000000 16'0000100100000000
| INFO     | job0 | syn                  | 0 |   transition: 8'01000000 20'-0--0--------------0 -> 8'01000000 16'0000000010000001
| INFO     | job0 | syn                  | 0 |   transition: 8'01000000 20'-0--0----------0---1 -> 8'01000000 16'0000000010000001
| INFO     | job0 | syn                  | 0 |   transition: 8'01000000 20'-0--0----------1-0-1 -> 8'00100000 16'0000000001000001
| INFO     | job0 | syn                  | 0 |   transition: 8'01000000 20'-0--0----------1-1-1 -> 8'01000000 16'0000000010000001
| INFO     | job0 | syn                  | 0 |   transition: 8'01000000 20'-0001--------------0 -> 8'01000000 16'0000000010000001
| INFO     | job0 | syn                  | 0 |   transition: 8'01000000 20'-0001----------0---1 -> 8'01000000 16'0000000010000001
| INFO     | job0 | syn                  | 0 |   transition: 8'01000000 20'-0001----------1-0-1 -> 8'00100000 16'0000000001000001
| INFO     | job0 | syn                  | 0 |   transition: 8'01000000 20'-0001----------1-1-1 -> 8'01000000 16'0000000010000001
| INFO     | job0 | syn                  | 0 |   transition: 8'01000000 20'-0011--------------- -> 8'10000000 16'0000000100000001
| INFO     | job0 | syn                  | 0 |   transition: 8'01000000 20'-01-1--------------- -> 8'10000000 16'0000000100000001
| INFO     | job0 | syn                  | 0 |   transition: 8'01000000 20'-1------------------ -> 8'10000000 16'0000000100000001
| INFO     | job0 | syn                  | 0 |   transition: 8'00100000 20'-0--0--------------0 -> 8'01000000 16'0001000010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00100000 20'00--0---0-0-000-0--1 -> 8'00001000 16'0001000000010000
| INFO     | job0 | syn                  | 0 |   transition: 8'00100000 20'00--0---0-0--10-0--1 -> 8'00000010 16'0001000000000100
| INFO     | job0 | syn                  | 0 |   transition: 8'00100000 20'00--0---0-0-1-0-0--1 -> 8'00000100 16'0001000000001000
| INFO     | job0 | syn                  | 0 |   transition: 8'00100000 20'-0--0-----------1--1 -> 8'10000000 16'0001000100000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00100000 20'-0--0-----1--------1 -> 8'01000000 16'0001000010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00100000 20'-0--0---1----------1 -> 8'00000001 16'0001000000000010
| INFO     | job0 | syn                  | 0 |   transition: 8'00100000 20'-0--0---------1----1 -> 8'00000100 16'0001000000001000
| INFO     | job0 | syn                  | 0 |   transition: 8'00100000 20'10--0--------------1 -> 8'00001000 16'0001000000010000
| INFO     | job0 | syn                  | 0 |   transition: 8'00100000 20'-0001--------------0 -> 8'01000000 16'0001000010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00100000 20'00001---0-0-000-0--1 -> 8'00001000 16'0001000000010000
| INFO     | job0 | syn                  | 0 |   transition: 8'00100000 20'00001---0-0--10-0--1 -> 8'00000010 16'0001000000000100
| INFO     | job0 | syn                  | 0 |   transition: 8'00100000 20'00001---0-0-1-0-0--1 -> 8'00000100 16'0001000000001000
| INFO     | job0 | syn                  | 0 |   transition: 8'00100000 20'-0001-----------1--1 -> 8'10000000 16'0001000100000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00100000 20'-0001-----1--------1 -> 8'01000000 16'0001000010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00100000 20'-0001---1----------1 -> 8'00000001 16'0001000000000010
| INFO     | job0 | syn                  | 0 |   transition: 8'00100000 20'-0001---------1----1 -> 8'00000100 16'0001000000001000
| INFO     | job0 | syn                  | 0 |   transition: 8'00100000 20'10001--------------1 -> 8'00001000 16'0001000000010000
| INFO     | job0 | syn                  | 0 |   transition: 8'00100000 20'-0011--------------- -> 8'10000000 16'0001000100000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00100000 20'-01-1--------------- -> 8'10000000 16'0001000100000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00100000 20'-1------------------ -> 8'10000000 16'0001000100000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00001000 20'-0--0--------------0 -> 8'01000000 16'0000010010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00001000 20'-0--0------0-------1 -> 8'01000000 16'0000010010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00001000 20'-0--0------1------01 -> 8'00001000 16'0000010000010000
| INFO     | job0 | syn                  | 0 |   transition: 8'00001000 20'-0--0------1------11 -> 8'01000000 16'0000010010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00001000 20'-0001--------------0 -> 8'01000000 16'0000010010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00001000 20'-0001------0-------1 -> 8'01000000 16'0000010010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00001000 20'-0001------1------01 -> 8'00001000 16'0000010000010000
| INFO     | job0 | syn                  | 0 |   transition: 8'00001000 20'-0001------1------11 -> 8'01000000 16'0000010010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00001000 20'-0011--------------- -> 8'10000000 16'0000010100000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00001000 20'-01-1--------------- -> 8'10000000 16'0000010100000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00001000 20'-1------------------ -> 8'10000000 16'0000010100000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00000100 20'-0--0--------------0 -> 8'01000000 16'0100000010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00000100 20'-0--0--0-----------1 -> 8'00000100 16'0100000000001000
| INFO     | job0 | syn                  | 0 |   transition: 8'00000100 20'-0--0--1-----------1 -> 8'01000000 16'0100000010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00000100 20'-0001--------------0 -> 8'01000000 16'0100000010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00000100 20'-0001--0-----------1 -> 8'00000100 16'0100000000001000
| INFO     | job0 | syn                  | 0 |   transition: 8'00000100 20'-0001--1-----------1 -> 8'01000000 16'0100000010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00000100 20'-0011--------------- -> 8'10000000 16'0100000100000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00000100 20'-01-1--------------- -> 8'10000000 16'0100000100000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00000100 20'-1------------------ -> 8'10000000 16'0100000100000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00000010 20'-0--0--------------0 -> 8'01000000 16'1000000010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00000010 20'-0--0-0------------1 -> 8'00000010 16'1000000000000100
| INFO     | job0 | syn                  | 0 |   transition: 8'00000010 20'-0--001------------1 -> 8'00000010 16'1000000000000100
| INFO     | job0 | syn                  | 0 |   transition: 8'00000010 20'-0--011------------1 -> 8'01000000 16'1000000010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00000010 20'-0001--------------0 -> 8'01000000 16'1000000010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00000010 20'-0001-0------------1 -> 8'00000010 16'1000000000000100
| INFO     | job0 | syn                  | 0 |   transition: 8'00000010 20'-000101------------1 -> 8'00000010 16'1000000000000100
| INFO     | job0 | syn                  | 0 |   transition: 8'00000010 20'-000111------------1 -> 8'01000000 16'1000000010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00000010 20'-0011--------------- -> 8'10000000 16'1000000100000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00000010 20'-01-1--------------- -> 8'10000000 16'1000000100000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00000010 20'-1------------------ -> 8'10000000 16'1000000100000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00000001 20'-0--0--------------0 -> 8'01000000 16'0000001010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00000001 20'-0--0-0------------1 -> 8'00000001 16'0000001000000010
| INFO     | job0 | syn                  | 0 |   transition: 8'00000001 20'-0--001------------1 -> 8'00000001 16'0000001000000010
| INFO     | job0 | syn                  | 0 |   transition: 8'00000001 20'-0--011------------1 -> 8'01000000 16'0000001010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00000001 20'-0001--------------0 -> 8'01000000 16'0000001010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00000001 20'-0001-0------------1 -> 8'00000001 16'0000001000000010
| INFO     | job0 | syn                  | 0 |   transition: 8'00000001 20'-000101------------1 -> 8'00000001 16'0000001000000010
| INFO     | job0 | syn                  | 0 |   transition: 8'00000001 20'-000111------------1 -> 8'01000000 16'0000001010000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00000001 20'-0011--------------- -> 8'10000000 16'0000001100000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00000001 20'-01-1--------------- -> 8'10000000 16'0000001100000000
| INFO     | job0 | syn                  | 0 |   transition: 8'00000001 20'-1------------------ -> 8'10000000 16'0000001100000000
| INFO     | job0 | syn                  | 0 | Extracting FSM `\mem_wordsize' from module `\picorv32'.
| INFO     | job0 | syn                  | 0 |   found $dff cell for state register: $procdff$3600
| INFO     | job0 | syn                  | 0 |   root of input selection tree: $0\mem_wordsize[1:0]
| INFO     | job0 | syn                  | 0 |   found ctrl input: \resetn
| INFO     | job0 | syn                  | 0 |   found ctrl input: $procmux$1056_CMP
| INFO     | job0 | syn                  | 0 |   found ctrl input: $procmux$1225_CMP
| INFO     | job0 | syn                  | 0 |   found ctrl input: $eq$inputs/picorv32.v:1076$473_Y
| INFO     | job0 | syn                  | 0 |   found ctrl input: $logic_or$inputs/picorv32.v:1544$632_Y
| INFO     | job0 | syn                  | 0 |   found ctrl input: \mem_do_rdata
| INFO     | job0 | syn                  | 0 |   found ctrl input: \instr_lw
| INFO     | job0 | syn                  | 0 |   found ctrl input: $logic_or$inputs/picorv32.v:1573$641_Y
| INFO     | job0 | syn                  | 0 |   found ctrl input: $logic_or$inputs/picorv32.v:1572$640_Y
| INFO     | job0 | syn                  | 0 |   found state code: 2'00
| INFO     | job0 | syn                  | 0 |   found state code: 2'01
| INFO     | job0 | syn                  | 0 |   found state code: 2'10
| INFO     | job0 | syn                  | 0 |   found ctrl input: \mem_do_wdata
| INFO     | job0 | syn                  | 0 |   found ctrl input: \instr_sw
| INFO     | job0 | syn                  | 0 |   found ctrl input: \instr_sh
| INFO     | job0 | syn                  | 0 |   found ctrl input: \instr_sb
| INFO     | job0 | syn                  | 0 |   found ctrl output: $eq$inputs/picorv32.v:1607$648_Y
| INFO     | job0 | syn                  | 0 |   found ctrl output: $eq$inputs/picorv32.v:1614$655_Y
| INFO     | job0 | syn                  | 0 |   found ctrl output: $procmux$3542_CMP
| INFO     | job0 | syn                  | 0 |   ctrl inputs: { $procmux$1225_CMP $procmux$1056_CMP $logic_or$inputs/picorv32.v:1573$641_Y $logic_or$inputs/picorv32.v:1572$640_Y $logic_or$inputs/picorv32.v:1544$632_Y $eq$inputs/picorv32.v:1076$473_Y \instr_sw \instr_sh \instr_sb \instr_lw \mem_do_wdata \mem_do_rdata \resetn }
| INFO     | job0 | syn                  | 0 |   ctrl outputs: { $procmux$3542_CMP $eq$inputs/picorv32.v:1614$655_Y $eq$inputs/picorv32.v:1607$648_Y $0\mem_wordsize[1:0] }
| INFO     | job0 | syn                  | 0 |   transition:       2'00 13'------------0 ->       2'00 5'00100
| INFO     | job0 | syn                  | 0 |   transition:       2'00 13'00---0------1 ->       2'00 5'00100
| INFO     | job0 | syn                  | 0 |   transition:       2'00 13'-----1------1 ->       2'00 5'00100
| INFO     | job0 | syn                  | 0 |   transition:       2'00 13'1---0-------1 ->       2'00 5'00100
| INFO     | job0 | syn                  | 0 |   transition:       2'00 13'1---1-000-0-1 ->       2'00 5'00100
| INFO     | job0 | syn                  | 0 |   transition:       2'00 13'1---1---1-0-1 ->       2'10 5'00110
| INFO     | job0 | syn                  | 0 |   transition:       2'00 13'1---1--1--0-1 ->       2'01 5'00101
| INFO     | job0 | syn                  | 0 |   transition:       2'00 13'1---1-1---0-1 ->       2'00 5'00100
| INFO     | job0 | syn                  | 0 |   transition:       2'00 13'1---1-----1-1 ->       2'00 5'00100
| INFO     | job0 | syn                  | 0 |   transition:       2'00 13'-1--0-------1 ->       2'00 5'00100
| INFO     | job0 | syn                  | 0 |   transition:       2'00 13'-1001----0-01 ->       2'00 5'00100
| INFO     | job0 | syn                  | 0 |   transition:       2'00 13'-1-11------01 ->       2'10 5'00110
| INFO     | job0 | syn                  | 0 |   transition:       2'00 13'-11-1------01 ->       2'01 5'00101
| INFO     | job0 | syn                  | 0 |   transition:       2'00 13'-1--1----1-01 ->       2'00 5'00100
| INFO     | job0 | syn                  | 0 |   transition:       2'00 13'-1--1------11 ->       2'00 5'00100
| INFO     | job0 | syn                  | 0 |   transition:       2'10 13'------------0 ->       2'10 5'10010
| INFO     | job0 | syn                  | 0 |   transition:       2'10 13'00---0------1 ->       2'10 5'10010
| INFO     | job0 | syn                  | 0 |   transition:       2'10 13'-----1------1 ->       2'00 5'10000
| INFO     | job0 | syn                  | 0 |   transition:       2'10 13'1---0-------1 ->       2'10 5'10010
| INFO     | job0 | syn                  | 0 |   transition:       2'10 13'1---1-000-0-1 ->       2'10 5'10010
| INFO     | job0 | syn                  | 0 |   transition:       2'10 13'1---1---1-0-1 ->       2'10 5'10010
| INFO     | job0 | syn                  | 0 |   transition:       2'10 13'1---1--1--0-1 ->       2'01 5'10001
| INFO     | job0 | syn                  | 0 |   transition:       2'10 13'1---1-1---0-1 ->       2'00 5'10000
| INFO     | job0 | syn                  | 0 |   transition:       2'10 13'1---1-----1-1 ->       2'10 5'10010
| INFO     | job0 | syn                  | 0 |   transition:       2'10 13'-1--0-------1 ->       2'10 5'10010
| INFO     | job0 | syn                  | 0 |   transition:       2'10 13'-1001----0-01 ->       2'10 5'10010
| INFO     | job0 | syn                  | 0 |   transition:       2'10 13'-1-11------01 ->       2'10 5'10010
| INFO     | job0 | syn                  | 0 |   transition:       2'10 13'-11-1------01 ->       2'01 5'10001
| INFO     | job0 | syn                  | 0 |   transition:       2'10 13'-1--1----1-01 ->       2'00 5'10000
| INFO     | job0 | syn                  | 0 |   transition:       2'10 13'-1--1------11 ->       2'10 5'10010
| INFO     | job0 | syn                  | 0 |   transition:       2'01 13'------------0 ->       2'01 5'01001
| INFO     | job0 | syn                  | 0 |   transition:       2'01 13'00---0------1 ->       2'01 5'01001
| INFO     | job0 | syn                  | 0 |   transition:       2'01 13'-----1------1 ->       2'00 5'01000
| INFO     | job0 | syn                  | 0 |   transition:       2'01 13'1---0-------1 ->       2'01 5'01001
| INFO     | job0 | syn                  | 0 |   transition:       2'01 13'1---1-000-0-1 ->       2'01 5'01001
| INFO     | job0 | syn                  | 0 |   transition:       2'01 13'1---1---1-0-1 ->       2'10 5'01010
| INFO     | job0 | syn                  | 0 |   transition:       2'01 13'1---1--1--0-1 ->       2'01 5'01001
| INFO     | job0 | syn                  | 0 |   transition:       2'01 13'1---1-1---0-1 ->       2'00 5'01000
| INFO     | job0 | syn                  | 0 |   transition:       2'01 13'1---1-----1-1 ->       2'01 5'01001
| INFO     | job0 | syn                  | 0 |   transition:       2'01 13'-1--0-------1 ->       2'01 5'01001
| INFO     | job0 | syn                  | 0 |   transition:       2'01 13'-1001----0-01 ->       2'01 5'01001
| INFO     | job0 | syn                  | 0 |   transition:       2'01 13'-1-11------01 ->       2'10 5'01010
| INFO     | job0 | syn                  | 0 |   transition:       2'01 13'-11-1------01 ->       2'01 5'01001
| INFO     | job0 | syn                  | 0 |   transition:       2'01 13'-1--1----1-01 ->       2'00 5'01000
| INFO     | job0 | syn                  | 0 |   transition:       2'01 13'-1--1------11 ->       2'01 5'01001
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> fsm_opt
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
| INFO     | job0 | syn                  | 0 | Optimizing FSM `$fsm$\mem_wordsize$3780' from module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Optimizing FSM `$fsm$\cpu_state$3770' from module `\picorv32'.
| INFO     | job0 | syn                  | 0 |   Removing unused input signal $auto$opt_reduce.cc:137:opt_pmux$3763.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | Removed 36 unused cells and 36 unused wires.
| INFO     | job0 | syn                  | 0 | <suppressed ~37 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> fsm_opt
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
| INFO     | job0 | syn                  | 0 | Optimizing FSM `$fsm$\cpu_state$3770' from module `\picorv32'.
| INFO     | job0 | syn                  | 0 |   Removing unused output signal $0\cpu_state[7:0] [0].
| INFO     | job0 | syn                  | 0 |   Removing unused output signal $0\cpu_state[7:0] [1].
| INFO     | job0 | syn                  | 0 |   Removing unused output signal $0\cpu_state[7:0] [2].
| INFO     | job0 | syn                  | 0 |   Removing unused output signal $0\cpu_state[7:0] [3].
| INFO     | job0 | syn                  | 0 |   Removing unused output signal $0\cpu_state[7:0] [4].
| INFO     | job0 | syn                  | 0 |   Removing unused output signal $0\cpu_state[7:0] [5].
| INFO     | job0 | syn                  | 0 |   Removing unused output signal $0\cpu_state[7:0] [6].
| INFO     | job0 | syn                  | 0 |   Removing unused output signal $0\cpu_state[7:0] [7].
| INFO     | job0 | syn                  | 0 | Optimizing FSM `$fsm$\mem_wordsize$3780' from module `\picorv32'.
| INFO     | job0 | syn                  | 0 |   Removing unused output signal $0\mem_wordsize[1:0] [0].
| INFO     | job0 | syn                  | 0 |   Removing unused output signal $0\mem_wordsize[1:0] [1].
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> fsm_recode
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
| INFO     | job0 | syn                  | 0 | Recoding FSM `$fsm$\cpu_state$3770' from module `\picorv32' using `auto' encoding:
| INFO     | job0 | syn                  | 0 |   mapping auto encoding to `one-hot` for this FSM.
| INFO     | job0 | syn                  | 0 |   10000000 -> ------1
| INFO     | job0 | syn                  | 0 |   01000000 -> -----1-
| INFO     | job0 | syn                  | 0 |   00100000 -> ----1--
| INFO     | job0 | syn                  | 0 |   00001000 -> ---1---
| INFO     | job0 | syn                  | 0 |   00000100 -> --1----
| INFO     | job0 | syn                  | 0 |   00000010 -> -1-----
| INFO     | job0 | syn                  | 0 |   00000001 -> 1------
| INFO     | job0 | syn                  | 0 | Recoding FSM `$fsm$\mem_wordsize$3780' from module `\picorv32' using `auto' encoding:
| INFO     | job0 | syn                  | 0 |   mapping auto encoding to `one-hot` for this FSM.
| INFO     | job0 | syn                  | 0 |   00 -> --1
| INFO     | job0 | syn                  | 0 |   10 -> -1-
| INFO     | job0 | syn                  | 0 |   01 -> 1--
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> fsm_info
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | FSM `$fsm$\cpu_state$3770' from module `picorv32':
| INFO     | job0 | syn                  | 0 | -------------------------------------
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 |   Information on FSM $fsm$\cpu_state$3770 (\cpu_state):
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 |   Number of input signals:   19
| INFO     | job0 | syn                  | 0 |   Number of output signals:   8
| INFO     | job0 | syn                  | 0 |   Number of state bits:       7
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 |   Input signals:
| INFO     | job0 | syn                  | 0 |     0: \resetn
| INFO     | job0 | syn                  | 0 |     1: \mem_done
| INFO     | job0 | syn                  | 0 |     2: \instr_jal
| INFO     | job0 | syn                  | 0 |     3: \instr_trap
| INFO     | job0 | syn                  | 0 |     4: \decoder_trigger
| INFO     | job0 | syn                  | 0 |     5: \is_slli_srli_srai
| INFO     | job0 | syn                  | 0 |     6: \is_sb_sh_sw
| INFO     | job0 | syn                  | 0 |     7: \is_sll_srl_sra
| INFO     | job0 | syn                  | 0 |     8: \is_beq_bne_blt_bge_bltu_bgeu
| INFO     | job0 | syn                  | 0 |     9: \is_rdcycle_rdcycleh_rdinstr_rdinstrh
| INFO     | job0 | syn                  | 0 |    10: $logic_and$inputs/picorv32.v:1388$586_Y
| INFO     | job0 | syn                  | 0 |    11: $eq$inputs/picorv32.v:1519$614_Y
| INFO     | job0 | syn                  | 0 |    12: $logic_or$inputs/picorv32.v:1544$632_Y
| INFO     | job0 | syn                  | 0 |    13: $logic_and$inputs/picorv32.v:1559$636_Y
| INFO     | job0 | syn                  | 0 |    14: $logic_and$inputs/picorv32.v:1606$647_Y
| INFO     | job0 | syn                  | 0 |    15: $logic_and$inputs/picorv32.v:1607$650_Y
| INFO     | job0 | syn                  | 0 |    16: $logic_and$inputs/picorv32.v:1614$657_Y
| INFO     | job0 | syn                  | 0 |    17: $logic_and$inputs/picorv32.v:1622$665_Y
| INFO     | job0 | syn                  | 0 |    18: $auto$opt_reduce.cc:137:opt_pmux$3749
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 |   Output signals:
| INFO     | job0 | syn                  | 0 |     0: $eq$inputs/picorv32.v:1076$473_Y
| INFO     | job0 | syn                  | 0 |     1: $procmux$1056_CMP
| INFO     | job0 | syn                  | 0 |     2: $procmux$1146_CMP
| INFO     | job0 | syn                  | 0 |     3: $procmux$1231_CMP
| INFO     | job0 | syn                  | 0 |     4: $procmux$1229_CMP
| INFO     | job0 | syn                  | 0 |     5: $procmux$1228_CMP
| INFO     | job0 | syn                  | 0 |     6: $procmux$1226_CMP
| INFO     | job0 | syn                  | 0 |     7: $procmux$1225_CMP
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 |   State encoding:
| INFO     | job0 | syn                  | 0 |     0:  7'------1  <RESET STATE>
| INFO     | job0 | syn                  | 0 |     1:  7'-----1-
| INFO     | job0 | syn                  | 0 |     2:  7'----1--
| INFO     | job0 | syn                  | 0 |     3:  7'---1---
| INFO     | job0 | syn                  | 0 |     4:  7'--1----
| INFO     | job0 | syn                  | 0 |     5:  7'-1-----
| INFO     | job0 | syn                  | 0 |     6:  7'1------
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 |   Transition Table (state_in, ctrl_in, state_out, ctrl_out):
| INFO     | job0 | syn                  | 0 |       0:     0 19'-0--0-------------1   ->     0 8'00001000
| INFO     | job0 | syn                  | 0 |       1:     0 19'-0001-------------1   ->     0 8'00001000
| INFO     | job0 | syn                  | 0 |       2:     0 19'-0011--------------   ->     0 8'00001000
| INFO     | job0 | syn                  | 0 |       3:     0 19'-01-1--------------   ->     0 8'00001000
| INFO     | job0 | syn                  | 0 |       4:     0 19'-1-----------------   ->     0 8'00001000
| INFO     | job0 | syn                  | 0 |       5:     0 19'-0--0-------------0   ->     1 8'00001000
| INFO     | job0 | syn                  | 0 |       6:     0 19'-0001-------------0   ->     1 8'00001000
| INFO     | job0 | syn                  | 0 |       7:     1 19'-0011--------------   ->     0 8'00000001
| INFO     | job0 | syn                  | 0 |       8:     1 19'-01-1--------------   ->     0 8'00000001
| INFO     | job0 | syn                  | 0 |       9:     1 19'-1-----------------   ->     0 8'00000001
| INFO     | job0 | syn                  | 0 |      10:     1 19'-0--0-------------0   ->     1 8'00000001
| INFO     | job0 | syn                  | 0 |      11:     1 19'-0001-------------0   ->     1 8'00000001
| INFO     | job0 | syn                  | 0 |      12:     1 19'-0--0---------1-1-1   ->     1 8'00000001
| INFO     | job0 | syn                  | 0 |      13:     1 19'-0001---------1-1-1   ->     1 8'00000001
| INFO     | job0 | syn                  | 0 |      14:     1 19'-0--0---------0---1   ->     1 8'00000001
| INFO     | job0 | syn                  | 0 |      15:     1 19'-0001---------0---1   ->     1 8'00000001
| INFO     | job0 | syn                  | 0 |      16:     1 19'-0--0---------1-0-1   ->     2 8'00000001
| INFO     | job0 | syn                  | 0 |      17:     1 19'-0001---------1-0-1   ->     2 8'00000001
| INFO     | job0 | syn                  | 0 |      18:     2 19'-0--0----------1--1   ->     0 8'00010000
| INFO     | job0 | syn                  | 0 |      19:     2 19'-0001----------1--1   ->     0 8'00010000
| INFO     | job0 | syn                  | 0 |      20:     2 19'-0011--------------   ->     0 8'00010000
| INFO     | job0 | syn                  | 0 |      21:     2 19'-01-1--------------   ->     0 8'00010000
| INFO     | job0 | syn                  | 0 |      22:     2 19'-1-----------------   ->     0 8'00010000
| INFO     | job0 | syn                  | 0 |      23:     2 19'-0--0-------------0   ->     1 8'00010000
| INFO     | job0 | syn                  | 0 |      24:     2 19'-0001-------------0   ->     1 8'00010000
| INFO     | job0 | syn                  | 0 |      25:     2 19'-0--0----1--------1   ->     1 8'00010000
| INFO     | job0 | syn                  | 0 |      26:     2 19'-0001----1--------1   ->     1 8'00010000
| INFO     | job0 | syn                  | 0 |      27:     2 19'00--0---00-000-0--1   ->     3 8'00010000
| INFO     | job0 | syn                  | 0 |      28:     2 19'00001---00-000-0--1   ->     3 8'00010000
| INFO     | job0 | syn                  | 0 |      29:     2 19'10--0-------------1   ->     3 8'00010000
| INFO     | job0 | syn                  | 0 |      30:     2 19'10001-------------1   ->     3 8'00010000
| INFO     | job0 | syn                  | 0 |      31:     2 19'00--0---00-1-0-0--1   ->     4 8'00010000
| INFO     | job0 | syn                  | 0 |      32:     2 19'00001---00-1-0-0--1   ->     4 8'00010000
| INFO     | job0 | syn                  | 0 |      33:     2 19'-0--0--------1----1   ->     4 8'00010000
| INFO     | job0 | syn                  | 0 |      34:     2 19'-0001--------1----1   ->     4 8'00010000
| INFO     | job0 | syn                  | 0 |      35:     2 19'00--0---00--10-0--1   ->     5 8'00010000
| INFO     | job0 | syn                  | 0 |      36:     2 19'00001---00--10-0--1   ->     5 8'00010000
| INFO     | job0 | syn                  | 0 |      37:     2 19'-0--0---1---------1   ->     6 8'00010000
| INFO     | job0 | syn                  | 0 |      38:     2 19'-0001---1---------1   ->     6 8'00010000
| INFO     | job0 | syn                  | 0 |      39:     3 19'-0011--------------   ->     0 8'00000100
| INFO     | job0 | syn                  | 0 |      40:     3 19'-01-1--------------   ->     0 8'00000100
| INFO     | job0 | syn                  | 0 |      41:     3 19'-1-----------------   ->     0 8'00000100
| INFO     | job0 | syn                  | 0 |      42:     3 19'-0--0-------------0   ->     1 8'00000100
| INFO     | job0 | syn                  | 0 |      43:     3 19'-0001-------------0   ->     1 8'00000100
| INFO     | job0 | syn                  | 0 |      44:     3 19'-0--0-----1------11   ->     1 8'00000100
| INFO     | job0 | syn                  | 0 |      45:     3 19'-0001-----1------11   ->     1 8'00000100
| INFO     | job0 | syn                  | 0 |      46:     3 19'-0--0-----0-------1   ->     1 8'00000100
| INFO     | job0 | syn                  | 0 |      47:     3 19'-0001-----0-------1   ->     1 8'00000100
| INFO     | job0 | syn                  | 0 |      48:     3 19'-0--0-----1------01   ->     3 8'00000100
| INFO     | job0 | syn                  | 0 |      49:     3 19'-0001-----1------01   ->     3 8'00000100
| INFO     | job0 | syn                  | 0 |      50:     4 19'-0011--------------   ->     0 8'01000000
| INFO     | job0 | syn                  | 0 |      51:     4 19'-01-1--------------   ->     0 8'01000000
| INFO     | job0 | syn                  | 0 |      52:     4 19'-1-----------------   ->     0 8'01000000
| INFO     | job0 | syn                  | 0 |      53:     4 19'-0--0-------------0   ->     1 8'01000000
| INFO     | job0 | syn                  | 0 |      54:     4 19'-0001-------------0   ->     1 8'01000000
| INFO     | job0 | syn                  | 0 |      55:     4 19'-0--0--1----------1   ->     1 8'01000000
| INFO     | job0 | syn                  | 0 |      56:     4 19'-0001--1----------1   ->     1 8'01000000
| INFO     | job0 | syn                  | 0 |      57:     4 19'-0--0--0----------1   ->     4 8'01000000
| INFO     | job0 | syn                  | 0 |      58:     4 19'-0001--0----------1   ->     4 8'01000000
| INFO     | job0 | syn                  | 0 |      59:     5 19'-0011--------------   ->     0 8'10000000
| INFO     | job0 | syn                  | 0 |      60:     5 19'-01-1--------------   ->     0 8'10000000
| INFO     | job0 | syn                  | 0 |      61:     5 19'-1-----------------   ->     0 8'10000000
| INFO     | job0 | syn                  | 0 |      62:     5 19'-0--0-------------0   ->     1 8'10000000
| INFO     | job0 | syn                  | 0 |      63:     5 19'-0001-------------0   ->     1 8'10000000
| INFO     | job0 | syn                  | 0 |      64:     5 19'-0--011-----------1   ->     1 8'10000000
| INFO     | job0 | syn                  | 0 |      65:     5 19'-000111-----------1   ->     1 8'10000000
| INFO     | job0 | syn                  | 0 |      66:     5 19'-0--0-0-----------1   ->     5 8'10000000
| INFO     | job0 | syn                  | 0 |      67:     5 19'-0001-0-----------1   ->     5 8'10000000
| INFO     | job0 | syn                  | 0 |      68:     5 19'-0--001-----------1   ->     5 8'10000000
| INFO     | job0 | syn                  | 0 |      69:     5 19'-000101-----------1   ->     5 8'10000000
| INFO     | job0 | syn                  | 0 |      70:     6 19'-0011--------------   ->     0 8'00000010
| INFO     | job0 | syn                  | 0 |      71:     6 19'-01-1--------------   ->     0 8'00000010
| INFO     | job0 | syn                  | 0 |      72:     6 19'-1-----------------   ->     0 8'00000010
| INFO     | job0 | syn                  | 0 |      73:     6 19'-0--0-------------0   ->     1 8'00000010
| INFO     | job0 | syn                  | 0 |      74:     6 19'-0001-------------0   ->     1 8'00000010
| INFO     | job0 | syn                  | 0 |      75:     6 19'-0--011-----------1   ->     1 8'00000010
| INFO     | job0 | syn                  | 0 |      76:     6 19'-000111-----------1   ->     1 8'00000010
| INFO     | job0 | syn                  | 0 |      77:     6 19'-0--0-0-----------1   ->     6 8'00000010
| INFO     | job0 | syn                  | 0 |      78:     6 19'-0001-0-----------1   ->     6 8'00000010
| INFO     | job0 | syn                  | 0 |      79:     6 19'-0--001-----------1   ->     6 8'00000010
| INFO     | job0 | syn                  | 0 |      80:     6 19'-000101-----------1   ->     6 8'00000010
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | -------------------------------------
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | FSM `$fsm$\mem_wordsize$3780' from module `picorv32':
| INFO     | job0 | syn                  | 0 | -------------------------------------
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 |   Information on FSM $fsm$\mem_wordsize$3780 (\mem_wordsize):
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 |   Number of input signals:   13
| INFO     | job0 | syn                  | 0 |   Number of output signals:   3
| INFO     | job0 | syn                  | 0 |   Number of state bits:       3
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 |   Input signals:
| INFO     | job0 | syn                  | 0 |     0: \resetn
| INFO     | job0 | syn                  | 0 |     1: \mem_do_rdata
| INFO     | job0 | syn                  | 0 |     2: \mem_do_wdata
| INFO     | job0 | syn                  | 0 |     3: \instr_lw
| INFO     | job0 | syn                  | 0 |     4: \instr_sb
| INFO     | job0 | syn                  | 0 |     5: \instr_sh
| INFO     | job0 | syn                  | 0 |     6: \instr_sw
| INFO     | job0 | syn                  | 0 |     7: $eq$inputs/picorv32.v:1076$473_Y
| INFO     | job0 | syn                  | 0 |     8: $logic_or$inputs/picorv32.v:1544$632_Y
| INFO     | job0 | syn                  | 0 |     9: $logic_or$inputs/picorv32.v:1572$640_Y
| INFO     | job0 | syn                  | 0 |    10: $logic_or$inputs/picorv32.v:1573$641_Y
| INFO     | job0 | syn                  | 0 |    11: $procmux$1056_CMP
| INFO     | job0 | syn                  | 0 |    12: $procmux$1225_CMP
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 |   Output signals:
| INFO     | job0 | syn                  | 0 |     0: $eq$inputs/picorv32.v:1607$648_Y
| INFO     | job0 | syn                  | 0 |     1: $eq$inputs/picorv32.v:1614$655_Y
| INFO     | job0 | syn                  | 0 |     2: $procmux$3542_CMP
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 |   State encoding:
| INFO     | job0 | syn                  | 0 |     0:      3'--1
| INFO     | job0 | syn                  | 0 |     1:      3'-1-
| INFO     | job0 | syn                  | 0 |     2:      3'1--
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 |   Transition Table (state_in, ctrl_in, state_out, ctrl_out):
| INFO     | job0 | syn                  | 0 |       0:     0 13'------------0   ->     0 3'001
| INFO     | job0 | syn                  | 0 |       1:     0 13'-1001----0-01   ->     0 3'001
| INFO     | job0 | syn                  | 0 |       2:     0 13'-1--1----1-01   ->     0 3'001
| INFO     | job0 | syn                  | 0 |       3:     0 13'-1--1------11   ->     0 3'001
| INFO     | job0 | syn                  | 0 |       4:     0 13'1---1-000-0-1   ->     0 3'001
| INFO     | job0 | syn                  | 0 |       5:     0 13'1---1-1---0-1   ->     0 3'001
| INFO     | job0 | syn                  | 0 |       6:     0 13'1---1-----1-1   ->     0 3'001
| INFO     | job0 | syn                  | 0 |       7:     0 13'00---0------1   ->     0 3'001
| INFO     | job0 | syn                  | 0 |       8:     0 13'-----1------1   ->     0 3'001
| INFO     | job0 | syn                  | 0 |       9:     0 13'-1--0-------1   ->     0 3'001
| INFO     | job0 | syn                  | 0 |      10:     0 13'1---0-------1   ->     0 3'001
| INFO     | job0 | syn                  | 0 |      11:     0 13'-1-11------01   ->     1 3'001
| INFO     | job0 | syn                  | 0 |      12:     0 13'1---1---1-0-1   ->     1 3'001
| INFO     | job0 | syn                  | 0 |      13:     0 13'-11-1------01   ->     2 3'001
| INFO     | job0 | syn                  | 0 |      14:     0 13'1---1--1--0-1   ->     2 3'001
| INFO     | job0 | syn                  | 0 |      15:     1 13'-1--1----1-01   ->     0 3'100
| INFO     | job0 | syn                  | 0 |      16:     1 13'1---1-1---0-1   ->     0 3'100
| INFO     | job0 | syn                  | 0 |      17:     1 13'-----1------1   ->     0 3'100
| INFO     | job0 | syn                  | 0 |      18:     1 13'------------0   ->     1 3'100
| INFO     | job0 | syn                  | 0 |      19:     1 13'-1001----0-01   ->     1 3'100
| INFO     | job0 | syn                  | 0 |      20:     1 13'-1-11------01   ->     1 3'100
| INFO     | job0 | syn                  | 0 |      21:     1 13'-1--1------11   ->     1 3'100
| INFO     | job0 | syn                  | 0 |      22:     1 13'1---1-000-0-1   ->     1 3'100
| INFO     | job0 | syn                  | 0 |      23:     1 13'1---1---1-0-1   ->     1 3'100
| INFO     | job0 | syn                  | 0 |      24:     1 13'1---1-----1-1   ->     1 3'100
| INFO     | job0 | syn                  | 0 |      25:     1 13'00---0------1   ->     1 3'100
| INFO     | job0 | syn                  | 0 |      26:     1 13'-1--0-------1   ->     1 3'100
| INFO     | job0 | syn                  | 0 |      27:     1 13'1---0-------1   ->     1 3'100
| INFO     | job0 | syn                  | 0 |      28:     1 13'-11-1------01   ->     2 3'100
| INFO     | job0 | syn                  | 0 |      29:     1 13'1---1--1--0-1   ->     2 3'100
| INFO     | job0 | syn                  | 0 |      30:     2 13'-1--1----1-01   ->     0 3'010
| INFO     | job0 | syn                  | 0 |      31:     2 13'1---1-1---0-1   ->     0 3'010
| INFO     | job0 | syn                  | 0 |      32:     2 13'-----1------1   ->     0 3'010
| INFO     | job0 | syn                  | 0 |      33:     2 13'-1-11------01   ->     1 3'010
| INFO     | job0 | syn                  | 0 |      34:     2 13'1---1---1-0-1   ->     1 3'010
| INFO     | job0 | syn                  | 0 |      35:     2 13'------------0   ->     2 3'010
| INFO     | job0 | syn                  | 0 |      36:     2 13'-1001----0-01   ->     2 3'010
| INFO     | job0 | syn                  | 0 |      37:     2 13'-11-1------01   ->     2 3'010
| INFO     | job0 | syn                  | 0 |      38:     2 13'-1--1------11   ->     2 3'010
| INFO     | job0 | syn                  | 0 |      39:     2 13'1---1-000-0-1   ->     2 3'010
| INFO     | job0 | syn                  | 0 |      40:     2 13'1---1--1--0-1   ->     2 3'010
| INFO     | job0 | syn                  | 0 |      41:     2 13'1---1-----1-1   ->     2 3'010
| INFO     | job0 | syn                  | 0 |      42:     2 13'00---0------1   ->     2 3'010
| INFO     | job0 | syn                  | 0 |      43:     2 13'-1--0-------1   ->     2 3'010
| INFO     | job0 | syn                  | 0 |      44:     2 13'1---0-------1   ->     2 3'010
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | -------------------------------------
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> fsm_map
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
| INFO     | job0 | syn                  | 0 | Mapping FSM `$fsm$\cpu_state$3770' from module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Mapping FSM `$fsm$\mem_wordsize$3780' from module `\picorv32'.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9. Executing OPT pass (performing simple optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.1. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | <suppressed ~5 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge -nomux
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.2. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | <suppressed ~66 debug messages>
| INFO     | job0 | syn                  | 0 | Removed a total of 22 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_muxtree
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
| INFO     | job0 | syn                  | 0 | Running muxtree optimizer on module \picorv32..
| INFO     | job0 | syn                  | 0 |   Creating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Evaluating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Analyzing evaluation results.
| INFO     | job0 | syn                  | 0 |     dead port 2/4 on $pmux $procmux$1522.
| INFO     | job0 | syn                  | 0 |     dead port 2/5 on $pmux $procmux$1986.
| INFO     | job0 | syn                  | 0 |     dead port 1/3 on $pmux $procmux$2192.
| INFO     | job0 | syn                  | 0 | Removed 3 multiplexer ports.
| INFO     | job0 | syn                  | 0 | <suppressed ~136 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_reduce
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \picorv32.
| INFO     | job0 | syn                  | 0 |     New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$3742: { \cpu_state [6:4] \cpu_state [2:0] }
| INFO     | job0 | syn                  | 0 |     New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$3740: \cpu_state [5:0]
| INFO     | job0 | syn                  | 0 |     New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$3738: { \cpu_state [6] \cpu_state [4:0] }
| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \picorv32.
| INFO     | job0 | syn                  | 0 | Performed a total of 3 changes.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.5. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.6. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3734 ($dff) from module picorv32 (D = \mem_rdata, Q = \mem_rdata_q).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3729 ($dff) from module picorv32 (D = $0\mem_state[1:0], Q = \mem_state).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3728 ($dff) from module picorv32 (D = $procmux$3270_Y, Q = \mem_wstrb).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3727 ($dff) from module picorv32 (D = \mem_la_wdata, Q = \mem_wdata).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3726 ($dff) from module picorv32 (D = \mem_la_addr, Q = \mem_addr).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3725 ($dff) from module picorv32 (D = $procmux$3290_Y, Q = \mem_instr).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$4130 ($dffe) from module picorv32 (D = $procmux$3288_Y, Q = \mem_instr, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3724 ($dff) from module picorv32 (D = $0\mem_valid[0:0], Q = \mem_valid).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3708 ($dff) from module picorv32 (D = $reduce_or$inputs/picorv32.v:682$175_Y, Q = \is_compare, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3707 ($dff) from module picorv32 (D = $eq$inputs/picorv32.v:694$195_Y, Q = \is_alu_reg_reg).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3706 ($dff) from module picorv32 (D = $eq$inputs/picorv32.v:693$194_Y, Q = \is_alu_reg_imm).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3704 ($dff) from module picorv32 (D = $procmux$2644_Y, Q = \is_beq_bne_blt_bge_bltu_bgeu, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4156 ($sdff) from module picorv32 (D = $eq$inputs/picorv32.v:690$191_Y, Q = \is_beq_bne_blt_bge_bltu_bgeu).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3701 ($dff) from module picorv32 (D = $reduce_or$inputs/picorv32.v:678$171_Y, Q = \is_lui_auipc_jal_jalr_addi_add_sub, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3700 ($dff) from module picorv32 (D = $logic_and$inputs/picorv32.v:906$427_Y, Q = \is_sll_srl_sra).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3699 ($dff) from module picorv32 (D = $eq$inputs/picorv32.v:692$193_Y, Q = \is_sb_sh_sw).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3698 ($dff) from module picorv32 (D = $logic_or$inputs/picorv32.v:898$416_Y, Q = \is_jalr_addi_slti_sltiu_xori_ori_andi).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3697 ($dff) from module picorv32 (D = $logic_and$inputs/picorv32.v:893$407_Y, Q = \is_slli_srli_srai).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3696 ($dff) from module picorv32 (D = $eq$inputs/picorv32.v:691$192_Y, Q = \is_lb_lh_lw_lbu_lhu).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3694 ($dff) from module picorv32 (D = 1'0, Q = \compressed_instr).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3693 ($dff) from module picorv32 (D = { \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [19:12] \mem_rdata_latched [20] \mem_rdata_latched [30:21] 1'0 }, Q = \decoded_imm_j).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3692 ($dff) from module picorv32 (D = $procmux$2690_Y, Q = \decoded_imm).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3691 ($dff) from module picorv32 (D = \mem_rdata_latched [24:20], Q = \decoded_rs2).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3690 ($dff) from module picorv32 (D = \mem_rdata_latched [19:15], Q = \decoded_rs1).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3689 ($dff) from module picorv32 (D = \mem_rdata_latched [11:7], Q = \decoded_rd).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3688 ($dff) from module picorv32 (D = 1'0, Q = \instr_timer).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3687 ($dff) from module picorv32 (D = 1'0, Q = \instr_waitirq).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3686 ($dff) from module picorv32 (D = 1'0, Q = \instr_maskirq).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3685 ($dff) from module picorv32 (D = 1'0, Q = \instr_retirq).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3684 ($dff) from module picorv32 (D = 1'0, Q = \instr_setq).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3683 ($dff) from module picorv32 (D = 1'0, Q = \instr_getq).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3682 ($dff) from module picorv32 (D = $procmux$2790_Y, Q = \instr_fence, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4176 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:888$377_Y, Q = \instr_fence).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3680 ($dff) from module picorv32 (D = $logic_and$inputs/picorv32.v:885$364_Y, Q = \instr_rdinstrh).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3679 ($dff) from module picorv32 (D = $logic_and$inputs/picorv32.v:884$360_Y, Q = \instr_rdinstr).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3678 ($dff) from module picorv32 (D = $logic_and$inputs/picorv32.v:882$356_Y, Q = \instr_rdcycleh).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3677 ($dff) from module picorv32 (D = $logic_and$inputs/picorv32.v:880$348_Y, Q = \instr_rdcycle).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3676 ($dff) from module picorv32 (D = $procmux$2804_Y, Q = \instr_and, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4182 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:879$340_Y, Q = \instr_and).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3675 ($dff) from module picorv32 (D = $procmux$2808_Y, Q = \instr_or, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4184 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:878$336_Y, Q = \instr_or).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3674 ($dff) from module picorv32 (D = $procmux$2812_Y, Q = \instr_sra, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4186 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:877$332_Y, Q = \instr_sra).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3673 ($dff) from module picorv32 (D = $procmux$2816_Y, Q = \instr_srl, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4188 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:876$328_Y, Q = \instr_srl).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3672 ($dff) from module picorv32 (D = $procmux$2820_Y, Q = \instr_xor, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4190 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:875$324_Y, Q = \instr_xor).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3671 ($dff) from module picorv32 (D = $procmux$2824_Y, Q = \instr_sltu, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4192 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:874$320_Y, Q = \instr_sltu).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3670 ($dff) from module picorv32 (D = $procmux$2828_Y, Q = \instr_slt, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4194 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:873$316_Y, Q = \instr_slt).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3669 ($dff) from module picorv32 (D = $procmux$2832_Y, Q = \instr_sll, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4196 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:872$312_Y, Q = \instr_sll).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3668 ($dff) from module picorv32 (D = $procmux$2836_Y, Q = \instr_sub, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4198 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:871$308_Y, Q = \instr_sub).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3667 ($dff) from module picorv32 (D = $procmux$2840_Y, Q = \instr_add, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4200 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:870$304_Y, Q = \instr_add).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3666 ($dff) from module picorv32 (D = $logic_and$inputs/picorv32.v:869$300_Y, Q = \instr_srai).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3665 ($dff) from module picorv32 (D = $logic_and$inputs/picorv32.v:868$296_Y, Q = \instr_srli).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3664 ($dff) from module picorv32 (D = $logic_and$inputs/picorv32.v:867$292_Y, Q = \instr_slli).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3663 ($dff) from module picorv32 (D = $procmux$2850_Y, Q = \instr_andi, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4205 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:866$288_Y, Q = \instr_andi).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3662 ($dff) from module picorv32 (D = $procmux$2854_Y, Q = \instr_ori, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4207 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:865$286_Y, Q = \instr_ori).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3661 ($dff) from module picorv32 (D = $procmux$2858_Y, Q = \instr_xori, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4209 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:864$284_Y, Q = \instr_xori).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3660 ($dff) from module picorv32 (D = $procmux$2862_Y, Q = \instr_sltiu, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4211 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:863$282_Y, Q = \instr_sltiu).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3659 ($dff) from module picorv32 (D = $procmux$2866_Y, Q = \instr_slti, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4213 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:862$280_Y, Q = \instr_slti).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3658 ($dff) from module picorv32 (D = $procmux$2870_Y, Q = \instr_addi, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4215 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:861$278_Y, Q = \instr_addi).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3657 ($dff) from module picorv32 (D = $logic_and$inputs/picorv32.v:860$276_Y, Q = \instr_sw).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3656 ($dff) from module picorv32 (D = $logic_and$inputs/picorv32.v:859$274_Y, Q = \instr_sh).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3655 ($dff) from module picorv32 (D = $logic_and$inputs/picorv32.v:858$272_Y, Q = \instr_sb).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3654 ($dff) from module picorv32 (D = $logic_and$inputs/picorv32.v:857$270_Y, Q = \instr_lhu).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3653 ($dff) from module picorv32 (D = $logic_and$inputs/picorv32.v:856$268_Y, Q = \instr_lbu).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3652 ($dff) from module picorv32 (D = $logic_and$inputs/picorv32.v:855$266_Y, Q = \instr_lw).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3651 ($dff) from module picorv32 (D = $logic_and$inputs/picorv32.v:854$264_Y, Q = \instr_lh).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3650 ($dff) from module picorv32 (D = $logic_and$inputs/picorv32.v:853$262_Y, Q = \instr_lb).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3649 ($dff) from module picorv32 (D = $procmux$2890_Y, Q = \instr_bgeu, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4225 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:852$260_Y, Q = \instr_bgeu).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3648 ($dff) from module picorv32 (D = $procmux$2894_Y, Q = \instr_bltu, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4227 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:851$258_Y, Q = \instr_bltu).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3647 ($dff) from module picorv32 (D = $procmux$2898_Y, Q = \instr_bge, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4229 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:850$256_Y, Q = \instr_bge).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3646 ($dff) from module picorv32 (D = $procmux$2902_Y, Q = \instr_blt, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4231 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:849$254_Y, Q = \instr_blt).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3645 ($dff) from module picorv32 (D = $procmux$2906_Y, Q = \instr_bne, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4233 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:848$252_Y, Q = \instr_bne).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3644 ($dff) from module picorv32 (D = $procmux$2910_Y, Q = \instr_beq, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4235 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:847$250_Y, Q = \instr_beq).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3643 ($dff) from module picorv32 (D = $logic_and$inputs/picorv32.v:687$182_Y, Q = \instr_jalr).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3642 ($dff) from module picorv32 (D = $eq$inputs/picorv32.v:686$179_Y, Q = \instr_jal).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3641 ($dff) from module picorv32 (D = $eq$inputs/picorv32.v:685$178_Y, Q = \instr_auipc).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3640 ($dff) from module picorv32 (D = $eq$inputs/picorv32.v:684$177_Y, Q = \instr_lui).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3639 ($dff) from module picorv32 (D = 32'x, Q = \pcpi_insn).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3626 ($dff) from module picorv32 (D = $procmux$1568_Y, Q = \latched_rd).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3625 ($dff) from module picorv32 (D = $procmux$1594_Y, Q = \latched_is_lb, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4249 ($sdff) from module picorv32 (D = $procmux$1594_Y, Q = \latched_is_lb).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3624 ($dff) from module picorv32 (D = $procmux$1607_Y, Q = \latched_is_lh, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4259 ($sdff) from module picorv32 (D = $procmux$1607_Y, Q = \latched_is_lh).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3623 ($dff) from module picorv32 (D = $procmux$1620_Y, Q = \latched_is_lu, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4269 ($sdff) from module picorv32 (D = $procmux$1620_Y, Q = \latched_is_lu).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3621 ($dff) from module picorv32 (D = \compressed_instr, Q = \latched_compr).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3620 ($dff) from module picorv32 (D = $procmux$1665_Y, Q = \latched_branch, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4282 ($sdff) from module picorv32 (D = $procmux$1665_Y, Q = \latched_branch).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3619 ($dff) from module picorv32 (D = $procmux$1701_Y, Q = \latched_stalu, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4286 ($sdff) from module picorv32 (D = $procmux$1701_Y, Q = \latched_stalu).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3618 ($dff) from module picorv32 (D = $procmux$1708_Y, Q = \latched_store, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4294 ($sdff) from module picorv32 (D = $procmux$1708_Y, Q = \latched_store).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3607 ($dff) from module picorv32 (D = $procmux$1332_Y, Q = \decoder_pseudo_trigger, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3604 ($dff) from module picorv32 (D = $procmux$1972_Y, Q = \mem_do_wdata, rval = 1'1).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4305 ($sdff) from module picorv32 (D = 1'0, Q = \mem_do_wdata).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3603 ($dff) from module picorv32 (D = $procmux$1976_Y, Q = \mem_do_rdata, rval = 1'1).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4307 ($sdff) from module picorv32 (D = 1'0, Q = \mem_do_rdata).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3602 ($dff) from module picorv32 (D = $procmux$2047_Y, Q = \mem_do_rinst, rval = 1'1).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4309 ($sdff) from module picorv32 (D = $procmux$2047_Y, Q = \mem_do_rinst).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3601 ($dff) from module picorv32 (D = $procmux$2072_Y, Q = \mem_do_prefetch, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4323 ($sdff) from module picorv32 (D = $logic_and$inputs/picorv32.v:1267$567_Y, Q = \mem_do_prefetch).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3592 ($dff) from module picorv32 (D = $procmux$2195_Y, Q = \reg_op2).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3591 ($dff) from module picorv32 (D = $procmux$2218_Y [31], Q = \reg_op1 [31]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3591 ($dff) from module picorv32 (D = $procmux$2218_Y [30:0], Q = \reg_op1 [30:0]).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3590 ($dff) from module picorv32 (D = $procmux$2282_Y, Q = \reg_next_pc, rval = 0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4374 ($sdff) from module picorv32 (D = $procmux$2271_Y, Q = \reg_next_pc).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3589 ($dff) from module picorv32 (D = $procmux$2294_Y, Q = \reg_pc, rval = 0).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4376 ($sdff) from module picorv32 (D = $3\current_pc[31:0], Q = \reg_pc).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3588 ($dff) from module picorv32 (D = $procmux$2314_Y, Q = \count_instr, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$4378 ($sdff) from module picorv32 (D = $add$inputs/picorv32.v:1258$563_Y, Q = \count_instr).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3587 ($dff) from module picorv32 (D = $add$inputs/picorv32.v:1140$510_Y, Q = \count_cycle, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3584 ($dff) from module picorv32 (D = 0, Q = \eoi).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3583 ($dff) from module picorv32 (D = 1'0, Q = \pcpi_valid).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $procdff$3582 ($dff) from module picorv32 (D = $procmux$1550_Y, Q = \trap, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4384 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$4383 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 2 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 3 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 4 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 5 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 6 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 7 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 8 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 9 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 10 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 11 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 12 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 13 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 14 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 15 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 16 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 17 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 18 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 19 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 20 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 21 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 22 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 23 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 24 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 25 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 26 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 27 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 28 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 29 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 30 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 1-bit at position 31 on $auto$ff.cc:266:slice$4241 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4175 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4174 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4173 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4172 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4171 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4170 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4165 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4164 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | Removed 153 unused cells and 175 unused wires.
| INFO     | job0 | syn                  | 0 | <suppressed ~154 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.8. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | <suppressed ~16 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.9. Rerunning OPT passes. (Maybe there is more to do..)
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_muxtree
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
| INFO     | job0 | syn                  | 0 | Running muxtree optimizer on module \picorv32..
| INFO     | job0 | syn                  | 0 |   Creating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Evaluating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Analyzing evaluation results.
| INFO     | job0 | syn                  | 0 | Removed 0 multiplexer ports.
| INFO     | job0 | syn                  | 0 | <suppressed ~40 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_reduce
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \picorv32.
| INFO     | job0 | syn                  | 0 | Performed a total of 0 changes.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.12. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | <suppressed ~72 debug messages>
| INFO     | job0 | syn                  | 0 | Removed a total of 24 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.13. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4279 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | Removed 1 unused cells and 28 unused wires.
| INFO     | job0 | syn                  | 0 | <suppressed ~2 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.15. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | <suppressed ~1 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.16. Rerunning OPT passes. (Maybe there is more to do..)
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_muxtree
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
| INFO     | job0 | syn                  | 0 | Running muxtree optimizer on module \picorv32..
| INFO     | job0 | syn                  | 0 |   Creating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Evaluating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Analyzing evaluation results.
| INFO     | job0 | syn                  | 0 | Removed 0 multiplexer ports.
| INFO     | job0 | syn                  | 0 | <suppressed ~39 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_reduce
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \picorv32.
| INFO     | job0 | syn                  | 0 | Performed a total of 0 changes.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.19. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.20. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | Removed 0 unused cells and 1 unused wires.
| INFO     | job0 | syn                  | 0 | <suppressed ~1 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.22. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.23. Rerunning OPT passes. (Maybe there is more to do..)
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_muxtree
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
| INFO     | job0 | syn                  | 0 | Running muxtree optimizer on module \picorv32..
| INFO     | job0 | syn                  | 0 |   Creating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Evaluating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Analyzing evaluation results.
| INFO     | job0 | syn                  | 0 | Removed 0 multiplexer ports.
| INFO     | job0 | syn                  | 0 | <suppressed ~39 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_reduce
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \picorv32.
| INFO     | job0 | syn                  | 0 | Performed a total of 0 changes.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.26. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.27. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.28. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.29. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.9.30. Finished OPT passes. (There is nothing left to do.)
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> wreduce
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.10. Executing WREDUCE pass (reducing word size of cells).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 4) from port A of cell picorv32.$shl$inputs/picorv32.v:291$99 ($shl).
| INFO     | job0 | syn                  | 0 | Removed top 30 bits (of 32) from mux cell picorv32.$ternary$inputs/picorv32.v:481$158 ($mux).
| INFO     | job0 | syn                  | 0 | Removed top 1 bits (of 7) from port B of cell picorv32.$eq$inputs/picorv32.v:684$177 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 2 bits (of 7) from port B of cell picorv32.$eq$inputs/picorv32.v:685$178 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 5 bits (of 7) from port B of cell picorv32.$eq$inputs/picorv32.v:691$192 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 1 bits (of 7) from port B of cell picorv32.$eq$inputs/picorv32.v:692$193 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 2 bits (of 7) from port B of cell picorv32.$eq$inputs/picorv32.v:693$194 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 1 bits (of 7) from port B of cell picorv32.$eq$inputs/picorv32.v:694$195 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 2 bits (of 3) from port B of cell picorv32.$eq$inputs/picorv32.v:848$251 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 1 bits (of 3) from port B of cell picorv32.$eq$inputs/picorv32.v:855$265 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 6) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3861 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 2 bits (of 5) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3865 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 1 bits (of 3) from port B of cell picorv32.$eq$inputs/picorv32.v:863$281 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 7) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3871 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 1 bits (of 7) from port B of cell picorv32.$eq$inputs/picorv32.v:869$299 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 6) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3924 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 2 bits (of 5) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3878 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 7) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3882 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 2 bits (of 5) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3887 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 7) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3891 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 9 bits (of 10) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3895 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 4 bits (of 12) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3899 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 5 bits (of 9) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3937 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 1 bits (of 2) from port B of cell picorv32.$auto$opt_dff.cc:195:make_patterns_logic$4256 ($ne).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 7) from port B of cell picorv32.$eq$inputs/picorv32.v:888$375 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 5 bits (of 9) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3912 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 4 bits (of 11) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3916 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 4) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3928 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 29 bits (of 32) from port B of cell picorv32.$add$inputs/picorv32.v:1080$475 ($add).
| INFO     | job0 | syn                  | 0 | Removed top 31 bits (of 32) from port B of cell picorv32.$add$inputs/picorv32.v:1140$510 ($add).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 6) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3794 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 29 bits (of 32) from port B of cell picorv32.$add$inputs/picorv32.v:1254$562 ($add).
| INFO     | job0 | syn                  | 0 | Removed top 31 bits (of 32) from port B of cell picorv32.$add$inputs/picorv32.v:1258$563 ($add).
| INFO     | job0 | syn                  | 0 | Removed top 2 bits (of 4) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3920 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 29 bits (of 32) from port B of cell picorv32.$ge$inputs/picorv32.v:1523$615 ($ge).
| INFO     | job0 | syn                  | 0 | Removed top 29 bits (of 32) from port B of cell picorv32.$sub$inputs/picorv32.v:1530$623 ($sub).
| INFO     | job0 | syn                  | 0 | Removed top 27 bits (of 32) from port Y of cell picorv32.$sub$inputs/picorv32.v:1530$623 ($sub).
| INFO     | job0 | syn                  | 0 | Removed top 4 bits (of 11) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3941 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 31 bits (of 32) from port B of cell picorv32.$sub$inputs/picorv32.v:1538$630 ($sub).
| INFO     | job0 | syn                  | 0 | Removed top 27 bits (of 32) from port Y of cell picorv32.$sub$inputs/picorv32.v:1538$630 ($sub).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 6) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3932 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 2 bits (of 4) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3857 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 2 bits (of 4) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3790 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 6) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3853 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 4) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$4091 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 4 bits (of 7) from port B of cell picorv32.$auto$opt_dff.cc:195:make_patterns_logic$4314 ($ne).
| INFO     | job0 | syn                  | 0 | Removed top 4 bits (of 5) from port B of cell picorv32.$auto$opt_dff.cc:195:make_patterns_logic$4316 ($ne).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 6) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3966 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 2 bits (of 4) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3962 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 2 bits (of 4) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3849 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 5) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3978 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 6) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3974 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 4) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3970 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 7) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3982 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 2 bits (of 4) from port B of cell picorv32.$auto$opt_dff.cc:195:make_patterns_logic$4110 ($ne).
| INFO     | job0 | syn                  | 0 | Removed top 2 bits (of 3) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3798 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 6) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3845 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 5) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3802 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 4) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3841 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 2 bits (of 4) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3806 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 6) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3837 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 1 bits (of 3) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3808 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 4) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3833 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 7) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3829 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 1 bits (of 2) from port B of cell picorv32.$auto$opt_dff.cc:195:make_patterns_logic$4350 ($ne).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 5) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3815 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 2 bits (of 5) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3817 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 2 bits (of 5) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3825 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 6) from port B of cell picorv32.$auto$opt_dff.cc:195:make_patterns_logic$4344 ($ne).
| INFO     | job0 | syn                  | 0 | Removed top 5 bits (of 6) from port B of cell picorv32.$auto$opt_dff.cc:195:make_patterns_logic$4340 ($ne).
| INFO     | job0 | syn                  | 0 | Removed top 1 bits (of 2) from port B of cell picorv32.$procmux$3252_CMP0 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 1 bits (of 2) from port B of cell picorv32.$procmux$3539_CMP0 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 2 bits (of 4) from port B of cell picorv32.$auto$opt_dff.cc:195:make_patterns_logic$4320 ($ne).
| INFO     | job0 | syn                  | 0 | Removed top 1 bits (of 2) from port B of cell picorv32.$auto$opt_dff.cc:195:make_patterns_logic$4146 ($ne).
| INFO     | job0 | syn                  | 0 | Removed top 3 bits (of 7) from port B of cell picorv32.$auto$fsm_map.cc:77:implement_pattern_cache$3821 ($eq).
| INFO     | job0 | syn                  | 0 | Removed top 11 bits (of 31) from FF cell picorv32.$auto$ff.cc:266:slice$4386 ($dffe).
| INFO     | job0 | syn                  | 0 | Removed top 27 bits (of 32) from wire picorv32.$sub$inputs/picorv32.v:1530$623_Y.
| INFO     | job0 | syn                  | 0 | Removed top 27 bits (of 32) from wire picorv32.$sub$inputs/picorv32.v:1538$630_Y.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> peepopt
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.11. Executing PEEPOPT pass (run peephole optimizers).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.12. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | Removed 0 unused cells and 3 unused wires.
| INFO     | job0 | syn                  | 0 | <suppressed ~1 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> alumacc
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.13. Executing ALUMACC pass (create $alu and $macc cells).
| INFO     | job0 | syn                  | 0 | Extracting $alu and $macc cells in module picorv32:
| INFO     | job0 | syn                  | 0 |   creating $macc model for $add$inputs/picorv32.v:1015$679 ($add).
| INFO     | job0 | syn                  | 0 |   creating $macc model for $add$inputs/picorv32.v:1080$475 ($add).
| INFO     | job0 | syn                  | 0 |   creating $macc model for $add$inputs/picorv32.v:1140$510 ($add).
| INFO     | job0 | syn                  | 0 |   creating $macc model for $add$inputs/picorv32.v:1254$562 ($add).
| INFO     | job0 | syn                  | 0 |   creating $macc model for $add$inputs/picorv32.v:1258$563 ($add).
| INFO     | job0 | syn                  | 0 |   creating $macc model for $add$inputs/picorv32.v:1263$564 ($add).
| INFO     | job0 | syn                  | 0 |   creating $macc model for $add$inputs/picorv32.v:1495$609 ($add).
| INFO     | job0 | syn                  | 0 |   creating $macc model for $add$inputs/picorv32.v:1556$634 ($add).
| INFO     | job0 | syn                  | 0 |   creating $macc model for $sub$inputs/picorv32.v:1015$678 ($sub).
| INFO     | job0 | syn                  | 0 |   creating $macc model for $sub$inputs/picorv32.v:1530$623 ($sub).
| INFO     | job0 | syn                  | 0 |   creating $macc model for $sub$inputs/picorv32.v:1538$630 ($sub).
| INFO     | job0 | syn                  | 0 |   creating $alu model for $macc $sub$inputs/picorv32.v:1538$630.
| INFO     | job0 | syn                  | 0 |   creating $alu model for $macc $sub$inputs/picorv32.v:1530$623.
| INFO     | job0 | syn                  | 0 |   creating $alu model for $macc $sub$inputs/picorv32.v:1015$678.
| INFO     | job0 | syn                  | 0 |   creating $alu model for $macc $add$inputs/picorv32.v:1556$634.
| INFO     | job0 | syn                  | 0 |   creating $alu model for $macc $add$inputs/picorv32.v:1495$609.
| INFO     | job0 | syn                  | 0 |   creating $alu model for $macc $add$inputs/picorv32.v:1263$564.
| INFO     | job0 | syn                  | 0 |   creating $alu model for $macc $add$inputs/picorv32.v:1258$563.
| INFO     | job0 | syn                  | 0 |   creating $alu model for $macc $add$inputs/picorv32.v:1254$562.
| INFO     | job0 | syn                  | 0 |   creating $alu model for $macc $add$inputs/picorv32.v:1140$510.
| INFO     | job0 | syn                  | 0 |   creating $alu model for $macc $add$inputs/picorv32.v:1080$475.
| INFO     | job0 | syn                  | 0 |   creating $alu model for $macc $add$inputs/picorv32.v:1015$679.
| INFO     | job0 | syn                  | 0 |   creating $alu model for $ge$inputs/picorv32.v:1523$615 ($ge): merged with $sub$inputs/picorv32.v:1530$623.
| INFO     | job0 | syn                  | 0 |   creating $alu model for $lt$inputs/picorv32.v:1017$682 ($lt): new $alu
| INFO     | job0 | syn                  | 0 |   creating $alu model for $lt$inputs/picorv32.v:1018$683 ($lt): merged with $sub$inputs/picorv32.v:1015$678.
| INFO     | job0 | syn                  | 0 |   creating $alu model for $eq$inputs/picorv32.v:1016$681 ($eq): merged with $sub$inputs/picorv32.v:1015$678.
| INFO     | job0 | syn                  | 0 |   creating $alu cell for $add$inputs/picorv32.v:1080$475: $auto$alumacc.cc:495:replace_alu$4390
| INFO     | job0 | syn                  | 0 |   creating $alu cell for $add$inputs/picorv32.v:1140$510: $auto$alumacc.cc:495:replace_alu$4393
| INFO     | job0 | syn                  | 0 |   creating $alu cell for $add$inputs/picorv32.v:1254$562: $auto$alumacc.cc:495:replace_alu$4396
| INFO     | job0 | syn                  | 0 |   creating $alu cell for $add$inputs/picorv32.v:1258$563: $auto$alumacc.cc:495:replace_alu$4399
| INFO     | job0 | syn                  | 0 |   creating $alu cell for $add$inputs/picorv32.v:1263$564: $auto$alumacc.cc:495:replace_alu$4402
| INFO     | job0 | syn                  | 0 |   creating $alu cell for $add$inputs/picorv32.v:1495$609: $auto$alumacc.cc:495:replace_alu$4405
| INFO     | job0 | syn                  | 0 |   creating $alu cell for $add$inputs/picorv32.v:1556$634: $auto$alumacc.cc:495:replace_alu$4408
| INFO     | job0 | syn                  | 0 |   creating $alu cell for $lt$inputs/picorv32.v:1017$682: $auto$alumacc.cc:495:replace_alu$4411
| INFO     | job0 | syn                  | 0 |   creating $alu cell for $add$inputs/picorv32.v:1015$679: $auto$alumacc.cc:495:replace_alu$4418
| INFO     | job0 | syn                  | 0 |   creating $alu cell for $sub$inputs/picorv32.v:1015$678, $lt$inputs/picorv32.v:1018$683, $eq$inputs/picorv32.v:1016$681: $auto$alumacc.cc:495:replace_alu$4421
| INFO     | job0 | syn                  | 0 |   creating $alu cell for $sub$inputs/picorv32.v:1530$623, $ge$inputs/picorv32.v:1523$615: $auto$alumacc.cc:495:replace_alu$4428
| INFO     | job0 | syn                  | 0 |   creating $alu cell for $sub$inputs/picorv32.v:1538$630: $auto$alumacc.cc:495:replace_alu$4441
| INFO     | job0 | syn                  | 0 |   created 12 $alu and 0 $macc cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> share
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.14. Executing SHARE pass (SAT-based resource sharing).
| INFO     | job0 | syn                  | 0 | Found 2 cells in module picorv32 that may be considered for resource sharing.
| INFO     | job0 | syn                  | 0 |   Analyzing resource sharing options for $memrd$\cpuregs$inputs/picorv32.v:1106$497 ($memrd):
| INFO     | job0 | syn                  | 0 |     Found 2 activation_patterns using ctrl signal { $auto$opt_reduce.cc:137:opt_pmux$3757 $auto$opt_reduce.cc:137:opt_pmux$3749 $auto$opt_reduce.cc:137:opt_pmux$3745 \cpu_state [2] $reduce_bool$inputs/picorv32.v:1106$498_Y \is_slli_srli_srai \resetn }.
| INFO     | job0 | syn                  | 0 |     Found 1 candidates: $memrd$\cpuregs$inputs/picorv32.v:1105$494
| INFO     | job0 | syn                  | 0 |     Analyzing resource sharing with $memrd$\cpuregs$inputs/picorv32.v:1105$494 ($memrd):
| INFO     | job0 | syn                  | 0 |       Found 1 activation_patterns using ctrl signal { $auto$opt_reduce.cc:137:opt_pmux$3759 \cpu_state [2] $reduce_bool$inputs/picorv32.v:1105$495_Y \is_lui_auipc_jal }.
| INFO     | job0 | syn                  | 0 |       Activation pattern for cell $memrd$\cpuregs$inputs/picorv32.v:1106$497: { $auto$opt_reduce.cc:137:opt_pmux$3757 $auto$opt_reduce.cc:137:opt_pmux$3749 $reduce_bool$inputs/picorv32.v:1106$498_Y } = 3'001
| INFO     | job0 | syn                  | 0 |       Activation pattern for cell $memrd$\cpuregs$inputs/picorv32.v:1106$497: { $auto$opt_reduce.cc:137:opt_pmux$3745 \cpu_state [2] $reduce_bool$inputs/picorv32.v:1106$498_Y \is_slli_srli_srai \resetn } = 5'01101
| INFO     | job0 | syn                  | 0 |       Activation pattern for cell $memrd$\cpuregs$inputs/picorv32.v:1105$494: { $auto$opt_reduce.cc:137:opt_pmux$3759 \cpu_state [2] $reduce_bool$inputs/picorv32.v:1105$495_Y \is_lui_auipc_jal } = 4'0110
| INFO     | job0 | syn                  | 0 |       Size of SAT problem: 9 cells, 145 variables, 335 clauses
| INFO     | job0 | syn                  | 0 |       According to the SAT solver this pair of cells can not be shared.
| INFO     | job0 | syn                  | 0 |       Model from SAT solver: { $auto$opt_reduce.cc:137:opt_pmux$3757 $auto$opt_reduce.cc:137:opt_pmux$3759 $auto$opt_reduce.cc:137:opt_pmux$3749 $auto$opt_reduce.cc:137:opt_pmux$3745 \cpu_state [2] $reduce_bool$inputs/picorv32.v:1106$498_Y $reduce_bool$inputs/picorv32.v:1105$495_Y \is_slli_srli_srai \is_lui_auipc_jal \resetn } = 10'0000111000
| INFO     | job0 | syn                  | 0 |   Analyzing resource sharing options for $memrd$\cpuregs$inputs/picorv32.v:1105$494 ($memrd):
| INFO     | job0 | syn                  | 0 |     Found 1 activation_patterns using ctrl signal { $auto$opt_reduce.cc:137:opt_pmux$3759 \cpu_state [2] $reduce_bool$inputs/picorv32.v:1105$495_Y \is_lui_auipc_jal }.
| INFO     | job0 | syn                  | 0 |     No candidates found.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.15. Executing OPT pass (performing simple optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.15.1. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | <suppressed ~1 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge -nomux
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.15.2. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_muxtree
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
| INFO     | job0 | syn                  | 0 | Running muxtree optimizer on module \picorv32..
| INFO     | job0 | syn                  | 0 |   Creating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Evaluating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Analyzing evaluation results.
| INFO     | job0 | syn                  | 0 | Removed 0 multiplexer ports.
| INFO     | job0 | syn                  | 0 | <suppressed ~39 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_reduce
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \picorv32.
| INFO     | job0 | syn                  | 0 | Performed a total of 0 changes.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.15.5. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.15.6. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | Removed 0 unused cells and 5 unused wires.
| INFO     | job0 | syn                  | 0 | <suppressed ~1 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.15.8. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.15.9. Rerunning OPT passes. (Maybe there is more to do..)
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_muxtree
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
| INFO     | job0 | syn                  | 0 | Running muxtree optimizer on module \picorv32..
| INFO     | job0 | syn                  | 0 |   Creating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Evaluating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Analyzing evaluation results.
| INFO     | job0 | syn                  | 0 | Removed 0 multiplexer ports.
| INFO     | job0 | syn                  | 0 | <suppressed ~39 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_reduce
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \picorv32.
| INFO     | job0 | syn                  | 0 | Performed a total of 0 changes.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.15.12. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.15.13. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.15.15. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.15.16. Finished OPT passes. (There is nothing left to do.)
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> memory -nomap
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.16. Executing MEMORY pass.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_mem
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.16.1. Executing OPT_MEM pass (optimize memories).
| INFO     | job0 | syn                  | 0 | Performed a total of 0 transformations.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_mem_priority
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
| INFO     | job0 | syn                  | 0 | Performed a total of 0 transformations.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_mem_feedback
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
| INFO     | job0 | syn                  | 0 |   Analyzing picorv32.cpuregs write port 0.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> memory_bmux2rom
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> memory_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
| INFO     | job0 | syn                  | 0 | Checking read port `\cpuregs'[0] in module `\picorv32': no output FF found.
| INFO     | job0 | syn                  | 0 | Checking read port `\cpuregs'[1] in module `\picorv32': no output FF found.
| INFO     | job0 | syn                  | 0 | Checking read port address `\cpuregs'[0] in module `\picorv32': merged address FF to cell.
| INFO     | job0 | syn                  | 0 | Checking read port address `\cpuregs'[1] in module `\picorv32': merged address FF to cell.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> memory_share
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
| INFO     | job0 | syn                  | 0 | Consolidating read ports of memory picorv32.cpuregs by address:
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_mem_widen
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
| INFO     | job0 | syn                  | 0 | Performed a total of 0 transformations.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> memory_collect
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 5.17. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> synth -flatten -extra-map /venv/lib/python3.10/site-packages/siliconcompiler/tools/yosys/techmaps/lcu_kogge_stone.v -top picorv32 -run fine:check
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6. Executing SYNTH pass.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt -fast -full
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.1. Executing OPT pass (performing simple optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr -full
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.1.1. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | <suppressed ~100 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.1.2. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.1.3. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$4138 ($dffe) from module picorv32 (D = $procmux$3300_Y, Q = \mem_valid, rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$4104 ($dffe) from module picorv32 (D = $procmux$3242_Y, Q = \mem_state, rval = 2'00).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$4242 ($dffe) from module picorv32 (D = \decoded_rd, Q = \latched_rd, rval = 5'00000).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | Removed 15 unused cells and 62 unused wires.
| INFO     | job0 | syn                  | 0 | <suppressed ~19 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.1.5. Rerunning OPT passes. (Removed registers in this run.)
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr -full
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.1.6. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | <suppressed ~1 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.1.7. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.1.8. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $procdff$3594 ($dff) from module picorv32 (D = $0\reg_sh[4:0] [1:0], Q = \reg_sh [1:0]).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.1.9. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.1.10. Rerunning OPT passes. (Removed registers in this run.)
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr -full
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.1.11. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.1.12. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.1.13. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.1.14. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.1.15. Finished fast OPT passes.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> memory_map
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
| INFO     | job0 | syn                  | 0 | Mapping memory \cpuregs in module \picorv32:
| INFO     | job0 | syn                  | 0 |   created 32 $dff cells and 0 static cells of width 32.
| INFO     | job0 | syn                  | 0 | Extracted addr FF from read port 0 of picorv32.cpuregs: $\cpuregs$rdreg[0]
| INFO     | job0 | syn                  | 0 | Extracted addr FF from read port 1 of picorv32.cpuregs: $\cpuregs$rdreg[1]
| INFO     | job0 | syn                  | 0 |   read interface: 2 $dff and 62 $mux cells.
| INFO     | job0 | syn                  | 0 |   write interface: 32 write mux blocks.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt -full
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3. Executing OPT pass (performing simple optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr -full
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.1. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | <suppressed ~10 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge -nomux
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.2. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_muxtree
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
| INFO     | job0 | syn                  | 0 | Running muxtree optimizer on module \picorv32..
| INFO     | job0 | syn                  | 0 |   Creating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Evaluating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Analyzing evaluation results.
| INFO     | job0 | syn                  | 0 | Removed 0 multiplexer ports.
| INFO     | job0 | syn                  | 0 | <suppressed ~59 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_reduce -full
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \picorv32.
| INFO     | job0 | syn                  | 0 |     Consolidated identical input bits for $pmux cell $procmux$1458:
| INFO     | job0 | syn                  | 0 |       Old ports: A=\mem_rdata_word, B={ \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15:0] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7:0] }, Y=$procmux$1458_Y
| INFO     | job0 | syn                  | 0 |       New ports: A=\mem_rdata_word [31:8], B={ \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15:7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] }, Y=$procmux$1458_Y [31:8]
| INFO     | job0 | syn                  | 0 |       New connections: $procmux$1458_Y [7:0] = \mem_rdata_word [7:0]
| INFO     | job0 | syn                  | 0 |     New ctrl vector for $pmux cell $procmux$1708: { \cpu_state [3] $auto$opt_reduce.cc:137:opt_pmux$4958 }
| INFO     | job0 | syn                  | 0 |     New ctrl vector for $pmux cell $procmux$2218: { \cpu_state [4] $auto$opt_reduce.cc:137:opt_pmux$4960 }
| INFO     | job0 | syn                  | 0 |     Consolidated identical input bits for $mux cell $procmux$2269:
| INFO     | job0 | syn                  | 0 |       Old ports: A={ $add$inputs/picorv32.v:1254$562_Y [31:2] $3\current_pc[31:0] [1:0] }, B={ $add$inputs/picorv32.v:1263$564_Y [31:1] $3\current_pc[31:0] [0] }, Y=$procmux$2269_Y
| INFO     | job0 | syn                  | 0 |       New ports: A={ $add$inputs/picorv32.v:1254$562_Y [31:2] $3\current_pc[31:0] [1] }, B=$add$inputs/picorv32.v:1263$564_Y [31:1], Y=$procmux$2269_Y [31:1]
| INFO     | job0 | syn                  | 0 |       New connections: $procmux$2269_Y [0] = $3\current_pc[31:0] [0]
| INFO     | job0 | syn                  | 0 |     New ctrl vector for $pmux cell $procmux$3242: { $procmux$3252_CMP $auto$opt_reduce.cc:137:opt_pmux$4962 }
| INFO     | job0 | syn                  | 0 |     Consolidated identical input bits for $pmux cell $procmux$3536:
| INFO     | job0 | syn                  | 0 |       Old ports: A={ 24'000000000000000000000000 \mem_rdata [7:0] }, B={ 24'000000000000000000000000 \mem_rdata [15:8] 24'000000000000000000000000 \mem_rdata [23:16] 24'000000000000000000000000 \mem_rdata [31:24] }, Y=$3\mem_rdata_word[31:0]
| INFO     | job0 | syn                  | 0 |       New ports: A=\mem_rdata [7:0], B={ \mem_rdata [15:8] \mem_rdata [23:16] \mem_rdata [31:24] }, Y=$3\mem_rdata_word[31:0] [7:0]
| INFO     | job0 | syn                  | 0 |       New connections: $3\mem_rdata_word[31:0] [31:8] = 24'000000000000000000000000
| INFO     | job0 | syn                  | 0 |     Consolidated identical input bits for $mux cell $procmux$3545:
| INFO     | job0 | syn                  | 0 |       Old ports: A={ 16'0000000000000000 \mem_rdata [15:0] }, B={ 16'0000000000000000 \mem_rdata [31:16] }, Y=$2\mem_rdata_word[31:0]
| INFO     | job0 | syn                  | 0 |       New ports: A=\mem_rdata [15:0], B=\mem_rdata [31:16], Y=$2\mem_rdata_word[31:0] [15:0]
| INFO     | job0 | syn                  | 0 |       New connections: $2\mem_rdata_word[31:0] [31:16] = 16'0000000000000000
| INFO     | job0 | syn                  | 0 |     Consolidated identical input bits for $pmux cell $procmux$3561:
| INFO     | job0 | syn                  | 0 |       Old ports: A=\reg_op2, B={ \reg_op2 [15:0] \reg_op2 [15:0] \reg_op2 [7:0] \reg_op2 [7:0] \reg_op2 [7:0] \reg_op2 [7:0] }, Y=\mem_la_wdata
| INFO     | job0 | syn                  | 0 |       New ports: A=\reg_op2 [31:8], B={ \reg_op2 [15:0] \reg_op2 [15:0] \reg_op2 [7:0] \reg_op2 [7:0] }, Y=\mem_la_wdata [31:8]
| INFO     | job0 | syn                  | 0 |       New connections: \mem_la_wdata [7:0] = \reg_op2 [7:0]
| INFO     | job0 | syn                  | 0 |     Consolidated identical input bits for $mux cell $ternary$inputs/picorv32.v:258$83:
| INFO     | job0 | syn                  | 0 |       Old ports: A={ \reg_op1 [31:2] 2'00 }, B={ \next_pc [31:2] 2'00 }, Y=\mem_la_addr
| INFO     | job0 | syn                  | 0 |       New ports: A=\reg_op1 [31:2], B=\next_pc [31:2], Y=\mem_la_addr [31:2]
| INFO     | job0 | syn                  | 0 |       New connections: \mem_la_addr [1:0] = 2'00
| INFO     | job0 | syn                  | 0 |     Consolidated identical input bits for $mux cell $ternary$inputs/picorv32.v:283$98:
| INFO     | job0 | syn                  | 0 |       Old ports: A=4'0011, B=4'1100, Y=$ternary$inputs/picorv32.v:283$98_Y
| INFO     | job0 | syn                  | 0 |       New ports: A=2'01, B=2'10, Y={ $ternary$inputs/picorv32.v:283$98_Y [2] $ternary$inputs/picorv32.v:283$98_Y [0] }
| INFO     | job0 | syn                  | 0 |       New connections: { $ternary$inputs/picorv32.v:283$98_Y [3] $ternary$inputs/picorv32.v:283$98_Y [1] } = { $ternary$inputs/picorv32.v:283$98_Y [2] $ternary$inputs/picorv32.v:283$98_Y [0] }
| INFO     | job0 | syn                  | 0 |     Consolidated identical input bits for $mux cell $ternary$inputs/picorv32.v:481$158:
| INFO     | job0 | syn                  | 0 |       Old ports: A=2'11, B=2'00, Y=$procmux$3248_Y
| INFO     | job0 | syn                  | 0 |       New ports: A=1'1, B=1'0, Y=$procmux$3248_Y [0]
| INFO     | job0 | syn                  | 0 |       New connections: $procmux$3248_Y [1] = $procmux$3248_Y [0]
| INFO     | job0 | syn                  | 0 |     New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$4957: { \cpu_state [6] \cpu_state [4] \cpu_state [2] }
| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \picorv32.
| INFO     | job0 | syn                  | 0 |     Consolidated identical input bits for $mux cell $procmux$2271:
| INFO     | job0 | syn                  | 0 |       Old ports: A=$3\current_pc[31:0], B=$procmux$2269_Y, Y=$procmux$2271_Y
| INFO     | job0 | syn                  | 0 |       New ports: A=$3\current_pc[31:0] [31:1], B=$procmux$2269_Y [31:1], Y=$procmux$2271_Y [31:1]
| INFO     | job0 | syn                  | 0 |       New connections: $procmux$2271_Y [0] = $3\current_pc[31:0] [0]
| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \picorv32.
| INFO     | job0 | syn                  | 0 | Performed a total of 13 changes.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.5. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | <suppressed ~3 debug messages>
| INFO     | job0 | syn                  | 0 | Removed a total of 1 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_share
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.6. Executing OPT_SHARE pass.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.7. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | Removed 0 unused cells and 102 unused wires.
| INFO     | job0 | syn                  | 0 | <suppressed ~1 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr -full
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.9. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | <suppressed ~1 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.10. Rerunning OPT passes. (Maybe there is more to do..)
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_muxtree
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
| INFO     | job0 | syn                  | 0 | Running muxtree optimizer on module \picorv32..
| INFO     | job0 | syn                  | 0 |   Creating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Evaluating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Analyzing evaluation results.
| INFO     | job0 | syn                  | 0 | Removed 0 multiplexer ports.
| INFO     | job0 | syn                  | 0 | <suppressed ~60 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_reduce -full
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \picorv32.
| INFO     | job0 | syn                  | 0 | Performed a total of 0 changes.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.13. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_share
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.14. Executing OPT_SHARE pass.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.15. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[9]$4481 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[9]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[8]$4479 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[8]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[7]$4477 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[7]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[6]$4475 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[6]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[5]$4473 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[5]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[4]$4471 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[4]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[3]$4469 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[3]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[31]$4525 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[31]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[30]$4523 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[30]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[2]$4467 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[2]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[29]$4521 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[29]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[28]$4519 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[28]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[27]$4517 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[27]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[26]$4515 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[26]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[25]$4513 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[25]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[24]$4511 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[24]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[23]$4509 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[23]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[22]$4507 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[22]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[21]$4505 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[21]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[20]$4503 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[20]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[1]$4465 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[1]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[19]$4501 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[19]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[18]$4499 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[18]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[17]$4497 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[17]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[16]$4495 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[16]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[15]$4493 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[15]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[14]$4491 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[14]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[13]$4489 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[13]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[12]$4487 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[12]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[11]$4485 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[11]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[10]$4483 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[10]).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $memory\cpuregs[0]$4463 ($dff) from module picorv32 (D = \cpuregs_wrdata, Q = \cpuregs[0]).
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4125 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4125 ($dffe) from module picorv32.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | Removed 32 unused cells and 32 unused wires.
| INFO     | job0 | syn                  | 0 | <suppressed ~33 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr -full
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.17. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.18. Rerunning OPT passes. (Maybe there is more to do..)
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_muxtree
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
| INFO     | job0 | syn                  | 0 | Running muxtree optimizer on module \picorv32..
| INFO     | job0 | syn                  | 0 |   Creating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Evaluating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   Analyzing evaluation results.
| INFO     | job0 | syn                  | 0 | Removed 0 multiplexer ports.
| INFO     | job0 | syn                  | 0 | <suppressed ~28 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_reduce -full
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \picorv32.
| INFO     | job0 | syn                  | 0 | Performed a total of 0 changes.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.21. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_share
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.22. Executing OPT_SHARE pass.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.23. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.24. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr -full
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.25. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.3.26. Finished OPT passes. (There is nothing left to do.)
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> techmap -map +/techmap.v -map /venv/lib/python3.10/site-packages/siliconcompiler/tools/yosys/techmaps/lcu_kogge_stone.v
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.4. Executing TECHMAP pass (map to technology primitives).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.4.1. Executing Verilog-2005 frontend: /sc_tools/bin/../share/yosys/techmap.v
| INFO     | job0 | syn                  | 0 | Parsing Verilog input from `/sc_tools/bin/../share/yosys/techmap.v' to AST representation.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_various'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_registers'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_shift_shiftx'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_fa'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_lcu_brent_kung'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_alu'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_macc'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_alumacc'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\$__div_mod_u'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\$__div_mod_trunc'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_div'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_mod'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\$__div_mod_floor'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_divfloor'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_modfloor'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_pow'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_pmux'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_demux'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_lut'.
| INFO     | job0 | syn                  | 0 | Successfully finished Verilog frontend.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.4.2. Executing Verilog-2005 frontend: /venv/lib/python3.10/site-packages/siliconcompiler/tools/yosys/techmaps/lcu_kogge_stone.v
| INFO     | job0 | syn                  | 0 | Parsing Verilog input from `/venv/lib/python3.10/site-packages/siliconcompiler/tools/yosys/techmaps/lcu_kogge_stone.v' to AST representation.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_80_lcu_kogge_stone'.
| INFO     | job0 | syn                  | 0 | Successfully finished Verilog frontend.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.4.3. Continuing TECHMAP pass.
| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $ne.
| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $mux.
| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $reduce_and.
| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $dffe.
| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $and.
| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $not.
| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $logic_and.
| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $reduce_or.
| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $logic_or.
| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $logic_not.
| INFO     | job0 | syn                  | 0 | Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $dff.
| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $eq.
| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $xor.
| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $or.
| INFO     | job0 | syn                  | 0 | Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_90_alu for cells of type $alu.
| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $reduce_bool.
| INFO     | job0 | syn                  | 0 | Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
| INFO     | job0 | syn                  | 0 | Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_90_alu for cells of type $alu.
| INFO     | job0 | syn                  | 0 | Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
| INFO     | job0 | syn                  | 0 | Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_90_alu for cells of type $alu.
| INFO     | job0 | syn                  | 0 | Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_alu for cells of type $alu.
| INFO     | job0 | syn                  | 0 | Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
| INFO     | job0 | syn                  | 0 | Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
| INFO     | job0 | syn                  | 0 | Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
| INFO     | job0 | syn                  | 0 | Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
| INFO     | job0 | syn                  | 0 | Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
| INFO     | job0 | syn                  | 0 | Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $sdffce.
| INFO     | job0 | syn                  | 0 | Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
| INFO     | job0 | syn                  | 0 | Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
| INFO     | job0 | syn                  | 0 | Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
| INFO     | job0 | syn                  | 0 | Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
| INFO     | job0 | syn                  | 0 | Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $sdff.
| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $sdffe.
| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $pos.
| INFO     | job0 | syn                  | 0 | Using template $paramod\_80_lcu_kogge_stone\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
| INFO     | job0 | syn                  | 0 | Using template $paramod\_80_lcu_kogge_stone\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
| INFO     | job0 | syn                  | 0 | Using template $paramod\_80_lcu_kogge_stone\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
| INFO     | job0 | syn                  | 0 | Using template $paramod\_80_lcu_kogge_stone\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
| INFO     | job0 | syn                  | 0 | Using template $paramod\_80_lcu_kogge_stone\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
| INFO     | job0 | syn                  | 0 | Using template $paramod\_80_lcu_kogge_stone\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
| INFO     | job0 | syn                  | 0 | No more expansions possible.
| INFO     | job0 | syn                  | 0 | <suppressed ~7517 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt -fast
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.5. Executing OPT pass (performing simple optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.5.1. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | <suppressed ~3232 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.5.2. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | <suppressed ~4212 debug messages>
| INFO     | job0 | syn                  | 0 | Removed a total of 1404 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.5.3. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | Adding EN signal on $auto$ff.cc:266:slice$11946 ($_SDFFE_PN0P_) from module picorv32 (D = 1'0, Q = \reg_next_pc [0]).
| INFO     | job0 | syn                  | 0 | Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$24017 ($_SDFFE_PN0P_) from module picorv32.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | Removed 328 unused cells and 4047 unused wires.
| INFO     | job0 | syn                  | 0 | <suppressed ~329 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.5.5. Rerunning OPT passes. (Removed registers in this run.)
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.5.6. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | <suppressed ~15 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.5.7. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.5.8. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12330 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [31], Q = \decoded_imm [31], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12329 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [30], Q = \decoded_imm [30], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12328 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [29], Q = \decoded_imm [29], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12327 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [28], Q = \decoded_imm [28], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12326 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [27], Q = \decoded_imm [27], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12325 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [26], Q = \decoded_imm [26], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12324 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [25], Q = \decoded_imm [25], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12323 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [24], Q = \decoded_imm [24], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12322 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [23], Q = \decoded_imm [23], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12321 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [22], Q = \decoded_imm [22], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12320 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [21], Q = \decoded_imm [21], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12319 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [20], Q = \decoded_imm [20], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12318 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [19], Q = \decoded_imm [19], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12317 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [18], Q = \decoded_imm [18], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12316 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [17], Q = \decoded_imm [17], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12315 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [16], Q = \decoded_imm [16], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12314 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [15], Q = \decoded_imm [15], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12313 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [14], Q = \decoded_imm [14], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12312 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [13], Q = \decoded_imm [13], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12311 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [12], Q = \decoded_imm [12], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12310 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [11], Q = \decoded_imm [11], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12309 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [10], Q = \decoded_imm [10], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12308 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [9], Q = \decoded_imm [9], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12307 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [8], Q = \decoded_imm [8], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12306 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [7], Q = \decoded_imm [7], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12305 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [6], Q = \decoded_imm [6], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12304 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [5], Q = \decoded_imm [5], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12303 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [4], Q = \decoded_imm [4], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12302 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [3], Q = \decoded_imm [3], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12301 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [2], Q = \decoded_imm [2], rval = 1'0).
| INFO     | job0 | syn                  | 0 | Adding SRST signal on $auto$ff.cc:266:slice$12300 ($_DFFE_PP_) from module picorv32 (D = $procmux$2690.Y_B [1], Q = \decoded_imm [1], rval = 1'0).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.5.9. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | Removed 35 unused cells and 14 unused wires.
| INFO     | job0 | syn                  | 0 | <suppressed ~36 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.5.10. Rerunning OPT passes. (Removed registers in this run.)
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.5.11. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.5.12. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.5.13. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.5.15. Finished fast OPT passes.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> abc -fast
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.6. Executing ABC pass (technology mapping using ABC).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.6.1. Extracting gate netlist of module `\picorv32' to `<abc-temp-dir>/input.blif'..
| INFO     | job0 | syn                  | 0 | Replacing 3 occurrences of constant undef bits with constant zero bits
| INFO     | job0 | syn                  | 0 | Extracted 8159 gates and 9725 wires to a netlist network with 1563 inputs and 622 outputs.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.6.1.1. Executing ABC.
| INFO     | job0 | syn                  | 0 | Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
| INFO     | job0 | syn                  | 0 | ABC: ABC command line: "source <abc-temp-dir>/abc.script".
| INFO     | job0 | syn                  | 0 | ABC:
| INFO     | job0 | syn                  | 0 | ABC: + read_blif <abc-temp-dir>/input.blif
| INFO     | job0 | syn                  | 0 | ABC: + read_library <abc-temp-dir>/stdcells.genlib
| INFO     | job0 | syn                  | 0 | ABC: + strash
| INFO     | job0 | syn                  | 0 | ABC: + dretime
| INFO     | job0 | syn                  | 0 | ABC: + map
| INFO     | job0 | syn                  | 0 | ABC: + write_blif <abc-temp-dir>/output.blif
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.6.1.2. Re-integrating ABC results.
| INFO     | job0 | syn                  | 0 | ABC RESULTS:               AND cells:      285
| INFO     | job0 | syn                  | 0 | ABC RESULTS:            ANDNOT cells:     1593
| INFO     | job0 | syn                  | 0 | ABC RESULTS:               MUX cells:     2710
| INFO     | job0 | syn                  | 0 | ABC RESULTS:              NAND cells:      338
| INFO     | job0 | syn                  | 0 | ABC RESULTS:               NOR cells:      454
| INFO     | job0 | syn                  | 0 | ABC RESULTS:               NOT cells:      108
| INFO     | job0 | syn                  | 0 | ABC RESULTS:                OR cells:     1839
| INFO     | job0 | syn                  | 0 | ABC RESULTS:             ORNOT cells:      233
| INFO     | job0 | syn                  | 0 | ABC RESULTS:              XNOR cells:      146
| INFO     | job0 | syn                  | 0 | ABC RESULTS:               XOR cells:      325
| INFO     | job0 | syn                  | 0 | ABC RESULTS:        internal signals:     7540
| INFO     | job0 | syn                  | 0 | ABC RESULTS:           input signals:     1563
| INFO     | job0 | syn                  | 0 | ABC RESULTS:          output signals:      622
| INFO     | job0 | syn                  | 0 | Removing temp directory.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt -fast
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.7. Executing OPT pass (performing simple optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.7.1. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | <suppressed ~1216 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.7.2. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | <suppressed ~21 debug messages>
| INFO     | job0 | syn                  | 0 | Removed a total of 7 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.7.3. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | Removed 13 unused cells and 5374 unused wires.
| INFO     | job0 | syn                  | 0 | <suppressed ~27 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 6.7.5. Finished fast OPT passes.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> delete */t:$print
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> chformal -remove
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> hierarchy -top picorv32
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 7. Executing HIERARCHY pass (managing design hierarchy).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 7.1. Analyzing design hierarchy..
| INFO     | job0 | syn                  | 0 | Top module:  \picorv32
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 7.2. Analyzing design hierarchy..
| INFO     | job0 | syn                  | 0 | Top module:  \picorv32
| INFO     | job0 | syn                  | 0 | Removed 0 unused modules.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt -purge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 8. Executing OPT pass (performing simple optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 8.1. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge -nomux
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 8.2. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_muxtree
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
| INFO     | job0 | syn                  | 0 | Running muxtree optimizer on module \picorv32..
| INFO     | job0 | syn                  | 0 |   Creating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   No muxes found in this module.
| INFO     | job0 | syn                  | 0 | Removed 0 multiplexer ports.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_reduce
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \picorv32.
| INFO     | job0 | syn                  | 0 | Performed a total of 0 changes.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 8.5. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 8.6. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean -purge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | Removed 0 unused cells and 37 unused wires.
| INFO     | job0 | syn                  | 0 | <suppressed ~37 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 8.8. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 8.9. Rerunning OPT passes. (Maybe there is more to do..)
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_muxtree
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
| INFO     | job0 | syn                  | 0 | Running muxtree optimizer on module \picorv32..
| INFO     | job0 | syn                  | 0 |   Creating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   No muxes found in this module.
| INFO     | job0 | syn                  | 0 | Removed 0 multiplexer ports.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_reduce
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \picorv32.
| INFO     | job0 | syn                  | 0 | Performed a total of 0 changes.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 8.12. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 8.13. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean -purge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 8.15. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 8.16. Finished OPT passes. (There is nothing left to do.)
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> techmap -map /nfs/sc_compute/cache/lambdapdk-v0.1.50/lambdapdk/sky130/libs/sky130hd/techmap/yosys/cells_tristatebuf.v
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 9. Executing TECHMAP pass (map to technology primitives).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 9.1. Executing Verilog-2005 frontend: /nfs/sc_compute/cache/lambdapdk-v0.1.50/lambdapdk/sky130/libs/sky130hd/techmap/yosys/cells_tristatebuf.v
| INFO     | job0 | syn                  | 0 | Parsing Verilog input from `/nfs/sc_compute/cache/lambdapdk-v0.1.50/lambdapdk/sky130/libs/sky130hd/techmap/yosys/cells_tristatebuf.v' to AST representation.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\$_TBUF_'.
| INFO     | job0 | syn                  | 0 | Successfully finished Verilog frontend.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 9.2. Continuing TECHMAP pass.
| INFO     | job0 | syn                  | 0 | No more expansions possible.
| INFO     | job0 | syn                  | 0 | <suppressed ~3 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> techmap
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 10. Executing TECHMAP pass (map to technology primitives).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 10.1. Executing Verilog-2005 frontend: /sc_tools/bin/../share/yosys/techmap.v
| INFO     | job0 | syn                  | 0 | Parsing Verilog input from `/sc_tools/bin/../share/yosys/techmap.v' to AST representation.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_various'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_registers'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_shift_shiftx'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_fa'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_lcu_brent_kung'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_alu'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_macc'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_alumacc'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\$__div_mod_u'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\$__div_mod_trunc'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_div'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_mod'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\$__div_mod_floor'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_divfloor'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_modfloor'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_pow'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_pmux'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_demux'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_lut'.
| INFO     | job0 | syn                  | 0 | Successfully finished Verilog frontend.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 10.2. Continuing TECHMAP pass.
| INFO     | job0 | syn                  | 0 | No more expansions possible.
| INFO     | job0 | syn                  | 0 | <suppressed ~75 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt -fast -purge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 11. Executing OPT pass (performing simple optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 11.1. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 11.2. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 11.3. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean -purge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 11.5. Finished fast OPT passes.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> extract_fa
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 12. Executing EXTRACT_FA pass (find and extract full/half adders).
| INFO     | job0 | syn                  | 0 | Extracting full/half adders from picorv32:
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [2] $auto$alumacc.cc:495:replace_alu$4396.B [0] $abc$24055$new_n4170:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n4171
| INFO     | job0 | syn                  | 0 |     Majority with inverted A B C:
| INFO     | job0 | syn                  | 0 |       00010111 -> $abc$24055$new_n4181
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:397:run$32165.
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [3] $auto$alumacc.cc:495:replace_alu$4396.B [1] $abc$24055$new_n4181:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4182
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [4] $auto$alumacc.cc:495:replace_alu$4396.B [2] $abc$24055$new_n4196:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4197
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [2] $abc$24055$new_n4196 $abc$24055$new_n3127:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n4197
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [5] $auto$alumacc.cc:495:replace_alu$4396.B [3] $abc$24055$new_n4212:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n4213
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [6] $auto$alumacc.cc:495:replace_alu$4396.B [4] $abc$24055$new_n4231:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n4232
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [7] $auto$alumacc.cc:495:replace_alu$4396.B [5] $abc$24055$new_n4251:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n4252
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [8] $auto$alumacc.cc:495:replace_alu$4396.B [6] $abc$24055$new_n4271:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n4272
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [9] $auto$alumacc.cc:495:replace_alu$4396.B [7] $abc$24055$new_n4291:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n4292
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [10] $auto$alumacc.cc:495:replace_alu$4396.B [8] $abc$24055$new_n4314:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4315
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [11] $auto$alumacc.cc:495:replace_alu$4396.B [9] $abc$24055$new_n4339:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4340
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [12] $auto$alumacc.cc:495:replace_alu$4396.B [10] $abc$24055$new_n4363:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4364
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [13] $auto$alumacc.cc:495:replace_alu$4396.B [11] $abc$24055$new_n4387:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4388
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [14] $auto$alumacc.cc:495:replace_alu$4396.B [12] $abc$24055$new_n4411:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4412
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [15] $auto$alumacc.cc:495:replace_alu$4396.B [13] $abc$24055$new_n4435:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4436
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [16] $auto$alumacc.cc:495:replace_alu$4396.B [14] $abc$24055$new_n4459:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4460
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [17] $auto$alumacc.cc:495:replace_alu$4396.B [15] $abc$24055$new_n4483:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4484
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [18] $auto$alumacc.cc:495:replace_alu$4396.B [16] $abc$24055$new_n4510:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4511
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [19] $auto$alumacc.cc:495:replace_alu$4396.B [17] $abc$24055$new_n4539:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4540
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [17] $abc$24055$new_n4539 $abc$24055$new_n4523:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n4540
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [18] $abc$24055$new_n4568:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4569
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [18] $abc$24055$new_n4568 $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n4569
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [19] $abc$24055$new_n4596:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4597
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [19] $abc$24055$new_n4596 $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n4597
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [20] $abc$24055$new_n4624:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4625
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [20] $abc$24055$new_n4624 $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n4625
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [21] $abc$24055$new_n4652:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4653
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [21] $abc$24055$new_n4652 $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n4653
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [22] $abc$24055$new_n4680:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4681
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [22] $abc$24055$new_n4680 $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n4681
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [23] $abc$24055$new_n4708:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4709
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [23] $abc$24055$new_n4708 $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n4709
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [24] $abc$24055$new_n4736:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4737
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [24] $abc$24055$new_n4736 $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n4737
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [25] $abc$24055$new_n4764:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4765
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [25] $abc$24055$new_n4764 $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n4765
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [26] $abc$24055$new_n4792:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4793
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [26] $abc$24055$new_n4792 $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n4793
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [27] $abc$24055$new_n4820:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4821
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [27] $abc$24055$new_n4820 $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n4821
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [28] $abc$24055$new_n4848:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4849
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [28] $abc$24055$new_n4848 $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n4849
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [29] $abc$24055$new_n4876:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n4877
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [29] $abc$24055$new_n4876 $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n4877
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [2] \decoded_imm [2] $abc$24055$new_n5167:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n5168
| INFO     | job0 | syn                  | 0 |     Majority with inverted Y:
| INFO     | job0 | syn                  | 0 |       00010111 -> $abc$24055$new_n5196
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:397:run$32178.
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [3] \decoded_imm [3] $abc$24055$new_n5196:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n5197
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [4] \decoded_imm [4] $abc$24055$new_n5228:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n5229
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [5] \decoded_imm [5] $abc$24055$new_n5260:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n5261
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [6] \decoded_imm [6] $abc$24055$new_n5295:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n5296
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [7] \decoded_imm [7] $abc$24055$new_n5330:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n5331
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [8] \decoded_imm [8] $abc$24055$new_n5362:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n5363
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [9] \decoded_imm [9] $abc$24055$new_n5392:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n5393
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [10] \decoded_imm [10] $abc$24055$new_n5425:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n5426
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [11] \decoded_imm [11] $abc$24055$new_n5459:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n5460
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [12] \decoded_imm [12] $abc$24055$new_n5492:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n5493
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [13] \decoded_imm [13] $abc$24055$new_n5525:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n5526
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [14] \decoded_imm [14] $abc$24055$new_n5558:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n5559
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [15] \decoded_imm [15] $abc$24055$new_n5592:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n5593
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [16] \decoded_imm [16] $abc$24055$new_n5620:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n5621
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [17] \decoded_imm [17] $abc$24055$new_n5648:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n5649
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [18] \decoded_imm [18] $abc$24055$new_n5679:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n5680
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [19] \decoded_imm [19] $abc$24055$new_n5710:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n5711
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [20] \decoded_imm [20] $abc$24055$new_n5741:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n5742
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [21] \decoded_imm [21] $abc$24055$new_n5772:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n5773
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [22] \decoded_imm [22] $abc$24055$new_n5803:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n5804
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [23] \decoded_imm [23] $abc$24055$new_n5834:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n5835
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [24] \decoded_imm [24] $abc$24055$new_n5865:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n5866
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [25] \decoded_imm [25] $abc$24055$new_n5896:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n5897
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [26] \decoded_imm [26] $abc$24055$new_n5927:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n5928
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [27] \decoded_imm [27] $abc$24055$new_n5958:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n5959
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [28] \decoded_imm [28] $abc$24055$new_n5989:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n5990
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [29] \decoded_imm [29] $abc$24055$new_n6020:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n6021
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [30] \decoded_imm [30] $abc$24055$new_n6051:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n6052
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \reg_pc [31] \decoded_imm [31] $abc$24055$new_n6082:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n6083
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [31] \pcpi_rs2 [31] $abc$24055$new_n6310:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n6400
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [1] \decoded_imm [1] $abc$24055$new_n6509:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n6510
| INFO     | job0 | syn                  | 0 |     Majority with inverted Y:
| INFO     | job0 | syn                  | 0 |       00010111 -> $abc$24055$new_n6564
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:397:run$32187.
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [2] \decoded_imm [2] $abc$24055$new_n6564:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n6565
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [3] \decoded_imm [3] $abc$24055$new_n6621:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n6622
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [4] \decoded_imm [4] $abc$24055$new_n6674:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n6675
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [5] \decoded_imm [5] $abc$24055$new_n6730:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n6731
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [6] \decoded_imm [6] $abc$24055$new_n6786:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n6787
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [7] \decoded_imm [7] $abc$24055$new_n6842:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n6843
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [8] \decoded_imm [8] $abc$24055$new_n6898:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n6899
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [9] \decoded_imm [9] $abc$24055$new_n6957:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n6958
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [10] \decoded_imm [10] $abc$24055$new_n7017:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n7018
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [11] \decoded_imm [11] $abc$24055$new_n7076:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n7077
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [12] \decoded_imm [12] $abc$24055$new_n7135:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n7136
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [13] \decoded_imm [13] $abc$24055$new_n7194:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n7195
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [14] \decoded_imm [14] $abc$24055$new_n7253:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n7254
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [15] \decoded_imm [15] $abc$24055$new_n7312:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n7313
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [16] \decoded_imm [16] $abc$24055$new_n7371:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n7372
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [17] \decoded_imm [17] $abc$24055$new_n7433:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n7434
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [18] \decoded_imm [18] $abc$24055$new_n7495:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n7496
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [19] \decoded_imm [19] $abc$24055$new_n7557:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n7558
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [20] \decoded_imm [20] $abc$24055$new_n7619:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n7620
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [21] \decoded_imm [21] $abc$24055$new_n7681:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n7682
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [22] \decoded_imm [22] $abc$24055$new_n7743:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n7744
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [23] \decoded_imm [23] $abc$24055$new_n7805:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n7806
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [24] \decoded_imm [24] $abc$24055$new_n7867:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n7868
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [25] \decoded_imm [25] $abc$24055$new_n7929:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n7930
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [26] \decoded_imm [26] $abc$24055$new_n7991:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n7992
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [27] \decoded_imm [27] $abc$24055$new_n8052:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8053
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [28] \decoded_imm [28] $abc$24055$new_n8113:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8114
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [29] \decoded_imm [29] $abc$24055$new_n8171:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8172
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [30] \decoded_imm [30] $abc$24055$new_n8229:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8230
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [31] \decoded_imm [31] $abc$24055$new_n8287:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8288
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \mem_la_wdata [1] \pcpi_rs1 [1] $abc$24055$new_n6089:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8315
| INFO     | job0 | syn                  | 0 |     Majority with inverted A B C:
| INFO     | job0 | syn                  | 0 |       00010111 -> $abc$24055$new_n8328
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:397:run$32196.
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \mem_la_wdata [1] \pcpi_rs1 [1] $abc$24055$new_n6300:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8316
| INFO     | job0 | syn                  | 0 |     Majority with inverted B:
| INFO     | job0 | syn                  | 0 |       10110010 -> $abc$24055$new_n6302
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:397:run$32209.
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \mem_la_wdata [2] \pcpi_rs1 [2] $abc$24055$new_n8328:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8329
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \mem_la_wdata [2] \pcpi_rs1 [2] $abc$24055$new_n6302:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8330
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \mem_la_wdata [3] \pcpi_rs1 [3] $abc$24055$new_n8343:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8344
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \mem_la_wdata [3] \pcpi_rs1 [3] $abc$24055$new_n6393:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8345
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \mem_la_wdata [4] \pcpi_rs1 [4] $abc$24055$new_n8358:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8359
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \mem_la_wdata [4] \pcpi_rs1 [4] $abc$24055$new_n6304:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8360
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \mem_la_wdata [5] \pcpi_rs1 [5] $abc$24055$new_n8376:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8377
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \mem_la_wdata [5] \pcpi_rs1 [5] $abc$24055$new_n8382:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8383
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \mem_la_wdata [6] \pcpi_rs1 [6] $abc$24055$new_n8399:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8400
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \mem_la_wdata [6] \pcpi_rs1 [6] $abc$24055$new_n8406:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8407
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \mem_la_wdata [7] \pcpi_rs1 [7] $abc$24055$new_n8423:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8424
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \mem_la_wdata [7] \pcpi_rs1 [7] $abc$24055$new_n6395:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8425
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [8] \pcpi_rs2 [8] $abc$24055$new_n8441:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8442
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [8] \pcpi_rs2 [8] $abc$24055$new_n6306:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8443
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [9] \pcpi_rs2 [9] $abc$24055$new_n8462:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8463
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [9] \pcpi_rs2 [9] $abc$24055$new_n8471:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8472
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [10] \pcpi_rs2 [10] $abc$24055$new_n8492:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8493
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [10] \pcpi_rs2 [10] $abc$24055$new_n8501:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8502
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [11] \pcpi_rs2 [11] $abc$24055$new_n8521:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8522
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [11] \pcpi_rs2 [11] $abc$24055$new_n8527:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8528
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [12] \pcpi_rs2 [12] $abc$24055$new_n8547:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8548
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [12] \pcpi_rs2 [12] $abc$24055$new_n8553:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8554
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [13] \pcpi_rs2 [13] $abc$24055$new_n8573:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8574
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [13] \pcpi_rs2 [13] $abc$24055$new_n8582:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8583
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [14] \pcpi_rs2 [14] $abc$24055$new_n8602:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8603
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [14] \pcpi_rs2 [14] $abc$24055$new_n8611:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8612
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [15] \pcpi_rs2 [15] $abc$24055$new_n8631:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8632
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [15] \pcpi_rs2 [15] $abc$24055$new_n6397:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8633
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [16] \pcpi_rs2 [16] $abc$24055$new_n8652:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8653
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [16] \pcpi_rs2 [16] $abc$24055$new_n6308:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8654
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [17] \pcpi_rs2 [17] $abc$24055$new_n8676:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8677
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [17] \pcpi_rs2 [17] $abc$24055$new_n8688:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8689
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [18] \pcpi_rs2 [18] $abc$24055$new_n8711:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8712
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [18] \pcpi_rs2 [18] $abc$24055$new_n8723:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8724
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [19] \pcpi_rs2 [19] $abc$24055$new_n8746:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8747
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [19] \pcpi_rs2 [19] $abc$24055$new_n8755:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8756
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [20] \pcpi_rs2 [20] $abc$24055$new_n8778:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8779
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [20] \pcpi_rs2 [20] $abc$24055$new_n8787:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8788
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [21] \pcpi_rs2 [21] $abc$24055$new_n8810:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8811
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [21] \pcpi_rs2 [21] $abc$24055$new_n8822:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8823
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [22] \pcpi_rs2 [22] $abc$24055$new_n8845:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8846
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [22] \pcpi_rs2 [22] $abc$24055$new_n8857:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8858
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [23] \pcpi_rs2 [23] $abc$24055$new_n8880:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8881
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [23] \pcpi_rs2 [23] $abc$24055$new_n8886:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8887
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [24] \pcpi_rs2 [24] $abc$24055$new_n8909:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8910
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [24] \pcpi_rs2 [24] $abc$24055$new_n8915:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8916
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [25] \pcpi_rs2 [25] $abc$24055$new_n8938:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8939
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [25] \pcpi_rs2 [25] $abc$24055$new_n8950:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8951
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [26] \pcpi_rs2 [26] $abc$24055$new_n8973:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n8974
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [26] \pcpi_rs2 [26] $abc$24055$new_n8985:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n8986
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [27] \pcpi_rs2 [27] $abc$24055$new_n9008:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n9009
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [27] \pcpi_rs2 [27] $abc$24055$new_n9017:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n9018
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [28] \pcpi_rs2 [28] $abc$24055$new_n9040:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n9041
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [28] \pcpi_rs2 [28] $abc$24055$new_n9049:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n9050
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [29] \pcpi_rs2 [29] $abc$24055$new_n9072:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n9073
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [29] \pcpi_rs2 [29] $abc$24055$new_n9084:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n9085
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [30] \pcpi_rs2 [30] $abc$24055$new_n9107:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n9108
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [30] \pcpi_rs2 [30] $abc$24055$new_n9119:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n9120
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [31] \pcpi_rs2 [31] $abc$24055$new_n6399:
| INFO     | job0 | syn                  | 0 |       10010110 -> $abc$24055$new_n9128
| INFO     | job0 | syn                  | 0 |   3-Input XOR/XNOR \pcpi_rs1 [31] \pcpi_rs2 [31] $abc$24055$new_n9143:
| INFO     | job0 | syn                  | 0 |       01101001 -> $abc$24055$new_n9144
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \mem_state [0] \mem_state [1]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$auto$rtlil.cc:3016:NotGate$23560
| INFO     | job0 | syn                  | 0 |     AND with inverted A B:
| INFO     | job0 | syn                  | 0 |       0001 -> $abc$24055$new_n2193
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32218.
| INFO     | job0 | syn                  | 0 |     AND with inverted A:
| INFO     | job0 | syn                  | 0 |       0100 -> $abc$24055$new_n2187
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32229.
| INFO     | job0 | syn                  | 0 |     AND with inverted B:
| INFO     | job0 | syn                  | 0 |       0010 -> $abc$24055$new_n2188
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32235.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n2199
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32241.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [1] $auto$alumacc.cc:495:replace_alu$4402.A [0]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4162
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n4170
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32247.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [2] $auto$alumacc.cc:495:replace_alu$4396.B [0]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4169
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4179
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32252.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4170 $abc$24055$new_n4169:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4171
| INFO     | job0 | syn                  | 0 |     AND with inverted B:
| INFO     | job0 | syn                  | 0 |       0010 -> $abc$24055$new_n4180
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32261.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [0] $auto$alumacc.cc:495:replace_alu$4396.B [1]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4177
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n4188
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32267.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [3] $auto$alumacc.cc:495:replace_alu$4396.B [1]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4178
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4191
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32272.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4181 $abc$24055$new_n4178:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4182
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [2] $abc$24055$new_n4188:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4189
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [4] $auto$alumacc.cc:495:replace_alu$4396.B [2]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4190
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4207
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32281.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [2] $abc$24055$new_n3127:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4190
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4196 $abc$24055$new_n4190:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4197
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [3] $abc$24055$new_n4204:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4205
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [5] $auto$alumacc.cc:495:replace_alu$4396.B [3]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4206
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4223
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32290.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4212 $abc$24055$new_n4206:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4213
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [4] $abc$24055$new_n4220:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4221
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [6] $auto$alumacc.cc:495:replace_alu$4396.B [4]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4222
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4243
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32299.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4231 $abc$24055$new_n4222:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4232
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [5] $abc$24055$new_n4240:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4241
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [7] $auto$alumacc.cc:495:replace_alu$4396.B [5]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4242
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4263
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32308.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4251 $abc$24055$new_n4242:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4252
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [6] $abc$24055$new_n4260:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4261
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [8] $auto$alumacc.cc:495:replace_alu$4396.B [6]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4262
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4283
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32317.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4271 $abc$24055$new_n4262:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4272
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [7] $abc$24055$new_n4280:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4281
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [9] $auto$alumacc.cc:495:replace_alu$4396.B [7]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4282
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4303
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32326.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4291 $abc$24055$new_n4282:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4292
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [8] $abc$24055$new_n4300:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4301
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [10] $auto$alumacc.cc:495:replace_alu$4396.B [8]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4302
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4327
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32335.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4314 $abc$24055$new_n4302:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4315
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [9] $abc$24055$new_n4324:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4325
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [11] $auto$alumacc.cc:495:replace_alu$4396.B [9]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4326
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4352
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32344.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4339 $abc$24055$new_n4326:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4340
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [10] $abc$24055$new_n4349:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4350
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [12] $auto$alumacc.cc:495:replace_alu$4396.B [10]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4351
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4376
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32353.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4363 $abc$24055$new_n4351:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4364
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [11] $abc$24055$new_n4373:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4374
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [13] $auto$alumacc.cc:495:replace_alu$4396.B [11]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4375
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4400
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32362.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4387 $abc$24055$new_n4375:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4388
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [12] $abc$24055$new_n4397:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4398
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [14] $auto$alumacc.cc:495:replace_alu$4396.B [12]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4399
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4424
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32371.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4411 $abc$24055$new_n4399:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4412
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [13] $abc$24055$new_n4421:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4422
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [15] $auto$alumacc.cc:495:replace_alu$4396.B [13]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4423
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4448
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32380.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4435 $abc$24055$new_n4423:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4436
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [14] $abc$24055$new_n4445:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4446
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [16] $auto$alumacc.cc:495:replace_alu$4396.B [14]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4447
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4472
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32389.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4459 $abc$24055$new_n4447:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4460
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [15] $abc$24055$new_n4469:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4470
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [17] $auto$alumacc.cc:495:replace_alu$4396.B [15]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4471
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4496
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32398.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4483 $abc$24055$new_n4471:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4484
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [16] $abc$24055$new_n4493:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4494
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [18] $auto$alumacc.cc:495:replace_alu$4396.B [16]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4495
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4525
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32407.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4510 $abc$24055$new_n4495:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4511
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [17] $abc$24055$new_n4521:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4522
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [19] $auto$alumacc.cc:495:replace_alu$4396.B [17]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4524
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4554
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32416.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [17] $abc$24055$new_n4523:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4524
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4539 $abc$24055$new_n4524:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4540
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [18] $abc$24055$new_n4550:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4551
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [18]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4553
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4582
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32425.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [18] $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4553
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4568 $abc$24055$new_n4553:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4569
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [19] $abc$24055$new_n4579:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4580
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [19]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4581
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4610
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32434.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [19] $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4581
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4596 $abc$24055$new_n4581:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4597
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [20] $abc$24055$new_n4607:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4608
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [20]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4609
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4638
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32443.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [20] $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4609
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4624 $abc$24055$new_n4609:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4625
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [21] $abc$24055$new_n4635:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4636
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [21]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4637
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4666
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32452.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [21] $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4637
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4652 $abc$24055$new_n4637:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4653
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [22] $abc$24055$new_n4663:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4664
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [22]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4665
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4694
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32461.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [22] $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4665
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4680 $abc$24055$new_n4665:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4681
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [23] $abc$24055$new_n4691:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4692
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [23]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4693
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4722
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32470.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [23] $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4693
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4708 $abc$24055$new_n4693:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4709
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [24] $abc$24055$new_n4719:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4720
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [24]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4721
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4750
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32479.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [24] $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4721
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4736 $abc$24055$new_n4721:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4737
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [25] $abc$24055$new_n4747:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4748
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [25]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4749
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4778
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32488.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [25] $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4749
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4764 $abc$24055$new_n4749:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4765
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [26] $abc$24055$new_n4775:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4776
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [26]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4777
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4806
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32497.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [26] $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4777
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4792 $abc$24055$new_n4777:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4793
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [27] $abc$24055$new_n4803:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4804
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [27]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4805
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4834
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32506.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [27] $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4805
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4820 $abc$24055$new_n4805:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4821
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [28] $abc$24055$new_n4831:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4832
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [28]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4833
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n4862
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32515.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [28] $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4833
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4848 $abc$24055$new_n4833:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4849
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [29] $abc$24055$new_n4859:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4860
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \decoded_imm_j [31] $auto$alumacc.cc:495:replace_alu$4396.B [29]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n4861
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $auto$alumacc.cc:495:replace_alu$4396.B [29] $abc$24055$new_n4552:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4861
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n4876 $abc$24055$new_n4861:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4877
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [2] \reg_pc [3]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4886
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n4888
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32524.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [4] $abc$24055$new_n4888:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4889
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [5] $abc$24055$new_n4892:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4893
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [6] $abc$24055$new_n4896:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4897
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [7] $abc$24055$new_n4901:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4902
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [8] $abc$24055$new_n4906:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4907
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [9] $abc$24055$new_n4911:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4912
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [10] $abc$24055$new_n4916:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4917
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [11] $abc$24055$new_n4922:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4923
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [12] $abc$24055$new_n4928:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4929
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [13] $abc$24055$new_n4934:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4935
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [14] $abc$24055$new_n4940:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4941
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [15] $abc$24055$new_n4946:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4947
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [16] $abc$24055$new_n4952:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4953
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [17] $abc$24055$new_n4958:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4959
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [18] $abc$24055$new_n4964:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4965
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [19] $abc$24055$new_n4971:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4972
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [20] $abc$24055$new_n4978:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4979
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [21] $abc$24055$new_n4985:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4986
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [22] $abc$24055$new_n4992:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n4993
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [23] $abc$24055$new_n4999:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5000
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [24] $abc$24055$new_n5006:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5007
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [25] $abc$24055$new_n5013:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5014
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [26] $abc$24055$new_n5020:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5021
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [27] $abc$24055$new_n5027:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5028
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [28] $abc$24055$new_n5034:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5035
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [29] $abc$24055$new_n5041:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5042
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [30] $abc$24055$new_n5048:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5049
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [31] $abc$24055$new_n5055:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5056
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [1] \decoded_imm [1]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5141
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n5167
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32529.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [2] \decoded_imm [2]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5166
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5194
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32536.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5167 $abc$24055$new_n5166:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5168
| INFO     | job0 | syn                  | 0 |     AND with inverted B:
| INFO     | job0 | syn                  | 0 |       0010 -> $abc$24055$new_n5195
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32545.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [3] \decoded_imm [3]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5193
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5223
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32553.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5196 $abc$24055$new_n5193:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5197
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [4] \decoded_imm [4]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5222
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5255
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32562.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5228 $abc$24055$new_n5222:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5229
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [5] \decoded_imm [5]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5254
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5287
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32571.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5260 $abc$24055$new_n5254:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5261
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [6] \decoded_imm [6]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5286
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5322
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32580.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5295 $abc$24055$new_n5286:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5296
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [7] \decoded_imm [7]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5321
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5354
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32589.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5330 $abc$24055$new_n5321:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5331
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [8] \decoded_imm [8]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5353
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5384
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32598.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5362 $abc$24055$new_n5353:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5363
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [9] \decoded_imm [9]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5383
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5414
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32607.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5392 $abc$24055$new_n5383:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5393
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [10] \decoded_imm [10]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5413
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5447
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32616.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5425 $abc$24055$new_n5413:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5426
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [11] \decoded_imm [11]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5446
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5481
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32625.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5459 $abc$24055$new_n5446:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5460
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [12] \decoded_imm [12]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5480
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5514
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32634.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5492 $abc$24055$new_n5480:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5493
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [13] \decoded_imm [13]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5513
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5547
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32643.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5525 $abc$24055$new_n5513:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5526
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [14] \decoded_imm [14]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5546
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5581
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32652.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5558 $abc$24055$new_n5546:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5559
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [15] \decoded_imm [15]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5580
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5609
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32661.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5592 $abc$24055$new_n5580:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5593
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [16] \decoded_imm [16]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5608
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5637
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32670.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5620 $abc$24055$new_n5608:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5621
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [17] \decoded_imm [17]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5636
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5665
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32679.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5648 $abc$24055$new_n5636:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5649
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [18] \decoded_imm [18]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5664
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5696
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32688.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5679 $abc$24055$new_n5664:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5680
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [19] \decoded_imm [19]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5695
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5727
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32697.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5710 $abc$24055$new_n5695:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5711
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [20] \decoded_imm [20]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5726
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5758
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32706.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5741 $abc$24055$new_n5726:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5742
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [21] \decoded_imm [21]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5757
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5789
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32715.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5772 $abc$24055$new_n5757:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5773
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [22] \decoded_imm [22]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5788
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5820
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32724.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5803 $abc$24055$new_n5788:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5804
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [23] \decoded_imm [23]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5819
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5851
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32733.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5834 $abc$24055$new_n5819:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5835
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [24] \decoded_imm [24]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5850
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5882
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32742.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5865 $abc$24055$new_n5850:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5866
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [25] \decoded_imm [25]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5881
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5913
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32751.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5896 $abc$24055$new_n5881:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5897
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [26] \decoded_imm [26]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5912
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5944
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32760.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5927 $abc$24055$new_n5912:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5928
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [27] \decoded_imm [27]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5943
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n5975
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32769.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5958 $abc$24055$new_n5943:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5959
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [28] \decoded_imm [28]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n5974
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n6006
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32778.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n5989 $abc$24055$new_n5974:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n5990
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [29] \decoded_imm [29]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n6005
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n6037
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32787.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6020 $abc$24055$new_n6005:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6021
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [30] \decoded_imm [30]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n6036
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n6068
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32796.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6051 $abc$24055$new_n6036:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6052
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_pc [31] \decoded_imm [31]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6067
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6082 $abc$24055$new_n6067:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6083
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \mem_la_wdata [1] \pcpi_rs1 [1]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n6091
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n8320
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32805.
| INFO     | job0 | syn                  | 0 |     AND with inverted A Y:
| INFO     | job0 | syn                  | 0 |       1011 -> $abc$24055$new_n6299
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32818.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n8318
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32826.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6310 $abc$24055$new_n6151:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n6400
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6312 $abc$24055$new_n6310:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6400
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [0] \decoded_imm [0]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6458
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6509
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32832.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [1] \decoded_imm [1]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n6508
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n6562
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32837.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6509 $abc$24055$new_n6508:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6510
| INFO     | job0 | syn                  | 0 |     AND with inverted B:
| INFO     | job0 | syn                  | 0 |       0010 -> $abc$24055$new_n6563
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32846.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [2] \decoded_imm [2]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n6561
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n6616
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32854.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6561 $abc$24055$new_n6564:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n6565
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [3] \decoded_imm [3]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n6615
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n6669
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32863.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6621 $abc$24055$new_n6615:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n6622
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [4] \decoded_imm [4]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n6668
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n6722
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32872.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6674 $abc$24055$new_n6668:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n6675
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [5] \decoded_imm [5]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n6721
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n6778
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32881.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6721 $abc$24055$new_n6730:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6731
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [6] \decoded_imm [6]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n6777
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n6834
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32890.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6786 $abc$24055$new_n6777:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6787
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [7] \decoded_imm [7]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n6833
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n6890
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32899.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6842 $abc$24055$new_n6833:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6843
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [8] \decoded_imm [8]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n6889
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n6946
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32908.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6889 $abc$24055$new_n6898:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6899
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [9] \decoded_imm [9]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n6945
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n7005
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32917.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6957 $abc$24055$new_n6945:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n6958
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [10] \decoded_imm [10]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n7004
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n7065
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32926.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n7017 $abc$24055$new_n7004:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n7018
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [11] \decoded_imm [11]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n7064
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n7124
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32935.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n7076 $abc$24055$new_n7064:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n7077
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [12] \decoded_imm [12]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n7123
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n7183
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32944.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n7135 $abc$24055$new_n7123:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n7136
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [13] \decoded_imm [13]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n7182
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n7242
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32953.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n7194 $abc$24055$new_n7182:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n7195
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [14] \decoded_imm [14]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n7241
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n7301
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32962.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n7253 $abc$24055$new_n7241:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n7254
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [15] \decoded_imm [15]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n7300
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n7360
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32971.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n7312 $abc$24055$new_n7300:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n7313
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [16] \decoded_imm [16]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n7359
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n7419
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32980.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n7359 $abc$24055$new_n7371:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n7372
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [17] \decoded_imm [17]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n7418
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n7481
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32989.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n7433 $abc$24055$new_n7418:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n7434
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [18] \decoded_imm [18]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n7480
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n7543
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$32998.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n7495 $abc$24055$new_n7480:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n7496
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [19] \decoded_imm [19]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n7542
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n7605
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33007.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n7557 $abc$24055$new_n7542:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n7558
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [20] \decoded_imm [20]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n7604
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n7667
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33016.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n7619 $abc$24055$new_n7604:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n7620
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [21] \decoded_imm [21]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n7666
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n7729
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33025.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n7681 $abc$24055$new_n7666:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n7682
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [22] \decoded_imm [22]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n7728
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n7791
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33034.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n7743 $abc$24055$new_n7728:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n7744
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [23] \decoded_imm [23]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n7790
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n7853
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33043.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n7790 $abc$24055$new_n7805:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n7806
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [24] \decoded_imm [24]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n7852
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n7915
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33052.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n7867 $abc$24055$new_n7852:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n7868
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [25] \decoded_imm [25]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n7914
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n7977
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33061.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n7929 $abc$24055$new_n7914:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n7930
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [26] \decoded_imm [26]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n7976
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n8038
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33070.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n7991 $abc$24055$new_n7976:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n7992
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [27] \decoded_imm [27]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8037
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n8099
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33079.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8052 $abc$24055$new_n8037:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8053
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [28] \decoded_imm [28]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8098
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n8157
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33088.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8113 $abc$24055$new_n8098:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8114
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [29] \decoded_imm [29]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8156
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n8215
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33097.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8171 $abc$24055$new_n8156:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8172
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [30] \decoded_imm [30]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8214
| INFO     | job0 | syn                  | 0 |     AND with inverted Y:
| INFO     | job0 | syn                  | 0 |       0111 -> $abc$24055$new_n8273
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33106.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8229 $abc$24055$new_n8214:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8230
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [31] \decoded_imm [31]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8272
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8287 $abc$24055$new_n8272:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8288
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \mem_la_wdata [0] \pcpi_rs1 [0]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6090 $abc$24055$new_n8296
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6088
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33115.
| INFO     | job0 | syn                  | 0 |     AND with inverted B:
| INFO     | job0 | syn                  | 0 |       0010 -> $abc$24055$new_n6300
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33127.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6089
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33135.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6091 $abc$24055$new_n6089:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8315
| INFO     | job0 | syn                  | 0 |     AND with inverted A:
| INFO     | job0 | syn                  | 0 |       0100 -> $abc$24055$new_n8327
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33139.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6300 $abc$24055$new_n6091:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8316
| INFO     | job0 | syn                  | 0 |     AND with inverted A:
| INFO     | job0 | syn                  | 0 |       0100 -> $abc$24055$new_n6301
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33145.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \mem_la_wdata [2] \pcpi_rs1 [2]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6098
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8326
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6096
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33151.
| INFO     | job0 | syn                  | 0 |     AND with inverted A Y:
| INFO     | job0 | syn                  | 0 |       1011 -> $abc$24055$new_n6296
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33165.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6097
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33175.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8328 $abc$24055$new_n8326:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8329
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6302 $abc$24055$new_n6098:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8330
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \mem_la_wdata [3] \pcpi_rs1 [3]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n6095 $abc$24055$new_n8338
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6093
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33181.
| INFO     | job0 | syn                  | 0 |     AND with inverted A Y:
| INFO     | job0 | syn                  | 0 |       1011 -> $abc$24055$new_n6295
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33195.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6094
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33203.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8343 $abc$24055$new_n8338:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8344
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6393 $abc$24055$new_n6095:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8345
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \mem_la_wdata [4] \pcpi_rs1 [4]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6113
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8353
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6111
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33209.
| INFO     | job0 | syn                  | 0 |     AND with inverted A Y:
| INFO     | job0 | syn                  | 0 |       1011 -> $abc$24055$new_n6290
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33223.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6112
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33233.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8358 $abc$24055$new_n8353:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8359
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6304 $abc$24055$new_n6113:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8360
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \mem_la_wdata [5] \pcpi_rs1 [5]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6110
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8368
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6108
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33239.
| INFO     | job0 | syn                  | 0 |     AND with inverted A Y:
| INFO     | job0 | syn                  | 0 |       1011 -> $abc$24055$new_n6289
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33253.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6109
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33263.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8376 $abc$24055$new_n8368:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8377
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8382 $abc$24055$new_n6110:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8383
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \mem_la_wdata [6] \pcpi_rs1 [6]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6106
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8391
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6104
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33269.
| INFO     | job0 | syn                  | 0 |     AND with inverted A Y:
| INFO     | job0 | syn                  | 0 |       1011 -> $abc$24055$new_n6286
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33283.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6105
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33293.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8399 $abc$24055$new_n8391:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8400
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8406 $abc$24055$new_n6106:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8407
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \mem_la_wdata [7] \pcpi_rs1 [7]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n6103 $abc$24055$new_n8415
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6101
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33299.
| INFO     | job0 | syn                  | 0 |     AND with inverted A Y:
| INFO     | job0 | syn                  | 0 |       1011 -> $abc$24055$new_n6285
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33313.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6102
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33321.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8423 $abc$24055$new_n8415:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8424
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6395 $abc$24055$new_n6103:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8425
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [8] \pcpi_rs2 [8]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6144
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8433
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6142
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33327.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6278
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33341.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6143
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33351.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8441 $abc$24055$new_n8433:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8442
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6306 $abc$24055$new_n6144:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8443
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [9] \pcpi_rs2 [9]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6141
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8451
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6139
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33357.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6277
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33371.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6140
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33381.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8462 $abc$24055$new_n8451:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8463
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8471 $abc$24055$new_n6141:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8472
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [10] \pcpi_rs2 [10]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6137
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8480
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6135
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33387.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6274
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33401.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6136
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33411.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8480 $abc$24055$new_n8492:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8493
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8501 $abc$24055$new_n6137:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8502
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [11] \pcpi_rs2 [11]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6134
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8510
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6132
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33417.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6273
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33431.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6133
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33441.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8521 $abc$24055$new_n8510:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8522
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8527 $abc$24055$new_n6134:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8528
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [12] \pcpi_rs2 [12]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6129
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8536
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6127
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33447.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6268
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33461.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6128
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33471.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8547 $abc$24055$new_n8536:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8548
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8553 $abc$24055$new_n6129:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8554
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [13] \pcpi_rs2 [13]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6126
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8562
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6124
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33477.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6267
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33491.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6125
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33501.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8573 $abc$24055$new_n8562:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8574
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8582 $abc$24055$new_n6126:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8583
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [14] \pcpi_rs2 [14]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6122
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8591
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6120
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33507.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6264
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33521.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6121
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33531.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8602 $abc$24055$new_n8591:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8603
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8611 $abc$24055$new_n6122:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8612
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [15] \pcpi_rs2 [15]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6119
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8620
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6117
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33537.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6263
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33551.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6118
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33561.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8620 $abc$24055$new_n8631:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8632
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6397 $abc$24055$new_n6119:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8633
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [16] \pcpi_rs2 [16]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6207
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8641
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6205
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33567.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6254
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33581.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6206
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33591.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8652 $abc$24055$new_n8641:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8653
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6308 $abc$24055$new_n6207:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8654
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [17] \pcpi_rs2 [17]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6204
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8662
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6202
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33597.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6253
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33611.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6203
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33621.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8676 $abc$24055$new_n8662:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8677
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8688 $abc$24055$new_n6204:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8689
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [18] \pcpi_rs2 [18]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6200
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8697
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6198
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33627.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6250
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33641.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6199
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33651.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8711 $abc$24055$new_n8697:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8712
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8723 $abc$24055$new_n6200:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8724
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [19] \pcpi_rs2 [19]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6197
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8732
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6195
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33657.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6249
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33671.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6196
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33681.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8746 $abc$24055$new_n8732:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8747
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8755 $abc$24055$new_n6197:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8756
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [20] \pcpi_rs2 [20]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6192
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8764
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6190
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33687.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6244
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33701.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6191
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33711.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8778 $abc$24055$new_n8764:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8779
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8787 $abc$24055$new_n6192:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8788
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [21] \pcpi_rs2 [21]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6189
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8796
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6187
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33717.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6243
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33731.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6188
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33741.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8810 $abc$24055$new_n8796:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8811
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8822 $abc$24055$new_n6189:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8823
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [22] \pcpi_rs2 [22]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6185
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8831
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6183
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33747.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6240
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33761.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6184
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33771.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8845 $abc$24055$new_n8831:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8846
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8857 $abc$24055$new_n6185:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8858
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [23] \pcpi_rs2 [23]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6182
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8866
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6180
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33777.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6239
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33791.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6181
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33801.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8880 $abc$24055$new_n8866:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8881
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8886 $abc$24055$new_n6182:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8887
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [24] \pcpi_rs2 [24]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6176
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8895
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6174
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33807.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6232
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33821.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6175
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33831.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8909 $abc$24055$new_n8895:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8910
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8915 $abc$24055$new_n6176:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8916
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [25] \pcpi_rs2 [25]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6173
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8924
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6171
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33837.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6231
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33851.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6172
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33861.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8938 $abc$24055$new_n8924:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8939
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8950 $abc$24055$new_n6173:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8951
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [26] \pcpi_rs2 [26]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6169
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8959
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6167
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33867.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6228
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33881.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6168
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33891.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8973 $abc$24055$new_n8959:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8974
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n8985 $abc$24055$new_n6169:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n8986
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [27] \pcpi_rs2 [27]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6166
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n8994
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6164
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33897.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6227
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33911.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6165
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33921.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n9008 $abc$24055$new_n8994:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n9009
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n9017 $abc$24055$new_n6166:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n9018
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [28] \pcpi_rs2 [28]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6161
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n9026
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6159
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33927.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6222
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33941.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6160
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33951.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n9040 $abc$24055$new_n9026:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n9041
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n9049 $abc$24055$new_n6161:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n9050
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [29] \pcpi_rs2 [29]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6158
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n9058
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6156
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33957.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6221
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33971.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6157
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33981.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n9072 $abc$24055$new_n9058:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n9073
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n9084 $abc$24055$new_n6158:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n9085
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [30] \pcpi_rs2 [30]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n6154
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n9093
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6152
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$33987.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6218
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$34001.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6153
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$34011.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n9107 $abc$24055$new_n9093:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n9108
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n9119 $abc$24055$new_n6154:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n9120
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6399 $abc$24055$new_n6151:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n9128
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n6399 $abc$24055$new_n6312:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n9128
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \pcpi_rs1 [31] \pcpi_rs2 [31]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n6151 $abc$24055$new_n9129
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n6149
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$34017.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n6217
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$34031.
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n6150
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$34039.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR $abc$24055$new_n9143 $abc$24055$new_n9129:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n9144
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_sh [0] \reg_sh [1]:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n9326
| INFO     | job0 | syn                  | 0 |     AND with inverted A B Y:
| INFO     | job0 | syn                  | 0 |       1110 -> $abc$24055$new_n2369
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$34045.
| INFO     | job0 | syn                  | 0 |     AND with inverted A B:
| INFO     | job0 | syn                  | 0 |       0001 -> $abc$24055$new_n9331
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$34056.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_sh [2] $abc$24055$new_n9331:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n9332
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_sh [3] $abc$24055$new_n9339:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n9340
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_sh [2] \reg_sh [3]:
| INFO     | job0 | syn                  | 0 |     1001 -> $abc$24055$new_n9341
| INFO     | job0 | syn                  | 0 |     AND with inverted A B:
| INFO     | job0 | syn                  | 0 |       0001 -> $abc$24055$new_n2370
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$34064.
| INFO     | job0 | syn                  | 0 |     AND with inverted B Y:
| INFO     | job0 | syn                  | 0 |       1101 -> $abc$24055$new_n2375
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$34075.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_sh [4] $abc$24055$new_n9347:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n9348
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \reg_sh [4] $abc$24055$new_n2370:
| INFO     | job0 | syn                  | 0 |     0110 -> $abc$24055$new_n9349
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [0] \count_cycle [1]:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [1]
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n9420
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$34083.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [2] $abc$24055$new_n9420:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [2]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [3] $abc$24055$new_n9423:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [3]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [4] $abc$24055$new_n9426:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [4]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [5] $abc$24055$new_n9430:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [5]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [6] $abc$24055$new_n9434:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [6]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [7] $abc$24055$new_n9438:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [7]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [8] $abc$24055$new_n9442:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [8]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [9] $abc$24055$new_n9447:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [9]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [10] $abc$24055$new_n9452:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [10]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [11] $abc$24055$new_n9457:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [11]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [12] $abc$24055$new_n9462:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [12]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [13] $abc$24055$new_n9467:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [13]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [14] $abc$24055$new_n9472:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [14]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [15] $abc$24055$new_n9477:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [15]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [16] $abc$24055$new_n9482:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [16]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [17] $abc$24055$new_n9488:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [17]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [18] $abc$24055$new_n9494:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [18]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [19] $abc$24055$new_n9500:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [19]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [20] $abc$24055$new_n9506:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [20]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [21] $abc$24055$new_n9512:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [21]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [22] $abc$24055$new_n9518:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [22]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [23] $abc$24055$new_n9524:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [23]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [24] $abc$24055$new_n9530:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [24]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [25] $abc$24055$new_n9536:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [25]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [26] $abc$24055$new_n9542:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [26]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [27] $abc$24055$new_n9548:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [27]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [28] $abc$24055$new_n9554:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [28]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [29] $abc$24055$new_n9560:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [29]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [30] $abc$24055$new_n9566:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [30]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [31] $abc$24055$new_n9572:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [31]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [32] $abc$24055$new_n9578:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [32]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [33] $abc$24055$new_n9585:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [33]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [34] $abc$24055$new_n9592:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [34]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [35] $abc$24055$new_n9599:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [35]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [36] $abc$24055$new_n9606:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [36]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [37] $abc$24055$new_n9613:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [37]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [38] $abc$24055$new_n9620:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [38]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [39] $abc$24055$new_n9627:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [39]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [40] $abc$24055$new_n9634:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [40]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [41] $abc$24055$new_n9641:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [41]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [42] $abc$24055$new_n9648:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [42]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [43] $abc$24055$new_n9655:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [43]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [44] $abc$24055$new_n9662:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [44]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [45] $abc$24055$new_n9669:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [45]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [46] $abc$24055$new_n9676:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [46]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [47] $abc$24055$new_n9683:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [47]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [48] $abc$24055$new_n9690:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [48]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [49] $abc$24055$new_n9697:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [49]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [50] $abc$24055$new_n9704:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [50]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [51] $abc$24055$new_n9711:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [51]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [52] $abc$24055$new_n9718:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [52]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [53] $abc$24055$new_n9725:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [53]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [54] $abc$24055$new_n9732:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [54]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [55] $abc$24055$new_n9739:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [55]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [56] $abc$24055$new_n9746:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [56]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [57] $abc$24055$new_n9753:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [57]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [58] $abc$24055$new_n9760:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [58]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [59] $abc$24055$new_n9767:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [59]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [60] $abc$24055$new_n9774:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [60]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [61] $abc$24055$new_n9781:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [61]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [62] $abc$24055$new_n9788:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [62]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_cycle [63] $abc$24055$new_n9795:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4393.Y [63]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [0] \count_instr [1]:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [1]
| INFO     | job0 | syn                  | 0 |     AND without inversions:
| INFO     | job0 | syn                  | 0 |       1000 -> $abc$24055$new_n9798
| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$34088.
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [2] $abc$24055$new_n9798:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [2]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [3] $abc$24055$new_n9801:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [3]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [4] $abc$24055$new_n9804:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [4]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [5] $abc$24055$new_n9808:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [5]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [6] $abc$24055$new_n9812:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [6]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [7] $abc$24055$new_n9816:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [7]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [8] $abc$24055$new_n9820:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [8]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [9] $abc$24055$new_n9825:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [9]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [10] $abc$24055$new_n9830:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [10]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [11] $abc$24055$new_n9835:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [11]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [12] $abc$24055$new_n9840:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [12]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [13] $abc$24055$new_n9845:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [13]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [14] $abc$24055$new_n9850:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [14]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [15] $abc$24055$new_n9855:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [15]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [16] $abc$24055$new_n9860:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [16]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [17] $abc$24055$new_n9866:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [17]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [18] $abc$24055$new_n9872:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [18]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [19] $abc$24055$new_n9878:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [19]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [20] $abc$24055$new_n9884:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [20]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [21] $abc$24055$new_n9890:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [21]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [22] $abc$24055$new_n9896:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [22]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [23] $abc$24055$new_n9902:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [23]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [24] $abc$24055$new_n9908:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [24]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [25] $abc$24055$new_n9914:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [25]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [26] $abc$24055$new_n9920:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [26]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [27] $abc$24055$new_n9926:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [27]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [28] $abc$24055$new_n9932:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [28]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [29] $abc$24055$new_n9938:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [29]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [30] $abc$24055$new_n9944:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [30]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [31] $abc$24055$new_n9950:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [31]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [32] $abc$24055$new_n9956:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [32]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [33] $abc$24055$new_n9963:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [33]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [34] $abc$24055$new_n9970:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [34]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [35] $abc$24055$new_n9977:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [35]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [36] $abc$24055$new_n9984:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [36]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [37] $abc$24055$new_n9991:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [37]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [38] $abc$24055$new_n9998:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [38]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [39] $abc$24055$new_n10005:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [39]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [40] $abc$24055$new_n10012:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [40]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [41] $abc$24055$new_n10019:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [41]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [42] $abc$24055$new_n10026:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [42]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [43] $abc$24055$new_n10033:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [43]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [44] $abc$24055$new_n10040:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [44]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [45] $abc$24055$new_n10047:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [45]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [46] $abc$24055$new_n10054:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [46]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [47] $abc$24055$new_n10061:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [47]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [48] $abc$24055$new_n10068:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [48]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [49] $abc$24055$new_n10075:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [49]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [50] $abc$24055$new_n10082:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [50]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [51] $abc$24055$new_n10089:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [51]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [52] $abc$24055$new_n10096:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [52]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [53] $abc$24055$new_n10103:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [53]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [54] $abc$24055$new_n10110:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [54]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [55] $abc$24055$new_n10117:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [55]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [56] $abc$24055$new_n10124:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [56]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [57] $abc$24055$new_n10131:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [57]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [58] $abc$24055$new_n10138:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [58]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [59] $abc$24055$new_n10145:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [59]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [60] $abc$24055$new_n10152:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [60]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [61] $abc$24055$new_n10159:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [61]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [62] $abc$24055$new_n10166:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [62]
| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \count_instr [63] $abc$24055$new_n10173:
| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$4399.Y [63]
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> techmap -map /nfs/sc_compute/cache/lambdapdk-v0.1.50/lambdapdk/sky130/libs/sky130hd/techmap/yosys/cells_adders.v
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 13. Executing TECHMAP pass (map to technology primitives).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 13.1. Executing Verilog-2005 frontend: /nfs/sc_compute/cache/lambdapdk-v0.1.50/lambdapdk/sky130/libs/sky130hd/techmap/yosys/cells_adders.v
| INFO     | job0 | syn                  | 0 | Parsing Verilog input from `/nfs/sc_compute/cache/lambdapdk-v0.1.50/lambdapdk/sky130/libs/sky130hd/techmap/yosys/cells_adders.v' to AST representation.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_tech_fa'.
| INFO     | job0 | syn                  | 0 | Successfully finished Verilog frontend.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 13.2. Continuing TECHMAP pass.
| INFO     | job0 | syn                  | 0 | Using template $paramod$366b53aa83fc1f56a6a9bf0b408f4c58a4c2aa2e\_tech_fa for cells of type $fa.
| INFO     | job0 | syn                  | 0 | Using template $paramod$2fcc834c4319f5120e47ab5a569b231ddfd641fa\_tech_fa for cells of type $fa.
| INFO     | job0 | syn                  | 0 | No more expansions possible.
| INFO     | job0 | syn                  | 0 | <suppressed ~246 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> techmap
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 14. Executing TECHMAP pass (map to technology primitives).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 14.1. Executing Verilog-2005 frontend: /sc_tools/bin/../share/yosys/techmap.v
| INFO     | job0 | syn                  | 0 | Parsing Verilog input from `/sc_tools/bin/../share/yosys/techmap.v' to AST representation.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_various'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_registers'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_shift_shiftx'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_fa'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_lcu_brent_kung'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_alu'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_macc'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_alumacc'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\$__div_mod_u'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\$__div_mod_trunc'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_div'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_mod'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\$__div_mod_floor'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_divfloor'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_modfloor'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_pow'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_pmux'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_demux'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_lut'.
| INFO     | job0 | syn                  | 0 | Successfully finished Verilog frontend.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 14.2. Continuing TECHMAP pass.
| INFO     | job0 | syn                  | 0 | No more expansions possible.
| INFO     | job0 | syn                  | 0 | <suppressed ~75 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt -fast -purge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 15. Executing OPT pass (performing simple optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 15.1. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | <suppressed ~8 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 15.2. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | <suppressed ~219 debug messages>
| INFO     | job0 | syn                  | 0 | Removed a total of 73 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 15.3. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean -purge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | Removed 442 unused cells and 1948 unused wires.
| INFO     | job0 | syn                  | 0 | <suppressed ~443 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 15.5. Finished fast OPT passes.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> techmap -map /nfs/sc_compute/cache/lambdapdk-v0.1.50/lambdapdk/sky130/libs/sky130hd/techmap/yosys/cells_latch.v
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 16. Executing TECHMAP pass (map to technology primitives).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 16.1. Executing Verilog-2005 frontend: /nfs/sc_compute/cache/lambdapdk-v0.1.50/lambdapdk/sky130/libs/sky130hd/techmap/yosys/cells_latch.v
| INFO     | job0 | syn                  | 0 | Parsing Verilog input from `/nfs/sc_compute/cache/lambdapdk-v0.1.50/lambdapdk/sky130/libs/sky130hd/techmap/yosys/cells_latch.v' to AST representation.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\$_DLATCH_P_'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\$_DLATCH_N_'.
| INFO     | job0 | syn                  | 0 | Successfully finished Verilog frontend.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 16.2. Continuing TECHMAP pass.
| INFO     | job0 | syn                  | 0 | No more expansions possible.
| INFO     | job0 | syn                  | 0 | <suppressed ~4 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> techmap
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 17. Executing TECHMAP pass (map to technology primitives).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 17.1. Executing Verilog-2005 frontend: /sc_tools/bin/../share/yosys/techmap.v
| INFO     | job0 | syn                  | 0 | Parsing Verilog input from `/sc_tools/bin/../share/yosys/techmap.v' to AST representation.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_various'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_registers'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_shift_shiftx'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_fa'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_lcu_brent_kung'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_alu'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_macc'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_alumacc'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\$__div_mod_u'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\$__div_mod_trunc'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_div'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_mod'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\$__div_mod_floor'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_divfloor'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_modfloor'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_pow'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_pmux'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_demux'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_lut'.
| INFO     | job0 | syn                  | 0 | Successfully finished Verilog frontend.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 17.2. Continuing TECHMAP pass.
| INFO     | job0 | syn                  | 0 | No more expansions possible.
| INFO     | job0 | syn                  | 0 | <suppressed ~75 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt -fast -purge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 18. Executing OPT pass (performing simple optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 18.1. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 18.2. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 18.3. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean -purge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 18.5. Finished fast OPT passes.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> rename -wire
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> dfflibmap -dont_use sky130_fd_sc_hd__probe_p_8 -dont_use sky130_fd_sc_hd__probec_p_8 -dont_use sky130_fd_sc_hd__lpflow_bleeder_1 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_1 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_16 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_2 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_1 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_16 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_2 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_12 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_3 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_6 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_inputiso0n_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso0p_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso1n_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso1p_1 -dont_use sky130_fd_sc_hd__lpflow_inputisolatch_1 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_1 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_16 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_2 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_4 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_8 -dont_use sky130_fd_sc_hd__lpflow_isobufsrckapwr_16 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 -liberty /nfs/sc_compute/builds/03ceb3a4f0e94730a95a08d439e9c2e9/picorv32/job0/syn/0/inputs/sc_logic_sky130hd_sky130_fd_sc_hd__ss_n40C_1v40.lib
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 19. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
| INFO     | job0 | syn                  | 0 |   cell sky130_fd_sc_hd__dfxtp_1 (noninv, pins=3, area=20.02) is a direct match for cell type $_DFF_P_.
| INFO     | job0 | syn                  | 0 |   cell sky130_fd_sc_hd__dfrtn_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_NN0_.
| INFO     | job0 | syn                  | 0 |   cell sky130_fd_sc_hd__dfrtp_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_PN0_.
| INFO     | job0 | syn                  | 0 |   cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
| INFO     | job0 | syn                  | 0 |   cell sky130_fd_sc_hd__edfxtp_1 (noninv, pins=4, area=30.03) is a direct match for cell type $_DFFE_PP_.
| INFO     | job0 | syn                  | 0 |   cell sky130_fd_sc_hd__dfbbn_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_NNN_.
| INFO     | job0 | syn                  | 0 |   cell sky130_fd_sc_hd__dfbbp_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_PNN_.
| INFO     | job0 | syn                  | 0 |   final dff cell mappings:
| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFF_N_
| INFO     | job0 | syn                  | 0 |     \sky130_fd_sc_hd__dfxtp_1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
| INFO     | job0 | syn                  | 0 |     \sky130_fd_sc_hd__dfrtn_1 _DFF_NN0_ (.CLK_N( C), .D( D), .Q( Q), .RESET_B( R));
| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFF_NN1_
| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFF_NP0_
| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFF_NP1_
| INFO     | job0 | syn                  | 0 |     \sky130_fd_sc_hd__dfrtp_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
| INFO     | job0 | syn                  | 0 |     \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFF_PP0_
| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFF_PP1_
| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFFE_NN_
| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFFE_NP_
| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFFE_PN_
| INFO     | job0 | syn                  | 0 |     \sky130_fd_sc_hd__edfxtp_1 _DFFE_PP_ (.CLK( C), .D( D), .DE( E), .Q( Q));
| INFO     | job0 | syn                  | 0 |     \sky130_fd_sc_hd__dfbbn_1 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFFSR_NNP_
| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFFSR_NPN_
| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFFSR_NPP_
| INFO     | job0 | syn                  | 0 |     \sky130_fd_sc_hd__dfbbp_1 _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFFSR_PNP_
| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFFSR_PPN_
| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFFSR_PPP_
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> dfflegalize -cell $_DFF_P_ 01 -cell $_DFFE_PP_ 01 -cell $_DFF_NN0_ 01 -cell $_DFF_PN0_ 01 -cell $_DFF_PN1_ 01 -cell $_DFFSR_NNN_ 01 -cell $_DFFSR_PNN_ 01 t:$_DFF* t:$_SDFF*
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 19.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
| INFO     | job0 | syn                  | 0 | <suppressed ~24 debug messages>
| INFO     | job0 | syn                  | 0 | Mapping DFF cells in module `\picorv32':
| INFO     | job0 | syn                  | 0 |   mapped 1280 $_DFFE_PP_ cells to \sky130_fd_sc_hd__edfxtp_1 cells.
| INFO     | job0 | syn                  | 0 |   mapped 317 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_1 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> techmap
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 20. Executing TECHMAP pass (map to technology primitives).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 20.1. Executing Verilog-2005 frontend: /sc_tools/bin/../share/yosys/techmap.v
| INFO     | job0 | syn                  | 0 | Parsing Verilog input from `/sc_tools/bin/../share/yosys/techmap.v' to AST representation.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_various'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_simplemap_registers'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_shift_shiftx'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_fa'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_lcu_brent_kung'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_alu'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_macc'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_alumacc'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\$__div_mod_u'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\$__div_mod_trunc'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_div'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_mod'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\$__div_mod_floor'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_divfloor'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_modfloor'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_pow'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_pmux'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_demux'.
| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\_90_lut'.
| INFO     | job0 | syn                  | 0 | Successfully finished Verilog frontend.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 20.2. Continuing TECHMAP pass.
| INFO     | job0 | syn                  | 0 | No more expansions possible.
| INFO     | job0 | syn                  | 0 | <suppressed ~75 debug messages>
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt -purge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 21. Executing OPT pass (performing simple optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 21.1. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge -nomux
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 21.2. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_muxtree
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
| INFO     | job0 | syn                  | 0 | Running muxtree optimizer on module \picorv32..
| INFO     | job0 | syn                  | 0 |   Creating internal representation of mux trees.
| INFO     | job0 | syn                  | 0 |   No muxes found in this module.
| INFO     | job0 | syn                  | 0 | Removed 0 multiplexer ports.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_reduce
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \picorv32.
| INFO     | job0 | syn                  | 0 | Performed a total of 0 changes.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_merge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 21.5. Executing OPT_MERGE pass (detect identical cells).
| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\picorv32'.
| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_dff
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 21.6. Executing OPT_DFF pass (perform DFF optimizations).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_clean -purge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \picorv32..
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> opt_expr
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 21.8. Executing OPT_EXPR pass (perform const folding).
| INFO     | job0 | syn                  | 0 | Optimizing module picorv32.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 21.9. Finished OPT passes. (There is nothing left to do.)
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> abc -constr /nfs/sc_compute/builds/03ceb3a4f0e94730a95a08d439e9c2e9/picorv32/job0/syn/0/inputs/sc_abc.constraints -liberty /nfs/sc_compute/builds/03ceb3a4f0e94730a95a08d439e9c2e9/picorv32/job0/syn/0/inputs/sc_logic_sky130hd_sky130_fd_sc_hd__ss_n40C_1v40.lib -dont_use sky130_fd_sc_hd__probe_p_8 -dont_use sky130_fd_sc_hd__probec_p_8 -dont_use sky130_fd_sc_hd__lpflow_bleeder_1 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_1 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_16 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_2 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_1 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_16 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_2 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_12 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_3 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_6 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_inputiso0n_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso0p_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso1n_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso1p_1 -dont_use sky130_fd_sc_hd__lpflow_inputisolatch_1 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_1 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_16 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_2 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_4 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_8 -dont_use sky130_fd_sc_hd__lpflow_isobufsrckapwr_16 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 -dont_use sky130_fd_sc_hd__dlygate4sd1_1 -dont_use sky130_fd_sc_hd__dlygate4sd2_1 -dont_use sky130_fd_sc_hd__dlygate4sd3_1 -dont_use sky130_fd_sc_hd__dlymetal6s2s_1 -dont_use sky130_fd_sc_hd__dlymetal6s4s_1 -dont_use sky130_fd_sc_hd__dlymetal6s6s_1 -dont_use sky130_fd_sc_hd__clkbuf_1 -dont_use sky130_fd_sc_hd__clkbuf_2 -dont_use sky130_fd_sc_hd__clkbuf_4 -dont_use sky130_fd_sc_hd__clkbuf_8 -dont_use sky130_fd_sc_hd__clkbuf_16
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 22. Executing ABC pass (technology mapping using ABC).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 22.1. Extracting gate netlist of module `\picorv32' to `<abc-temp-dir>/input.blif'..
| INFO     | job0 | syn                  | 0 | Extracted 8381 gates and 10290 wires to a netlist network with 1907 inputs and 721 outputs.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 22.1.1. Executing ABC.
| INFO     | job0 | syn                  | 0 | Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
| INFO     | job0 | syn                  | 0 | ABC: ABC command line: "source <abc-temp-dir>/abc.script".
| INFO     | job0 | syn                  | 0 | ABC:
| INFO     | job0 | syn                  | 0 | ABC: + read_blif <abc-temp-dir>/input.blif
| INFO     | job0 | syn                  | 0 | ABC: + read_lib -X sky130_fd_sc_hd__probe_p_8 -X sky130_fd_sc_hd__probec_p_8 -X sky130_fd_sc_hd__lpflow_bleeder_1 -X sky130_fd_sc_hd__lpflow_clkbufkapwr_1 -X sky130_fd_sc_hd__lpflow_clkbufkapwr_16 -X sky130_fd_sc_hd__lpflow_clkbufkapwr_2 -X sky130_fd_sc_hd__lpflow_clkbufkapwr_4 -X sky130_fd_sc_hd__lpflow_clkbufkapwr_8 -X sky130_fd_sc_hd__lpflow_clkinvkapwr_1 -X sky130_fd_sc_hd__lpflow_clkinvkapwr_16 -X sky130_fd_sc_hd__lpflow_clkinvkapwr_2 -X sky130_fd_sc_hd__lpflow_clkinvkapwr_4 -X sky130_fd_sc_hd__lpflow_clkinvkapwr_8 -X sky130_fd_sc_hd__lpflow_decapkapwr_12 -X sky130_fd_sc_hd__lpflow_decapkapwr_3 -X sky130_fd_sc_hd__lpflow_decapkapwr_4 -X sky130_fd_sc_hd__lpflow_decapkapwr_6 -X sky130_fd_sc_hd__lpflow_decapkapwr_8 -X sky130_fd_sc_hd__lpflow_inputiso0n_1 -X sky130_fd_sc_hd__lpflow_inputiso0p_1 -X sky130_fd_sc_hd__lpflow_inputiso1n_1 -X sky130_fd_sc_hd__lpflow_inputiso1p_1 -X sky130_fd_sc_hd__lpflow_inputisolatch_1 -X sky130_fd_sc_hd__lpflow_isobufsrc_1 -X sky130_fd_sc_hd__lpflow_isobufsrc_16 -X sky130_fd_sc_hd__lpflow_isobufsrc_2 -X sky130_fd_sc_hd__lpflow_isobufsrc_4 -X sky130_fd_sc_hd__lpflow_isobufsrc_8 -X sky130_fd_sc_hd__lpflow_isobufsrckapwr_16 -X sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 -X sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 -X sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 -X sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 -X sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 -X sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 -X sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 -X sky130_fd_sc_hd__dlygate4sd1_1 -X sky130_fd_sc_hd__dlygate4sd2_1 -X sky130_fd_sc_hd__dlygate4sd3_1 -X sky130_fd_sc_hd__dlymetal6s2s_1 -X sky130_fd_sc_hd__dlymetal6s4s_1 -X sky130_fd_sc_hd__dlymetal6s6s_1 -X sky130_fd_sc_hd__clkbuf_1 -X sky130_fd_sc_hd__clkbuf_2 -X sky130_fd_sc_hd__clkbuf_4 -X sky130_fd_sc_hd__clkbuf_8 -X sky130_fd_sc_hd__clkbuf_16 -w /nfs/sc_compute/builds/03ceb3a4f0e94730a95a08d439e9c2e9/picorv32/job0/syn/0/inputs/sc_logic_sky130hd_sky130_fd_sc_hd__ss_n40C_1v40.lib
| INFO     | job0 | syn                  | 0 | ABC: Parsing finished successfully.  Parsing time =     0.11 sec
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__clkbuf_1" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__clkbuf_16" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__clkbuf_2" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__clkbuf_4" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__clkbuf_8" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlygate4sd1_1" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlygate4sd2_1" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlygate4sd3_1" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlymetal6s2s_1" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlymetal6s4s_1" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlymetal6s6s_1" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__
| INFO     | job0 | syn                  | 0 | einvp_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkbufkapwr_1" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkbufkapwr_16" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkbufkapwr_2" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkbufkapwr_4" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkbufkapwr_8" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkinvkapwr_1" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkinvkapwr_16" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkinvkapwr_2" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkinvkapwr_4" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkinvkapwr_8" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_inputiso0n_1" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_inputiso0p_1" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_inputiso1n_1" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_inputiso1p_1" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_isobufsrc_1" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_isobufsrc_16" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_isobufsrc_2" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_isobufsrc_4" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_isobufsrc_8" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_isobufsrckapwr_16" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__probe_p_8" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__probec_p_8" due to dont_use attribute.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
| INFO     | job0 | syn                  | 0 | ABC: Library "sky130_fd_sc_hd__ss_n40C_1v40" from "/nfs/sc_compute/builds/03ceb3a4f0e94730a95a08d439e9c2e9/picorv32/job0/syn/0/inputs/sc_logic_sky130hd_sky130_fd_sc_hd__ss_n40C_1v40.lib" has 294 cells (88 skipped: 63 seq; 13 tri-state; 12 no func; 46 dont_use).  Time =     0.21 sec
| INFO     | job0 | syn                  | 0 | ABC: Memory =   19.85 MB. Time =     0.21 sec
| INFO     | job0 | syn                  | 0 | ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
| INFO     | job0 | syn                  | 0 | ABC: + read_constr -v /nfs/sc_compute/builds/03ceb3a4f0e94730a95a08d439e9c2e9/picorv32/job0/syn/0/inputs/sc_abc.constraints
| INFO     | job0 | syn                  | 0 | ABC: Setting driving cell to be "sky130_fd_sc_hd__buf_4".
| INFO     | job0 | syn                  | 0 | ABC: Setting output load to be 11.000000.
| INFO     | job0 | syn                  | 0 | ABC: + strash
| INFO     | job0 | syn                  | 0 | ABC: + &get -n
| INFO     | job0 | syn                  | 0 | ABC: + &fraig -x
| INFO     | job0 | syn                  | 0 | ABC: + &put
| INFO     | job0 | syn                  | 0 | ABC: + scorr
| INFO     | job0 | syn                  | 0 | ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
| INFO     | job0 | syn                  | 0 | ABC: + dc2
| INFO     | job0 | syn                  | 0 | ABC: + dretime
| INFO     | job0 | syn                  | 0 | ABC: + strash
| INFO     | job0 | syn                  | 0 | ABC: + &get -n
| INFO     | job0 | syn                  | 0 | ABC: + &dch -f
| INFO     | job0 | syn                  | 0 | ABC: + &nf
| INFO     | job0 | syn                  | 0 | ABC: + &put
| INFO     | job0 | syn                  | 0 | ABC: + buffer
| INFO     | job0 | syn                  | 0 | ABC: + upsize
| INFO     | job0 | syn                  | 0 | ABC: + dnsize
| INFO     | job0 | syn                  | 0 | ABC: + stime -p
| INFO     | job0 | syn                  | 0 | ABC: WireLoad = "none"  Gates =   4443 ( 13.4 %)   Cap =  5.6 ff (  7.8 %)   Area =    33514.64 ( 72.5 %)   Delay = 19031.37 ps  (  4.3 %)
| INFO     | job0 | syn                  | 0 | ABC: Path  0 --    1684 : 0    4 pi                        A =   0.00  Df =  68.2  -28.1 ps  S = 128.3 ps  Cin =  0.0 ff  Cout =   7.9 ff  Cmax =   0.0 ff  G =    0
| INFO     | job0 | syn                  | 0 | ABC: Path  1 --    3786 : 3    1 sky130_fd_sc_hd__a21o_1   A =   7.51  Df = 699.4 -289.9 ps  S = 161.3 ps  Cin =  2.1 ff  Cout =   4.4 ff  Cmax = 371.6 ff  G =  203
| INFO     | job0 | syn                  | 0 | ABC: Path  2 --    3787 : 3    2 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =1297.5 -719.0 ps  S = 458.5 ps  Cin =  4.0 ff  Cout =   6.3 ff  Cmax = 205.2 ff  G =  151
| INFO     | job0 | syn                  | 0 | ABC: Path  3 --    3809 : 3    1 sky130_fd_sc_hd__o21bai_1 A =   7.51  Df =1639.3 -470.1 ps  S = 555.7 ps  Cin =  1.9 ff  Cout =   4.4 ff  Cmax = 119.8 ff  G =  229
| INFO     | job0 | syn                  | 0 | ABC: Path  4 --    3810 : 3    2 sky130_fd_s
| INFO     | job0 | syn                  | 0 | c_hd__a21oi_2  A =   8.76  Df =2263.1 -739.9 ps  S = 458.5 ps  Cin =  4.0 ff  Cout =   6.3 ff  Cmax = 205.2 ff  G =  151
| INFO     | job0 | syn                  | 0 | ABC: Path  5 --    3841 : 3    1 sky130_fd_sc_hd__o21bai_1 A =   7.51  Df =2569.9 -593.0 ps  S = 369.3 ps  Cin =  1.9 ff  Cout =   2.1 ff  Cmax = 119.8 ff  G =  109
| INFO     | job0 | syn                  | 0 | ABC: Path  6 --    3842 : 3    3 sky130_fd_sc_hd__a21o_1   A =   7.51  Df =3255.2 -784.8 ps  S = 197.8 ps  Cin =  2.1 ff  Cout =   5.8 ff  Cmax = 371.6 ff  G =  266
| INFO     | job0 | syn                  | 0 | ABC: Path  7 --    3867 : 3    1 sky130_fd_sc_hd__a21o_1   A =   7.51  Df =3902.5-1102.5 ps  S = 100.4 ps  Cin =  2.1 ff  Cout =   2.1 ff  Cmax = 371.6 ff  G =   97
| INFO     | job0 | syn                  | 0 | ABC: Path  8 --    3868 : 3    3 sky130_fd_sc_hd__a21o_1   A =   7.51  Df =4572.9-1418.2 ps  S = 197.9 ps  Cin =  2.1 ff  Cout =   5.8 ff  Cmax = 371.6 ff  G =  266
| INFO     | job0 | syn                  | 0 | ABC: Path  9 --    3890 : 3    1 sky130_fd_sc_hd__a21oi_1  A =   5.00  Df =5042.1-1699.9 ps  S = 327.5 ps  Cin =  2.1 ff  Cout =   2.2 ff  Cmax = 125.9 ff  G =  101
| INFO     | job0 | syn                  | 0 | ABC: Path 10 --    3891 : 2    2 sky130_fd_sc_hd__nor2b_1  A =   6.26  Df =5271.5-1444.4 ps  S = 456.4 ps  Cin =  1.7 ff  Cout =   4.6 ff  Cmax = 138.9 ff  G =  261
| INFO     | job0 | syn                  | 0 | ABC: Path 11 --    3892 : 3    2 sky130_fd_sc_hd__o21a_1   A =   7.51  Df =5981.1-1633.6 ps  S = 187.7 ps  Cin =  2.1 ff  Cout =   3.8 ff  Cmax = 286.9 ff  G =  175
| INFO     | job0 | syn                  | 0 | ABC: Path 12 --    3913 : 3    2 sky130_fd_sc_hd__o21a_1   A =   7.51  Df =6702.6-1949.6 ps  S = 209.2 ps  Cin =  2.1 ff  Cout =   4.4 ff  Cmax = 286.9 ff  G =  202
| INFO     | job0 | syn                  | 0 | ABC: Path 13 --    3915 : 3    2 sky130_fd_sc_hd__o21a_1   A =   7.51  Df =7419.2-2266.0 ps  S = 187.5 ps  Cin =  2.1 ff  Cout =   3.8 ff  Cmax = 286.9 ff  G =  174
| INFO     | job0 | syn                  | 0 | ABC: Path 14 --    3942 : 3    2 sky130_fd_sc_hd__o21a_1   A =   7.51  Df =8140.4-2581.9 ps  S = 209.3 ps  Cin =  2.1 ff  Cout =   4.4 ff  Cmax = 286.9 ff  G =  202
| INFO     | job0 | syn                  | 0 | ABC: Path 15 --    3944 : 3    2 sky130_fd_sc_hd__o21a_1   A =   7.51  Df =8857.0-2898.3 ps  S = 187.5 ps  Cin =  2.1 ff  Cout =   3.8 ff  Cmax = 286.9 ff  G =  174
| INFO     | job0 | syn                  | 0 | ABC: Path 16 --    3965 : 3    2 sky130_fd_sc_hd__o21a_1   A =   7.51  Df =9578.2-3214.2 ps  S = 209.3 ps  Cin =  2.1 ff  Cout =   4.4 ff  Cmax = 286.9 ff  G =  202
| INFO     | job0 | syn                  | 0 | ABC: Path 17 --    3967 : 3    2 sky130_fd_sc_hd__o21a_1   A =   7.51  Df =10294.7-3530.6 ps  S = 187.5 ps  Cin =  2.1 ff  Cout =   3.8 ff  Cmax = 286.9 ff  G =  174
| INFO     | job0 | syn                  | 0 | ABC: Path 18 --    3987 : 3    2 sky130_fd_sc_hd__o21a_1   A =   7.51  Df =11016.0-3846.4 ps  S = 209.3 ps  Cin =  2.1 ff  Cout =   4.4 ff  Cmax = 286.9 ff  G =  202
| INFO     | job0 | syn                  | 0 | ABC: Path 19 --    3989 : 3    2 sky130_fd_sc_hd__o21a_1   A =   7.51  Df =11732.5-4162.9 ps  S = 187.5 ps  Cin =  2.1 ff  Cout =   3.8 ff  Cmax = 286.9 ff  G =  174
| INFO     | job0 | syn                  | 0 | ABC: Path 20 --    4009 : 3    2 sky130_fd_sc_hd__o21a_1   A =   7.51  Df =12453.8-4478.7 ps  S = 209.3 ps  Cin =  2.1 ff  Cout =   4.4 ff  Cmax = 286.9 ff  G =  202
| INFO     | job0 | syn                  | 0 | ABC: Path 21 --    4011 : 3    2 sky130_fd_sc_hd__o21a_1   A =   7.51  Df =13170.3-4795.1 ps  S = 187.5 ps  Cin =  2.1 ff  Cout =   3.8 ff  Cmax = 286.9 ff  G =  174
| INFO     | job0 | syn                  | 0 | ABC: Path 22 --    4031 : 3    2 sky130_fd_sc_hd__o21a_1   A =   7.51  Df =13891.6-5111.0 ps  S = 209.3 ps  Cin =  2.1 ff  Cout =   4.4 ff  Cmax = 286.9 ff  G =  202
| INFO     | job0 | syn                  | 0 | ABC: Path 23 --    4032 : 3    2 sky130_fd_sc_hd__o21a_1   A =   7.51  Df =14610.7-5425.6 ps  S = 193.3 ps  Cin =  2.1 ff  Cout =   4.0 ff  Cmax = 286.9 ff  G =  182
| INFO     | job0 | syn                  | 0 | ABC: Path 24 --    4054 : 3    2 sky130_fd_sc_hd__o21a_1   A =   7.51  Df =15333.1-5739.5 ps  S = 209.2 ps  Cin =  2.1 ff  Cout =   4.4 ff  Cmax = 286.9 ff  G =  202
| INFO     | job0 | syn                  | 0 | ABC: Path 25 --    4055 : 3    3 sky130_fd_sc_hd__o21a_1   A =   7.51  Df =16080.5-6014.6 ps  S = 283.7 ps  Cin =  2.1 ff  Cout =   6.6 ff  Cmax = 286.9 ff  G =  302
| INFO     | job0 | syn                  | 0 | ABC: Path 26 --    4100 : 4    1 sky130_fd_sc_hd__a31o_1   A =   8.76  Df =16978.4-6386.9 ps  S = 196.6 ps  Cin =  2.1 ff  Cout =   4.0 ff  Cmax = 288.4 ff  G =  184
| INFO     | job0 | syn                  | 0 | ABC: Path 27 --    4103 : 4    2 sky130_fd_sc_hd__a211oi_2 A =  12.51  Df =17818.2-7037.8 ps  S = 552.0 ps  Cin =  3.8 ff  Cout =   3.4 ff  Cmax = 145.7 ff  G =   85
| INFO     | job0 | syn                  | 0 | ABC: Path 28 --    4106 : 3    1 sky130_fd_sc_hd__o21ai_1  A =   5.00  Df =18209.7-6878.1 ps  S = 473.8 ps  Cin =  2.0 ff  Cout =   4.1 ff  Cmax = 131.2 ff  G =  193
| INFO     | job0 | syn                  | 0 | ABC: Path 29 --    4114 : 4    1 sky130_fd_sc_hd__o211ai_2 A =  12.51  Df =19031.4 -266.5 ps  S = 722.4 ps  Cin =  3.8 ff  Cout =  11.0 ff  Cmax = 228.9 ff  G =  286
| INFO     | job0 | syn                  | 0 | ABC: Start-point = pi1683 ($auto$extract_fa.cc:504:run$32553.Y).  End-point = po166 ($procmux$1466.Y [31]).
| INFO     | job0 | syn                  | 0 | ABC: + write_blif <abc-temp-dir>/output.blif
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 22.1.2. Re-integrating ABC results.
| INFO     | job0 | syn                  | 0 | ABC RESULTS:          _const0_ cells:        1
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__a2111oi_0 cells:        3
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__a211o_1 cells:       16
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__a211oi_1 cells:       31
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__a21boi_0 cells:       14
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__a21o_1 cells:       67
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__a21oi_1 cells:      368
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        2
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__a221o_1 cells:        2
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__a221oi_1 cells:       46
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__a222oi_1 cells:       39
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__a22o_1 cells:       16
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__a22oi_1 cells:       73
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_1 cells:        3
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__a311oi_1 cells:        2
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__a31o_1 cells:        5
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__a31oi_1 cells:       71
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__a32o_1 cells:        6
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__a32oi_1 cells:       14
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__a41o_1 cells:        1
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__a41oi_1 cells:        5
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__and2_0 cells:       10
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__and2_1 cells:       21
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__and3_1 cells:       63
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__and3b_1 cells:        1
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__and4_1 cells:       27
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__and4b_1 cells:        2
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      367
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:        3
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:       10
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__inv_1 cells:      212
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        2
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       60
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__mux2i_1 cells:       87
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:      545
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:      516
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__nand2b_1 cells:       18
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:       79
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__nand3b_1 cells:        3
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__nand4_1 cells:       29
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__nand4b_1 cells:        1
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:      486
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__nor2b_1 cells:       23
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:      128
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__nor3b_1 cells:       14
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__nor4_1 cells:       27
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        1
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__nor4b_1 cells:        3
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__o2111ai_1 cells:        1
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__o211ai_1 cells:       25
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        1
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__o21a_1 cells:       75
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:      480
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__o21ai_1 cells:       13
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__o21bai_1 cells:       38
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        5
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__o221ai_1 cells:       40
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__o22a_1 cells:        2
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__o22ai_1 cells:       26
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__o311a_1 cells:        1
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__o311ai_0 cells:       16
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__o311ai_1 cells:        1
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__o31a_1 cells:        3
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__o31ai_1 cells:       22
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__o32a_1 cells:        1
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__o32ai_1 cells:       17
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__o41ai_1 cells:        1
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__or2_1 cells:       12
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__or3_1 cells:       17
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__or4_1 cells:        4
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        4
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__xnor2_1 cells:       92
| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__xor2_1 cells:       22
| INFO     | job0 | syn                  | 0 | ABC RESULTS:        internal signals:     7662
| INFO     | job0 | syn                  | 0 | ABC RESULTS:           input signals:     1907
| INFO     | job0 | syn                  | 0 | ABC RESULTS:          output signals:      721
| INFO     | job0 | syn                  | 0 | Removing temp directory.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> clean -purge
| INFO     | job0 | syn                  | 0 | Removed 0 unused cells and 10133 unused wires.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> setundef -zero
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 23. Executing SETUNDEF pass (replace undef values with defined constants).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> splitnets
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 24. Executing SPLITNETS pass (splitting up multi-bit signals).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> clean -purge
| INFO     | job0 | syn                  | 0 | Removed 0 unused cells and 209 unused wires.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> hilomap -singleton -locell sky130_fd_sc_hd__conb_1 LO -hicell sky130_fd_sc_hd__conb_1 HI
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 25. Executing HILOMAP pass (mapping to constant drivers).
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> insbuf -buf sky130_fd_sc_hd__buf_4 A X
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 26. Executing INSBUF pass (insert buffer cells for connected wires).
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39620: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [0]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39621: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [1]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39622: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [2]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39623: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [3]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39624: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [4]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39625: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [5]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39626: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [6]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39627: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [7]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39628: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [8]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39629: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [9]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39630: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [10]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39631: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [11]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39632: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [12]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39633: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [13]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39634: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [14]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39635: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [15]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39636: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [16]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39637: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [17]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39638: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [18]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39639: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [19]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39640: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [20]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39641: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [21]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39642: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [22]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39643: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [23]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39644: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [24]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39645: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [25]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39646: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [26]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39647: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [27]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39648: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [28]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39649: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [29]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39650: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [30]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39651: $auto$hilomap.cc:47:hilomap_worker$39618 -> \eoi [31]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39652: $auto$hilomap.cc:47:hilomap_worker$39618 -> \mem_addr [0]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39653: $auto$hilomap.cc:47:hilomap_worker$39618 -> \mem_addr [1]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39654: $auto$hilomap.cc:47:hilomap_worker$39618 -> \mem_la_addr [0]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39655: $auto$hilomap.cc:47:hilomap_worker$39618 -> \mem_la_addr [1]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39656: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [0]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39657: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [1]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39658: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [2]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39659: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [3]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39660: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [4]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39661: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [5]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39662: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [6]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39663: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [7]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39664: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [8]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39665: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [9]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39666: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [10]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39667: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [11]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39668: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [12]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39669: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [13]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39670: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [14]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39671: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [15]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39672: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [16]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39673: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [17]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39674: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [18]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39675: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [19]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39676: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [20]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39677: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [21]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39678: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [22]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39679: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [23]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39680: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [24]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39681: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [25]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39682: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [26]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39683: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [27]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39684: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [28]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39685: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [29]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39686: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [30]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39687: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_insn [31]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39688: \mem_la_wdata [0] -> \pcpi_rs2 [0]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39689: \mem_la_wdata [1] -> \pcpi_rs2 [1]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39690: \mem_la_wdata [2] -> \pcpi_rs2 [2]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39691: \mem_la_wdata [3] -> \pcpi_rs2 [3]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39692: \mem_la_wdata [4] -> \pcpi_rs2 [4]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39693: \mem_la_wdata [5] -> \pcpi_rs2 [5]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39694: \mem_la_wdata [6] -> \pcpi_rs2 [6]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39695: \mem_la_wdata [7] -> \pcpi_rs2 [7]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39696: $auto$hilomap.cc:47:hilomap_worker$39618 -> \pcpi_valid
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39697: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [0]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39698: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [1]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39699: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [2]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39700: $au
| INFO     | job0 | syn                  | 0 | to$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [3]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39701: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [4]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39702: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [5]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39703: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [6]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39704: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [7]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39705: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [8]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39706: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [9]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39707: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [10]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39708: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [11]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39709: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [12]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39710: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [13]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39711: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [14]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39712: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [15]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39713: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [16]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39714: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [17]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39715: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [18]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39716: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [19]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39717: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [20]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39718: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [21]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39719: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [22]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39720: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [23]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39721: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [24]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39722: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [25]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39723: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [26]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39724: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [27]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39725: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [28]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39726: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [29]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39727: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [30]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39728: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [31]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39729: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [32]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39730: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [33]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39731: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [34]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39732: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_data [35]
| INFO     | job0 | syn                  | 0 | Add picorv32/$auto$insbuf.cc:97:execute$39733: $auto$hilomap.cc:47:hilomap_worker$39618 -> \trace_valid
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> clean -purge
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> echo off
| INFO     | job0 | syn                  | 0 | echo off
| INFO     | job0 | syn                  | 0 | {
| INFO     | job0 | syn                  | 0 |    "creator": "Yosys 0.52 (git sha1 fee39a328, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)",
| INFO     | job0 | syn                  | 0 |    "invocation": "stat -json -top picorv32 -liberty /nfs/sc_compute/builds/03ceb3a4f0e94730a95a08d439e9c2e9/picorv32/job0/syn/0/inputs/sc_logic_sky130hd_sky130_fd_sc_hd__ss_n40C_1v40.lib ",
| INFO     | job0 | syn                  | 0 |    "modules": {
| INFO     | job0 | syn                  | 0 |       "\\picorv32": {
| INFO     | job0 | syn                  | 0 |          "num_wires":         6282,
| INFO     | job0 | syn                  | 0 |          "num_wire_bits":     6664,
| INFO     | job0 | syn                  | 0 |          "num_pub_wires":     1571,
| INFO     | job0 | syn                  | 0 |          "num_pub_wire_bits": 1953,
| INFO     | job0 | syn                  | 0 |          "num_ports":         27,
| INFO     | job0 | syn                  | 0 |          "num_port_bits":     409,
| INFO     | job0 | syn                  | 0 |          "num_memories":      0,
| INFO     | job0 | syn                  | 0 |          "num_memory_bits":   0,
| INFO     | job0 | syn                  | 0 |          "num_processes":     0,
| INFO     | job0 | syn                  | 0 |          "num_cells":         6358,
| INFO     | job0 | syn                  | 0 |          "area":              81747.152000,
| INFO     | job0 | syn                  | 0 |          "num_cells_by_type": {
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a2111oi_0": 3,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a211o_1": 16,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a211oi_1": 31,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a211oi_2": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a21boi_0": 14,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a21o_1": 67,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a21oi_1": 368,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a21oi_2": 2,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a221o_1": 2,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a221oi_1": 46,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a222oi_1": 39,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a22o_1": 16,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a22oi_1": 73,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a2bb2oi_1": 3,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a311oi_1": 2,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a31o_1": 5,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a31oi_1": 71,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a32o_1": 6,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a32oi_1": 14,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a41o_1": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a41oi_1": 5,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__and2_0": 10,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__and2_1": 21,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__and3_1": 63,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__and3b_1": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__and4_1": 27,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__and4b_1": 2,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__buf_1": 367,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__buf_2": 3,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__buf_4": 114,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__clkinv_1": 10,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__conb_1": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__dfxtp_1": 317,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__edfxtp_1": 1280,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__fa_1": 5,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__ha_1": 199,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__inv_1": 212,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__inv_2": 2,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__mux2_2": 60,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__mux2i_1": 87,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__mux4_2": 545,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nand2_1": 516,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nand2b_1": 18,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nand3_1": 79,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nand3b_1": 3,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nand4_1": 29,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nand4b_1": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nor2_1": 486,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nor2b_1": 23,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nor3_1": 128,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nor3b_1": 14,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nor4_1": 27,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nor4_2": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nor4b_1": 3,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o2111ai_1": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o211ai_1": 25,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o211ai_2": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o21a_1": 75,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o21ai_0": 480,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o21ai_1": 13,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o21bai_1": 38,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o221a_2": 5,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o221ai_1": 40,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o22a_1": 2,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o22ai_1": 26,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o311a_1": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o311ai_0": 16,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o311ai_1": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o31a_1": 3,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o31ai_1": 22,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o32a_1": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o32ai_1": 17,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o41ai_1": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__or2_1": 12,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__or3_1": 17,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__or4_1": 4,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__or4b_2": 4,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__xnor2_1": 92,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__xor2_1": 22
| INFO     | job0 | syn                  | 0 |          }
| INFO     | job0 | syn                  | 0 |       }
| INFO     | job0 | syn                  | 0 |    },
| INFO     | job0 | syn                  | 0 |       "design": {
| INFO     | job0 | syn                  | 0 |          "num_wires":         6282,
| INFO     | job0 | syn                  | 0 |          "num_wire_bits":     6664,
| INFO     | job0 | syn                  | 0 |          "num_pub_wires":     1571,
| INFO     | job0 | syn                  | 0 |          "num_pub_wire_bits": 1953,
| INFO     | job0 | syn                  | 0 |          "num_ports":         27,
| INFO     | job0 | syn                  | 0 |          "num_port_bits":     409,
| INFO     | job0 | syn                  | 0 |          "num_memories":      0,
| INFO     | job0 | syn                  | 0 |          "num_memory_bits":   0,
| INFO     | job0 | syn                  | 0 |          "num_processes":     0,
| INFO     | job0 | syn                  | 0 |          "num_cells":         6358,
| INFO     | job0 | syn                  | 0 |          "area":              81747.152000,
| INFO     | job0 | syn                  | 0 |          "num_cells_by_type": {
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a2111oi_0": 3,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a211o_1": 16,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a211oi_1": 31,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a211oi_2": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a21boi_0": 14,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a21o_1": 67,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a21oi_1": 368,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a21oi_2": 2,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a221o_1": 2,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a221oi_1": 46,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a222oi_1": 39,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a22o_1": 16,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a22oi_1": 73,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a2bb2oi_1": 3,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a311oi_1": 2,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a31o_1": 5,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a31oi_1": 71,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a32o_1": 6,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a32oi_1": 14,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a41o_1": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__a41oi_1": 5,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__and2_0": 10,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__and2_1": 21,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__and3_1": 63,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__and3b_1": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__and4_1": 27,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__and4b_1": 2,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__buf_1": 367,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__buf_2": 3,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__buf_4": 114,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__clkinv_1": 10,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__conb_1": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__dfxtp_1": 317,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__edfxtp_1": 1280,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__fa_1": 5,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__ha_1": 199,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__inv_1": 212,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__inv_2": 2,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__mux2_2": 60,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__mux2i_1": 87,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__mux4_2": 545,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nand2_1": 516,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nand2b_1": 18,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nand3_1": 79,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nand3b_1": 3,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nand4_1": 29,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nand4b_1": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nor2_1": 486,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nor2b_1": 23,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nor3_1": 128,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nor3b_1": 14,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nor4_1": 27,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nor4_2": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__nor4b_1": 3,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o2111ai_1": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o211ai_1": 25,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o211ai_2": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o21a_1": 75,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o21ai_0": 480,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o21ai_1": 13,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o21bai_1": 38,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o221a_2": 5,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o221ai_1": 40,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o22a_1": 2,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o22ai_1": 26,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o311a_1": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o311ai_0": 16,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o311ai_1": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o31a_1": 3,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o31ai_1": 22,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o32a_1": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o32ai_1": 17,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__o41ai_1": 1,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__or2_1": 12,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__or3_1": 17,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__or4_1": 4,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__or4b_2": 4,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__xnor2_1": 92,
| INFO     | job0 | syn                  | 0 |             "sky130_fd_sc_hd__xor2_1": 22
| INFO     | job0 | syn                  | 0 |          }
| INFO     | job0 | syn                  | 0 |       }
| INFO     | job0 | syn                  | 0 | }
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | echo on
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> write_verilog -noexpr -nohex -nodec outputs/picorv32.vg
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 27. Executing Verilog backend.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> clean_zerowidth
| INFO     | job0 | syn                  | 0 | Dumping module `\picorv32'.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | yosys> write_json outputs/picorv32.netlist.json
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | 28. Executing JSON backend.
| INFO     | job0 | syn                  | 0 | 
| INFO     | job0 | syn                  | 0 | End of script. Logfile hash: 6519e7d794, CPU: user 7.98s system 0.19s, MEM: 213.89 MB peak
| INFO     | job0 | syn                  | 0 | Yosys 0.52 (git sha1 fee39a328, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
| INFO     | job0 | syn                  | 0 | Time spent: 24% 2x abc (2 sec), 18% 47x opt_expr (1 sec), ...
| WARNING  | job0 | syn                  | 0 | 5498: ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
| WARNING  | job0 | syn                  | 0 | 5507: ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
| INFO     | job0 | syn                  | 0 | Number of errors: 0
| INFO     | job0 | syn                  | 0 | Number of warnings: 2
| INFO     | job0 | syn                  | 0 | Finished task in 13.65s
| INFO     | job0 | syn                  | 0 | Archiving syn0...
