set_property IOSTANDARD LVCMOS18 [get_ports firefly_reset_3_rx]
set_property IOSTANDARD LVCMOS18 [get_ports firefly_reset_3_tx]
set_property PACKAGE_PIN L18 [get_ports firefly_reset_3_rx]
set_property PACKAGE_PIN K16 [get_ports firefly_reset_3_tx]
set_property PACKAGE_PIN F38 [get_ports CLK_200_n]
set_property PACKAGE_PIN E38 [get_ports CLK_200_p]
set_property IOSTANDARD LVDS [get_ports CLK_200_p]
set_property IOSTANDARD LVDS [get_ports CLK_200_n]

# # XIY0
# set_property PACKAGE_PIN AW4 [get_ports rxp]
# set_property PACKAGE_PIN AW3 [get_ports rxn]
# set_property PACKAGE_PIN AW8 [get_ports txp]
# set_property PACKAGE_PIN AW7 [get_ports txn]

# set_property PACKAGE_PIN AT9 [get_ports gtrefclk_n]
# set_property PACKAGE_PIN AT10 [get_ports gtrefclk_p]

# X1Y1
set_property PACKAGE_PIN AV2 [get_ports rxp]
set_property PACKAGE_PIN AV1 [get_ports rxn]
set_property PACKAGE_PIN AV6 [get_ports txp]
set_property PACKAGE_PIN AV5 [get_ports txn]

set_property PACKAGE_PIN AT9 [get_ports gtrefclk_n]
set_property PACKAGE_PIN AT10 [get_ports gtrefclk_p]

# X1Y2
# set_property PACKAGE_PIN AU4 [get_ports rxp]
# set_property PACKAGE_PIN AU3 [get_ports rxn]
# set_property PACKAGE_PIN AU8 [get_ports txp]
# set_property PACKAGE_PIN AU7 [get_ports txn]

# set_property PACKAGE_PIN AP9 [get_ports gtrefclk_n]
# set_property PACKAGE_PIN AP10 [get_ports gtrefclk_p]

# set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets pcspma/core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[0]]


