module controlador_b(
input logic [17:0] SW,
output logic [4:0] tecla);

always (*)
	begin
		ready <= 1;
		case (SW)
			16'b0000_0000_0000_0001: tecla = 4'd0;
			16'b0000_0000_0000_0010: tecla = 4'd1;
			16'b0000_0000_0000_0100: tecla = 4'd2;
			16'b0000_0000_0000_1000: tecla = 4'd3;
			
			16'b0000_0000_0001_0000: tecla = 4'd4;
			16'b0000_0000_0010_0000: tecla = 4'd5;
			16'b0000_0000_0100_0000: tecla = 4'd6;
			16'b0000_0000_1000_0000: tecla = 4'd7;
			
			16'b0000_0001_0000_0000: tecla = 4'd8;
			16'b0000_0010_0000_0000: tecla = 4'd9;
			16'b0000_0100_0000_0000: tecla = 4'd10;
			16'b0000_1000_0000_0000: tecla = 4'd11;
			
			16'b0001_0000_0000_0000: tecla = 4'd12;
			16'b0010_0000_0000_0000: tecla = 4'd13;
			16'b0100_0000_0000_0000: tecla = 4'd14;
			16'b1000_0000_0000_0000: tecla = 4'd15;
			
			default: begin tecla <= 4'd15; ready <= 0;
		endcase
		
		
	end
endmodule