#ifndef _AD82120B_H
#define _AD82120B_H

#define AD82120B_ADDR_SIZE                1
#define AD82120B_DATA_SIZE                1

typedef struct
{
    unsigned char bAddr;
    unsigned char bArray;
}AD82120B_REG;

static AD82120B_REG AD82120B_InitTbl[] = {
    {0x00,0x00}, //##State_Control_1
    {0x01,0x82}, //##State_Control_2
    {0x02,0x00}, //##State_Control_3
    {0x03,0x18}, //##Master_volume_control
    {0x04,0x18}, //##Channel_1_volume_control
    {0x05,0x18}, //##Channel_2_volume_control
    {0x06,0x18}, //##Channel_3_volume_control
    {0x07,0x18}, //##Channel_4_volume_control
    {0x08,0x18}, //##Channel_5_volume_control
    {0x09,0x18}, //##Channel_6_volume_control
    {0x0A,0x40}, //##DTC_Setting
    {0x0B,0x00}, //##Reserve
    {0x0C,0x90}, //##State_Control_4
    {0x0D,0x80}, //##Channel_1_configuration_registers
    {0x0E,0x80}, //##Channel_2_configuration_registers
    {0x0F,0x80}, //##Channel_3_configuration_registers
    {0x10,0x80}, //##Channel_4_configuration_registers
    {0x11,0x80}, //##Channel_5_configuration_registers
    {0x12,0x80}, //##Channel_6_configuration_registers
    {0x13,0x80}, //##Channel_7_configuration_registers
    {0x14,0x80}, //##Channel_8_configuration_registers
    {0x15,0x00}, //##Reserve
    {0x16,0x00}, //##Reserve
    {0x17,0x00}, //##Reserve
    {0x18,0x00}, //##Reserve
    {0x19,0x80}, //##Reserve
    {0x1A,0x28}, //##State_Control_5
    {0x1B,0x80}, //##State_Control_6
    {0x1C,0x20}, //##State_Control_7
    {0x1D,0x00}, //##Coefficient_RAM_Base_Address
    {0x1E,0x00}, //##First_4-bits_of_coefficients_A1
    {0x1F,0x00}, //##Second_8-bits_of_coefficients_A1
    {0x20,0x00}, //##Third_8-bits_of_coefficients_A1
    {0x21,0x00}, //##Fourth-bits_of_coefficients_A1
    {0x22,0x00}, //##First_4-bits_of_coefficients_A2
    {0x23,0x00}, //##Second_8-bits_of_coefficients_A2
    {0x24,0x00}, //##Third_8-bits_of_coefficients_A2
    {0x25,0x00}, //##Fourth_8-bits_of_coefficients_A2
    {0x26,0x00}, //##First_4-bits_of_coefficients_B1
    {0x27,0x00}, //##Second_8-bits_of_coefficients_B1
    {0x28,0x00}, //##Third_8-bits_of_coefficients_B1
    {0x29,0x00}, //##Fourth_8-bits_of_coefficients_B1
    {0x2A,0x00}, //##First_4-bits_of_coefficients_B2
    {0x2B,0x00}, //##Second_8-bits_of_coefficients_B2
    {0x2C,0x00}, //##Third_8-bits_of_coefficients_B2
    {0x2D,0x00}, //##Fourth-bits_of_coefficients_B2
    {0x2E,0x00}, //##First_4-bits_of_coefficients_A0
    {0x2F,0x80}, //##Second_8-bits_of_coefficients_A0
    {0x30,0x00}, //##Third_8-bits_of_coefficients_A0
    {0x31,0x00}, //##Fourth_8-bits_of_coefficients_A0
    {0x32,0x00}, //##Coefficient_RAM_R/W_control
    {0x33,0x02}, //##State_Control_8
    {0x34,0x00}, //##Reserve
    {0x35,0x00}, //##Volume_Fine_tune
    {0x36,0x00}, //##Volume_Fine_tune
    {0x37,0xA7}, //##Device_ID_register
    {0x38,0x00}, //##Level_Meter_Clear
    {0x39,0x00}, //##Power_Meter_Clear
    {0x3A,0x01}, //##First_8bits_of_C1_Level_Meter
    {0x3B,0x9E}, //##Second_8bits_of_C1_Level_Meter
    {0x3C,0xCA}, //##Third_8bits_of_C1_Level_Meter
    {0x3D,0x36}, //##Fourth_8bits_of_C1_Level_Meter
    {0x3E,0x01}, //##First_8bits_of_C2_Level_Meter
    {0x3F,0xA1}, //##Second_8bits_of_C2_Level_Meter
    {0x40,0x10}, //##Third_8bits_of_C2_Level_Meter
    {0x41,0x56}, //##Fourth_8bits_of_C2_Level_Meter
    {0x42,0x00}, //##CHK_stat
    {0x43,0x00}, //##First_4_bits_of_BEQ_CHK_val
    {0x44,0x00}, //##Second_8_bits_of_BEQ_CHK_val
    {0x45,0x00}, //##Third_4_bits_of_BEQ_CHK_val
    {0x46,0x00}, //##Bottom_4_bits_of_BEQ_CHK_val
    {0x47,0x00}, //##First_4_bits_of_BEQ_CHK_result
    {0x48,0x00}, //##Second_4_bits_of_BEQ_CHK_result
    {0x49,0x00}, //##Third_4_bits_of_BEQ_CHK_result
    {0x4A,0x00}, //##Bottom_4_bits_of_BEQ_CHK_result
    {0x4B,0x10}, //##digital_DC_control
    {0x4C,0x20}, //##digital_DC_judge_threshold
    {0x4D,0xFF}, //##ERROR_register
    {0x4E,0xFF}, //##ERROR_latch_register
    {0x4F,0x00}, //##ERROR_clear_register
    {0x50,0x01}, //##ERROR_register_2
    {0x51,0x01}, //##ERROR_latch_register_2
    {0x52,0x00}, //##ERROR_clear_register_2
    {0x53,0x00}, //##Reserve
    {0x54,0x00}, //##Reserve
    {0x55,0x20}, //##clock_FS_detection
    {0x56,0x10}, //##CLK_DET
    {0x57,0x00}, //##TDM_word_width_selection
    {0x58,0x00}, //##TDM_offset
    {0x59,0x06}, //##I2S_Data_output_selection_register
    {0x5A,0x08}, //##PWM_frequency_selection
    {0x5B,0x00}, //##Mono_Key_High_Byte
    {0x5C,0x00}, //##Mono_Key_Low_Byte
    {0x5D,0x07}, //##Hi-res_Item
    {0x5E,0x00}, //##analog_gain
    {0x5F,0x00}, //##AGC_Control
    {0x60,0x00}, //##Channel1_EQ_bypass_1
    {0x61,0x00}, //##Channel1_EQ_bypass_2
    {0x62,0x00}, //##Channel1_EQ_bypass_3
    {0x63,0x00}, //##Channel2_EQ_bypass_1
    {0x64,0x00}, //##Channel2_EQ_bypass_2
    {0x65,0x00}, //##Channel2_EQ_bypass_3
    {0x66,0x00}, //##ATTACK_HOLD_SET
    {0x67,0x00}, //##Reserve
    {0x68,0x00}, //##Reserve
    {0x69,0x00}, //##Reserve
    {0x6A,0x00}, //##Reserve
    {0x6B,0x00}, //##Reserve
    {0x6C,0x02}, //##FS_and_PMF_read_out
    {0x6D,0x03}, //##OC_Selection
    {0x6E,0x00}, //##digital_DC_control_testmode
    {0x6F,0x32}, //##test_mode_register0
    {0x70,0x07}, //##noise_gate_analog_gain
    {0x71,0x41}, //##Testmode_register1
    {0x72,0x38}, //##Testmode_register2
    {0x73,0x18}, //##dither_signal_setting
    {0x74,0x0D}, //##Error_Delay
    {0x75,0x05}, //##First_4bits_of_MBIST_User_Program_Even
    {0x76,0x55}, //##Second_8bits_of_MBIST_User_Program_Even
    {0x77,0x55}, //##Third_8bits_of_MBIST_User_Program_Even
    {0x78,0x55}, //##Fourth_8bits_of_MBIST_User_Program_Even
    {0x79,0x55}, //##Fifth_8bits_of_MBIST_User_Program_Even
    {0x7A,0x05}, //##First_8bits_of_MBIST_User_Program_Odd
    {0x7B,0x55}, //##Second_8bits_of_MBIST_User_Program_Odd
    {0x7C,0x55}, //##Third_8bits_of_MBIST_User_Program_Odd
    {0x7D,0x55}, //##Fourth_8bits_of_MBIST_User_Program_Odd
    {0x7E,0x55}, //##Fifth_8bits_of_MBIST_User_Program_Odd
    {0x7F,0x50}, //##IP_shutdown_register
    {0x80,0x00}, //##Protection_Register_Set
    {0x81,0x00}, //##MBIST_Status
    {0x82,0x00}, //##PWM_output_control
    {0x83,0x00}, //##Test_Mode_Control
    {0x84,0x00}, //##RAM1_test_register_address
    {0x85,0x00}, //##First_4bits_of_RAM1_data
    {0x86,0x00}, //##Second_8bits_of_RAM1_Data
    {0x87,0x00}, //##Third_8bits_of_RAM1_data
    {0x88,0x00}, //##Fourth_8bits_of_RAM1_Data
    {0x89,0x00}, //##Fifth_8bits_of_RAM1_Data
    {0x8A,0x00}, //##RAM1_test_r/w_control
    {0x8B,0x00}, //##RAM2_test_register_address
    {0x8C,0x00}, //##First_4bits_of_RAM2_data
    {0x8D,0x00}, //##Second_8bits_of_RAM2_Data
    {0x8E,0x00}, //##Third_8bits_of_RAM2_data
    {0x8F,0x00}, //##Fourth_8bits_of_RAM2_Data
    {0x90,0x00}, //##Fifth_8bits_of_RAM2_Data
    {0x91,0x00}, //##RAM2_test_r/w_control
    {0x92,0x00}, //##BURN_EN1
    {0x93,0x00}, //##BURN_EN2
    {0x94,0x17}, //##OSC_TRIM_CTRL
    {0x95,0x80}, //##PLL_CTRL
    {0x96,0x11}, //##PLL_CTRL2
    {0x97,0x06}, //##CLKDET_read_out1
    {0x98,0x10}, //##CLKDET_read_out2
    {0x99,0x02}, //##CLKDET_read_out3
    {0x9A,0x05}, //##CLKDET_read_out4
    {0x9B,0x90}, //##CLKDET_read_out5
    {0x9C,0x3F}, //##CLKDET_read_out6
    {0x9D,0x00}, //##CLKDET_read_out7
    {0x9E,0x02}, //##CLKDET_read_out8
    {0x9F,0x02}, //##RECOUNT_CTRL
    {0xA0,0xE4}, //##RECOUNT_STABLE_CTRL
    {0xA1,0x04}, //##Auto_clock_detect_FS96k_window
    {0xA2,0x04}, //##Auto_clock_detect_FS48k_window
    {0xA3,0x04}, //##Auto_clock_detect_FS16k_window
    {0xA4,0x04}, //##Auto_clock_detect_FS8k_window
    {0xA5,0x80}, //##SYNC_LR
};

static AD82120B_REG AD82120BM_InitTbl[] = {
    {0x00,0x00}, //##State_Control_1
    {0x01,0x82}, //##State_Control_2
	{0x02,0x00}, //##State_Control_3
	{0x03,0x18}, //##Master_volume_control
	{0x04,0x18}, //##Channel_1_volume_control
	{0x05,0x18}, //##Channel_2_volume_control
	{0x06,0x18}, //##Channel_3_volume_control
	{0x07,0x18}, //##Channel_4_volume_control
	{0x08,0x18}, //##Channel_5_volume_control
	{0x09,0x18}, //##Channel_6_volume_control
	{0x0A,0x40}, //##DTC_Setting
	{0x0B,0x00}, //##Reserve
	{0x0C,0x90}, //##State_Control_4
	{0x0D,0x80}, //##Channel_1_configuration_registers
	{0x0E,0x80}, //##Channel_2_configuration_registers
	{0x0F,0x80}, //##Channel_3_configuration_registers
	{0x10,0x80}, //##Channel_4_configuration_registers
	{0x11,0x80}, //##Channel_5_configuration_registers
	{0x12,0x80}, //##Channel_6_configuration_registers
	{0x13,0x80}, //##Channel_7_configuration_registers
	{0x14,0x80}, //##Channel_8_configuration_registers
	{0x15,0x00}, //##Reserve 
	{0x16,0x00}, //##Reserve
	{0x17,0x00}, //##Reserve
	{0x18,0x00}, //##Reserve
	{0x19,0x80}, //##Reserve
	{0x1A,0x28}, //##State_Control_5
	{0x1B,0x80}, //##State_Control_6
	{0x1C,0x20}, //##State_Control_7
	{0x1D,0x00}, //##Coefficient_RAM_Base_Address
	{0x1E,0x00}, //##First_4-bits_of_coefficients_A1
	{0x1F,0x00}, //##Second_8-bits_of_coefficients_A1
	{0x20,0x00}, //##Third_8-bits_of_coefficients_A1
	{0x21,0x00}, //##Fourth-bits_of_coefficients_A1
	{0x22,0x00}, //##First_4-bits_of_coefficients_A2
	{0x23,0x00}, //##Second_8-bits_of_coefficients_A2
	{0x24,0x00}, //##Third_8-bits_of_coefficients_A2
	{0x25,0x00}, //##Fourth_8-bits_of_coefficients_A2
	{0x26,0x00}, //##First_4-bits_of_coefficients_B1
	{0x27,0x00}, //##Second_8-bits_of_coefficients_B1
	{0x28,0x00}, //##Third_8-bits_of_coefficients_B1
	{0x29,0x00}, //##Fourth_8-bits_of_coefficients_B1
	{0x2A,0x00}, //##First_4-bits_of_coefficients_B2
	{0x2B,0x00}, //##Second_8-bits_of_coefficients_B2
	{0x2C,0x00}, //##Third_8-bits_of_coefficients_B2
	{0x2D,0x00}, //##Fourth-bits_of_coefficients_B2
	{0x2E,0x00}, //##First_4-bits_of_coefficients_A0
	{0x2F,0x80}, //##Second_8-bits_of_coefficients_A0
	{0x30,0x00}, //##Third_8-bits_of_coefficients_A0
	{0x31,0x00}, //##Fourth_8-bits_of_coefficients_A0
	{0x32,0x00}, //##Coefficient_RAM_R/W_control
	{0x33,0x02}, //##State_Control_8
	{0x34,0x00}, //##Reserve
	{0x35,0x00}, //##Volume_Fine_tune
	{0x36,0x00}, //##Volume_Fine_tune
	{0x37,0xA7}, //##Device_ID_register
	{0x38,0x00}, //##Level_Meter_Clear
	{0x39,0x00}, //##Power_Meter_Clear
	{0x3A,0x01}, //##First_8bits_of_C1_Level_Meter
	{0x3B,0x9E}, //##Second_8bits_of_C1_Level_Meter
	{0x3C,0xCA}, //##Third_8bits_of_C1_Level_Meter
	{0x3D,0x36}, //##Fourth_8bits_of_C1_Level_Meter
	{0x3E,0x01}, //##First_8bits_of_C2_Level_Meter
	{0x3F,0xA1}, //##Second_8bits_of_C2_Level_Meter
	{0x40,0x10}, //##Third_8bits_of_C2_Level_Meter
	{0x41,0x56}, //##Fourth_8bits_of_C2_Level_Meter
	{0x42,0x00}, //##CHK_stat
	{0x43,0x00}, //##First_4_bits_of_BEQ_CHK_val
	{0x44,0x00}, //##Second_8_bits_of_BEQ_CHK_val
	{0x45,0x00}, //##Third_4_bits_of_BEQ_CHK_val
	{0x46,0x00}, //##Bottom_4_bits_of_BEQ_CHK_val
	{0x47,0x00}, //##First_4_bits_of_BEQ_CHK_result
	{0x48,0x00}, //##Second_4_bits_of_BEQ_CHK_result
	{0x49,0x00}, //##Third_4_bits_of_BEQ_CHK_result
	{0x4A,0x00}, //##Bottom_4_bits_of_BEQ_CHK_result
	{0x4B,0x10}, //##digital_DC_control
	{0x4C,0x20}, //##digital_DC_judge_threshold
	{0x4D,0xFF}, //##ERROR_register
	{0x4E,0xFF}, //##ERROR_latch_register
	{0x4F,0x00}, //##ERROR_clear_register
	{0x50,0x01}, //##ERROR_register_2
	{0x51,0x01}, //##ERROR_latch_register_2
	{0x52,0x00}, //##ERROR_clear_register_2
	{0x53,0x00}, //##Reserve
	{0x54,0x00}, //##Reserve
	{0x55,0x20}, //##clock_FS_detection
	{0x56,0x10}, //##CLK_DET
	{0x57,0x00}, //##TDM_word_width_selection
	{0x58,0x00}, //##TDM_offset
	{0x59,0x06}, //##I2S_Data_output_selection_register
	{0x5A,0x08}, //##PWM_frequency_selection
	{0x5B,0x00}, //##Mono_Key_High_Byte
	{0x5C,0x00}, //##Mono_Key_Low_Byte
	{0x5D,0x07}, //##Hi-res_Item
	{0x5E,0x00}, //##analog_gain
	{0x5F,0x00}, //##AGC_Control
	{0x60,0x00}, //##Channel1_EQ_bypass_1
	{0x61,0x00}, //##Channel1_EQ_bypass_2
	{0x62,0x00}, //##Channel1_EQ_bypass_3
	{0x63,0x00}, //##Channel2_EQ_bypass_1
	{0x64,0x00}, //##Channel2_EQ_bypass_2
	{0x65,0x00}, //##Channel2_EQ_bypass_3
	{0x66,0x00}, //##ATTACK_HOLD_SET
	{0x67,0x00}, //##Reserve
	{0x68,0x00}, //##Reserve
	{0x69,0x00}, //##Reserve
	{0x6A,0x00}, //##Reserve 
	{0x6B,0x00}, //##Reserve
	{0x6C,0x02}, //##FS_and_PMF_read_out
	{0x6D,0x03}, //##OC_Selection
	{0x6E,0x00}, //##digital_DC_control_testmode
	{0x6F,0x32}, //##test_mode_register0 
	{0x70,0x07}, //##noise_gate_analog_gain
	{0x71,0x41}, //##Testmode_register1
	{0x72,0x38}, //##Testmode_register2
	{0x73,0x18}, //##dither_signal_setting 
	{0x74,0x0D}, //##Error_Delay
	{0x75,0x05}, //##First_4bits_of_MBIST_User_Program_Even
	{0x76,0x55}, //##Second_8bits_of_MBIST_User_Program_Even
	{0x77,0x55}, //##Third_8bits_of_MBIST_User_Program_Even
	{0x78,0x55}, //##Fourth_8bits_of_MBIST_User_Program_Even
	{0x79,0x55}, //##Fifth_8bits_of_MBIST_User_Program_Even
	{0x7A,0x05}, //##First_8bits_of_MBIST_User_Program_Odd
	{0x7B,0x55}, //##Second_8bits_of_MBIST_User_Program_Odd
	{0x7C,0x55}, //##Third_8bits_of_MBIST_User_Program_Odd
	{0x7D,0x55}, //##Fourth_8bits_of_MBIST_User_Program_Odd
	{0x7E,0x55}, //##Fifth_8bits_of_MBIST_User_Program_Odd
	{0x7F,0x50}, //##IP_shutdown_register
	{0x80,0x00}, //##Protection_Register_Set
	{0x81,0x00}, //##MBIST_Status
	{0x82,0x00}, //##PWM_output_control
	{0x83,0x00}, //##Test_Mode_Control
	{0x84,0x00}, //##RAM1_test_register_address
	{0x85,0x00}, //##First_4bits_of_RAM1_data
	{0x86,0x00}, //##Second_8bits_of_RAM1_Data
	{0x87,0x00}, //##Third_8bits_of_RAM1_data
	{0x88,0x00}, //##Fourth_8bits_of_RAM1_Data
	{0x89,0x00}, //##Fifth_8bits_of_RAM1_Data
	{0x8A,0x00}, //##RAM1_test_r/w_control
	{0x8B,0x00}, //##RAM2_test_register_address
	{0x8C,0x00}, //##First_4bits_of_RAM2_data
	{0x8D,0x00}, //##Second_8bits_of_RAM2_Data
	{0x8E,0x00}, //##Third_8bits_of_RAM2_data
	{0x8F,0x00}, //##Fourth_8bits_of_RAM2_Data
	{0x90,0x00}, //##Fifth_8bits_of_RAM2_Data
	{0x91,0x00}, //##RAM2_test_r/w_control
	{0x92,0x00}, //##BURN_EN1
	{0x93,0x00}, //##BURN_EN2
	{0x94,0x17}, //##OSC_TRIM_CTRL
	{0x95,0x80}, //##PLL_CTRL
	{0x96,0x11}, //##PLL_CTRL2
	{0x97,0x06}, //##CLKDET_read_out1
	{0x98,0x10}, //##CLKDET_read_out2
	{0x99,0x02}, //##CLKDET_read_out3
	{0x9A,0x05}, //##CLKDET_read_out4
	{0x9B,0x90}, //##CLKDET_read_out5
	{0x9C,0x3F}, //##CLKDET_read_out6
	{0x9D,0x00}, //##CLKDET_read_out7
	{0x9E,0x02}, //##CLKDET_read_out8
	{0x9F,0x02}, //##RECOUNT_CTRL
	{0xA0,0xE4}, //##RECOUNT_STABLE_CTRL
	{0xA1,0x04}, //##Auto_clock_detect_FS96k_window
	{0xA2,0x04}, //##Auto_clock_detect_FS48k_window
	{0xA3,0x04}, //##Auto_clock_detect_FS16k_window
	{0xA4,0x04}, //##Auto_clock_detect_FS8k_window
	{0xA5,0x80}, //##SYNC_LR

};


void ad82120b_func(int amp_i2c_id,unsigned short addr);
void ad82120bm_func(int amp_i2c_id,unsigned short addr);
int ad82120b_dump_all(const char *buf, int amp_i2c_id,unsigned short slave_addr);
int ad82120b_mute_set(int on_off, int amp_i2c_id, unsigned short slave_addr);
int ad82120b_param_get(unsigned char *reg, int amp_i2c_id, unsigned short slave_addr);
int ad82120b_param_set(unsigned char *data_wr, int amp_i2c_id, unsigned short slave_addr);
void ad82120b_amp_phase_reset(int amp_i2c_id);

#endif





