
*** Running vivado
    with args -log aluP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source aluP.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source aluP.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental Z:/Projects/VivadoProjects/Practica3/project_1.srcs/utils_1/imports/synth_1/main.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from Z:/Projects/VivadoProjects/Practica3/project_1.srcs/utils_1/imports/synth_1/main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top aluP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26272
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 824.191 ; gain = 407.852
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'aluP' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/aluP.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'aluP' (0#1) [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/aluP.vhd:47]
WARNING: [Synth 8-3917] design aluP has port ZeroF driven by constant 0
WARNING: [Synth 8-3917] design aluP has port NegF driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 951.016 ; gain = 534.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 951.016 ; gain = 534.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 951.016 ; gain = 534.676
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 951.016 ; gain = 534.676
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 68    
	   3 Input      1 Bit         XORs := 384   
+---Muxes : 
	   2 Input   16 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 31    
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental Z:/Projects/VivadoProjects/Practica3/project_1.srcs/utils_1/imports/synth_1/main.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from Z:/Projects/VivadoProjects/Practica3/project_1.srcs/utils_1/imports/synth_1/main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29524
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 823.824 ; gain = 410.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:15]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:383]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:386]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:453]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:467]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:497]
ERROR: [Synth 8-318] illegal unconstrained array declaration 'g' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:172]
ERROR: [Synth 8-318] illegal unconstrained array declaration 'l' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:172]
ERROR: [Synth 8-318] illegal unconstrained array declaration 'e' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:172]
ERROR: [Synth 8-285] failed synthesizing module 'main' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:15]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 914.680 ; gain = 500.914
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Fri Jun  2 13:32:50 2023...
