#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed May 27 21:04:42 2020
# Process ID: 10976
# Current directory: E:/COA experiments/exam 2/CPU_V2.1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6772 E:\COA experiments\exam 2\CPU_V2.1\CPU_V2.1.xpr
# Log file: E:/COA experiments/exam 2/CPU_V2.1/vivado.log
# Journal file: E:/COA experiments/exam 2/CPU_V2.1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'main_memory' generated file not found 'e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 799.027 ; gain = 13.074
update_compile_order -fileset sources_1
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'main_memory'...
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
launch_runs -jobs 4 main_memory_synth_1
[Wed May 27 21:24:38 2020] Launched main_memory_synth_1...
Run output will be captured here: E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'main_memory'... please wait for 'main_memory_synth_1' run to finish...
wait_on_run main_memory_synth_1
[Wed May 27 21:24:38 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:24:43 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:24:48 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:24:53 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:25:03 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:25:13 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:25:23 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:25:33 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:25:53 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:26:13 2020] Waiting for main_memory_synth_1 to finish...

*** Running vivado
    with args -log main_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_memory.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_memory.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 317.367 ; gain = 81.262
INFO: [Synth 8-638] synthesizing module 'main_memory' [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'main_memory' (9#1) [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 522.836 ; gain = 286.730
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 522.836 ; gain = 286.730
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 604.848 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 604.848 ; gain = 368.742
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 604.848 ; gain = 368.742
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 604.848 ; gain = 368.742
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 604.848 ; gain = 368.742
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:16 . Memory (MB): peak = 604.848 ; gain = 368.742
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 634.223 ; gain = 398.117
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 634.223 ; gain = 398.117
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 644.367 ; gain = 408.262
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 644.367 ; gain = 408.262
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 644.367 ; gain = 408.262
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 644.367 ; gain = 408.262
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 644.367 ; gain = 408.262
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 644.367 ; gain = 408.262
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 644.367 ; gain = 408.262

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 644.367 ; gain = 408.262
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:31 . Memory (MB): peak = 657.898 ; gain = 424.426
[Wed May 27 21:26:23 2020] main_memory_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:45 . Memory (MB): peak = 828.887 ; gain = 0.000
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/COA -notrace
couldn't read file "E:/COA": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed May 27 21:26:41 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 828.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 828.887 ; gain = 0.000
reset_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
export_ip_user_files -of_objects  [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset main_memory] {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1

INFO: [Project 1-386] Moving file 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci' from fileset 'main_memory' to fileset 'sources_1'.
update_compile_order -fileset sources_1
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'main_memory'...
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
launch_runs -jobs 4 main_memory_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci'
[Wed May 27 21:27:37 2020] Launched main_memory_synth_1...
Run output will be captured here: E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'main_memory'... please wait for 'main_memory_synth_1' run to finish...
wait_on_run main_memory_synth_1
[Wed May 27 21:27:38 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:27:43 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:27:48 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:27:53 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:28:03 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:28:13 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:28:23 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:28:33 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:28:53 2020] Waiting for main_memory_synth_1 to finish...

*** Running vivado
    with args -log main_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_memory.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_memory.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 317.055 ; gain = 80.730
INFO: [Synth 8-638] synthesizing module 'main_memory' [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'main_memory' (9#1) [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 522.613 ; gain = 286.289
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 522.613 ; gain = 286.289
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 605.609 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 605.609 ; gain = 369.285
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 605.609 ; gain = 369.285
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 605.609 ; gain = 369.285
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 605.609 ; gain = 369.285
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 605.609 ; gain = 369.285
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 633.980 ; gain = 397.656
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 633.980 ; gain = 397.656
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 644.125 ; gain = 407.801
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 644.125 ; gain = 407.801
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 644.125 ; gain = 407.801
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 644.125 ; gain = 407.801
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 644.125 ; gain = 407.801
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 644.125 ; gain = 407.801
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 644.125 ; gain = 407.801

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 644.125 ; gain = 407.801
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 657.656 ; gain = 423.961
[Wed May 27 21:29:08 2020] main_memory_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:30 . Memory (MB): peak = 845.086 ; gain = 0.000
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 846.266 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 846.266 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 846.266 ; gain = 0.000
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'main_memory'...
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1

launch_runs -jobs 4 main_memory_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci'
[Wed May 27 21:30:36 2020] Launched main_memory_synth_1...
Run output will be captured here: E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'main_memory'... please wait for 'main_memory_synth_1' run to finish...
wait_on_run main_memory_synth_1
[Wed May 27 21:30:36 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:30:41 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:30:46 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:30:51 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:31:01 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:31:11 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:31:21 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:31:31 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:31:51 2020] Waiting for main_memory_synth_1 to finish...

*** Running vivado
    with args -log main_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_memory.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_memory.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 316.730 ; gain = 80.617
INFO: [Synth 8-638] synthesizing module 'main_memory' [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'main_memory' (9#1) [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 523.273 ; gain = 287.160
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 523.273 ; gain = 287.160
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 605.266 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 605.266 ; gain = 369.152
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 605.266 ; gain = 369.152
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 605.266 ; gain = 369.152
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 605.266 ; gain = 369.152
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 605.266 ; gain = 369.152
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 633.637 ; gain = 397.523
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 633.637 ; gain = 397.523
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 643.777 ; gain = 407.664
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 643.777 ; gain = 407.664
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 643.777 ; gain = 407.664
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 643.777 ; gain = 407.664
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 643.777 ; gain = 407.664
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 643.777 ; gain = 407.664
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 643.777 ; gain = 407.664

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 643.777 ; gain = 407.664
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 657.305 ; gain = 422.816
[Wed May 27 21:32:06 2020] main_memory_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:30 . Memory (MB): peak = 846.266 ; gain = 0.000
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 846.266 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 846.266 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 846.266 ; gain = 0.000
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'main_memory'...
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1

launch_runs -jobs 4 main_memory_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci'
[Wed May 27 21:34:17 2020] Launched main_memory_synth_1...
Run output will be captured here: E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'main_memory'... please wait for 'main_memory_synth_1' run to finish...
wait_on_run main_memory_synth_1
[Wed May 27 21:34:17 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:34:23 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:34:28 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:34:33 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:34:43 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:34:53 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:35:03 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:35:13 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:35:33 2020] Waiting for main_memory_synth_1 to finish...

*** Running vivado
    with args -log main_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_memory.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_memory.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 316.980 ; gain = 80.852
INFO: [Synth 8-638] synthesizing module 'main_memory' [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'main_memory' (9#1) [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 523.531 ; gain = 287.402
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 523.531 ; gain = 287.402
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 605.527 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 605.527 ; gain = 369.398
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 605.527 ; gain = 369.398
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 605.527 ; gain = 369.398
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 605.527 ; gain = 369.398
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 605.527 ; gain = 369.398
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 633.898 ; gain = 397.770
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 633.898 ; gain = 397.770
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 644.039 ; gain = 407.910
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 644.039 ; gain = 407.910
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 644.039 ; gain = 407.910
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 644.039 ; gain = 407.910
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 644.039 ; gain = 407.910
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 644.039 ; gain = 407.910
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 644.039 ; gain = 407.910

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 644.039 ; gain = 407.910
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 657.566 ; gain = 423.066
[Wed May 27 21:35:48 2020] main_memory_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:30 . Memory (MB): peak = 846.445 ; gain = 0.137
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 849.250 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 849.250 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 849.250 ; gain = 0.000
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'main_memory'...
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1

launch_runs -jobs 4 main_memory_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci'
[Wed May 27 21:39:06 2020] Launched main_memory_synth_1...
Run output will be captured here: E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'main_memory'... please wait for 'main_memory_synth_1' run to finish...
wait_on_run main_memory_synth_1
[Wed May 27 21:39:06 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:39:11 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:39:16 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:39:21 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:39:31 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:39:41 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:39:51 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:40:01 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:40:21 2020] Waiting for main_memory_synth_1 to finish...

*** Running vivado
    with args -log main_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_memory.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_memory.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 316.871 ; gain = 80.711
INFO: [Synth 8-638] synthesizing module 'main_memory' [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'main_memory' (9#1) [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 523.457 ; gain = 287.297
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 523.457 ; gain = 287.297
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 605.445 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 605.445 ; gain = 369.285
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 605.445 ; gain = 369.285
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 605.445 ; gain = 369.285
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 605.445 ; gain = 369.285
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 605.445 ; gain = 369.285
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 633.816 ; gain = 397.656
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 633.816 ; gain = 397.656
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 643.957 ; gain = 407.797
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 643.957 ; gain = 407.797
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 643.957 ; gain = 407.797
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 643.957 ; gain = 407.797
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 643.957 ; gain = 407.797
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 643.957 ; gain = 407.797
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 643.957 ; gain = 407.797

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 643.957 ; gain = 407.797
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 657.488 ; gain = 422.957
[Wed May 27 21:40:36 2020] main_memory_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:30 . Memory (MB): peak = 851.605 ; gain = 0.000
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 851.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 851.605 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 851.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 855.703 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 855.703 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 855.703 ; gain = 0.000
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'main_memory'...
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1

launch_runs -jobs 4 main_memory_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci'
[Wed May 27 21:43:09 2020] Launched main_memory_synth_1...
Run output will be captured here: E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'main_memory'... please wait for 'main_memory_synth_1' run to finish...
wait_on_run main_memory_synth_1
[Wed May 27 21:43:10 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:43:15 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:43:20 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:43:25 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:43:35 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:43:45 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:43:55 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:44:05 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:44:25 2020] Waiting for main_memory_synth_1 to finish...

*** Running vivado
    with args -log main_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_memory.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_memory.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 316.801 ; gain = 80.695
INFO: [Synth 8-638] synthesizing module 'main_memory' [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'main_memory' (9#1) [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 522.348 ; gain = 286.242
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 522.348 ; gain = 286.242
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 605.344 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 605.344 ; gain = 369.238
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 605.344 ; gain = 369.238
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 605.344 ; gain = 369.238
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 605.344 ; gain = 369.238
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 605.344 ; gain = 369.238
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 633.715 ; gain = 397.609
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 633.715 ; gain = 397.609
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 643.859 ; gain = 407.754
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 643.859 ; gain = 407.754
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 643.859 ; gain = 407.754
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 643.859 ; gain = 407.754
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 643.859 ; gain = 407.754
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 643.859 ; gain = 407.754
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 643.859 ; gain = 407.754

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 643.859 ; gain = 407.754
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 657.387 ; gain = 422.906
[Wed May 27 21:44:40 2020] main_memory_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:30 . Memory (MB): peak = 856.609 ; gain = 0.203
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 865.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 865.188 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 865.188 ; gain = 0.000
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'main_memory'...
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1

launch_runs -jobs 4 main_memory_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci'
[Wed May 27 21:55:36 2020] Launched main_memory_synth_1...
Run output will be captured here: E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'main_memory'... please wait for 'main_memory_synth_1' run to finish...
wait_on_run main_memory_synth_1
[Wed May 27 21:55:36 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:55:41 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:55:46 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:55:51 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:56:01 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:56:11 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:56:21 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:56:31 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:56:51 2020] Waiting for main_memory_synth_1 to finish...

*** Running vivado
    with args -log main_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_memory.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_memory.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 316.672 ; gain = 80.547
INFO: [Synth 8-638] synthesizing module 'main_memory' [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'main_memory' (9#1) [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 522.945 ; gain = 286.820
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 522.945 ; gain = 286.820
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 604.930 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 604.930 ; gain = 368.805
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 604.930 ; gain = 368.805
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 604.930 ; gain = 368.805
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 604.930 ; gain = 368.805
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 604.930 ; gain = 368.805
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 633.301 ; gain = 397.176
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 633.301 ; gain = 397.176
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 643.449 ; gain = 407.324
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 643.449 ; gain = 407.324
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 643.449 ; gain = 407.324
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 643.449 ; gain = 407.324
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 643.449 ; gain = 407.324
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 643.449 ; gain = 407.324
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 643.449 ; gain = 407.324

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 643.449 ; gain = 407.324
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 657.977 ; gain = 423.480
[Wed May 27 21:57:06 2020] main_memory_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:30 . Memory (MB): peak = 865.188 ; gain = 0.000
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 865.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 865.188 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 865.188 ; gain = 0.000
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'main_memory'...
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1

launch_runs -jobs 4 main_memory_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci'
[Wed May 27 21:59:50 2020] Launched main_memory_synth_1...
Run output will be captured here: E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'main_memory'... please wait for 'main_memory_synth_1' run to finish...
wait_on_run main_memory_synth_1
[Wed May 27 21:59:50 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 21:59:55 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 22:00:00 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 22:00:05 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 22:00:15 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 22:00:25 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 22:00:35 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 22:00:45 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 22:01:05 2020] Waiting for main_memory_synth_1 to finish...

*** Running vivado
    with args -log main_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_memory.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_memory.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 316.586 ; gain = 80.438
INFO: [Synth 8-638] synthesizing module 'main_memory' [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'main_memory' (9#1) [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 522.938 ; gain = 286.789
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 522.938 ; gain = 286.789
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 604.934 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 604.934 ; gain = 368.785
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 604.934 ; gain = 368.785
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 604.934 ; gain = 368.785
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 604.934 ; gain = 368.785
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 604.934 ; gain = 368.785
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 634.305 ; gain = 398.156
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 634.305 ; gain = 398.156
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 644.449 ; gain = 408.301
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 644.449 ; gain = 408.301
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 644.449 ; gain = 408.301
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 644.449 ; gain = 408.301
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 644.449 ; gain = 408.301
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 644.449 ; gain = 408.301
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 644.449 ; gain = 408.301

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 644.449 ; gain = 408.301
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 657.980 ; gain = 423.461
[Wed May 27 22:01:20 2020] main_memory_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:30 . Memory (MB): peak = 865.188 ; gain = 0.000
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 865.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 865.188 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 865.188 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 865.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 865.188 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 865.188 ; gain = 0.000
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'main_memory'...
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1

launch_runs -jobs 4 main_memory_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci'
[Wed May 27 22:09:15 2020] Launched main_memory_synth_1...
Run output will be captured here: E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'main_memory'... please wait for 'main_memory_synth_1' run to finish...
wait_on_run main_memory_synth_1
[Wed May 27 22:09:15 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 22:09:20 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 22:09:25 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 22:09:30 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 22:09:40 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 22:09:50 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 22:10:00 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 22:10:10 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 22:10:30 2020] Waiting for main_memory_synth_1 to finish...

*** Running vivado
    with args -log main_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_memory.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_memory.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 317.043 ; gain = 80.984
INFO: [Synth 8-638] synthesizing module 'main_memory' [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'main_memory' (9#1) [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 523.613 ; gain = 287.555
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 523.613 ; gain = 287.555
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 605.602 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 605.602 ; gain = 369.543
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 605.602 ; gain = 369.543
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 605.602 ; gain = 369.543
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 605.602 ; gain = 369.543
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 605.602 ; gain = 369.543
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 633.973 ; gain = 397.914
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 633.973 ; gain = 397.914
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 644.117 ; gain = 408.059
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 644.117 ; gain = 408.059
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 644.117 ; gain = 408.059
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 644.117 ; gain = 408.059
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 644.117 ; gain = 408.059
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 644.117 ; gain = 408.059
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 644.117 ; gain = 408.059

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 644.117 ; gain = 408.059
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 657.645 ; gain = 423.211
[Wed May 27 22:10:45 2020] main_memory_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:30 . Memory (MB): peak = 879.320 ; gain = 0.000
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 879.320 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 879.320 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 879.320 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 891.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 891.316 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 891.316 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'main_memory'...
catch { config_ip_cache -export [get_ips -all main_memory] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP main_memory, cache-ID = de8a6b18c4972d0f; cache size = 2.802 MB.
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
launch_runs -jobs 4 main_memory_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP main_memory, cache-ID = de8a6b18c4972d0f; cache size = 2.802 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci' is already up-to-date
[Wed May 27 22:23:27 2020] Launched main_memory_synth_1...
Run output will be captured here: E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'main_memory'... please wait for 'main_memory_synth_1' run to finish...
wait_on_run main_memory_synth_1
[Wed May 27 22:23:27 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 22:23:32 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 22:23:37 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 22:23:42 2020] Waiting for main_memory_synth_1 to finish...

*** Running vivado
    with args -log main_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_memory.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_memory.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP main_memory, cache-ID = de8a6b18c4972d0f.
[Wed May 27 22:23:42 2020] main_memory_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 891.316 ; gain = 0.000
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 891.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 891.316 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 891.316 ; gain = 0.000
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'main_memory'...
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1

launch_runs -jobs 4 main_memory_synth_1
[Wed May 27 23:01:52 2020] Launched main_memory_synth_1...
Run output will be captured here: E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'main_memory'... please wait for 'main_memory_synth_1' run to finish...
wait_on_run main_memory_synth_1
[Wed May 27 23:01:53 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 23:01:58 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 23:02:03 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 23:02:08 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 23:02:18 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 23:02:28 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 23:02:38 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 23:02:48 2020] Waiting for main_memory_synth_1 to finish...
[Wed May 27 23:03:08 2020] Waiting for main_memory_synth_1 to finish...

*** Running vivado
    with args -log main_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_memory.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_memory.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 317.160 ; gain = 81.078
INFO: [Synth 8-638] synthesizing module 'main_memory' [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'main_memory' (9#1) [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 523.133 ; gain = 287.051
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 523.133 ; gain = 287.051
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 605.121 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 605.121 ; gain = 369.039
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 605.121 ; gain = 369.039
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 605.121 ; gain = 369.039
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 605.121 ; gain = 369.039
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 605.121 ; gain = 369.039
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 633.496 ; gain = 397.414
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 633.496 ; gain = 397.414
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 644.641 ; gain = 408.559
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 644.641 ; gain = 408.559
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 644.641 ; gain = 408.559
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 644.641 ; gain = 408.559
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 644.641 ; gain = 408.559
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 644.641 ; gain = 408.559
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 644.641 ; gain = 408.559

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 644.641 ; gain = 408.559
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 658.168 ; gain = 423.715
[Wed May 27 23:03:23 2020] main_memory_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:30 . Memory (MB): peak = 891.316 ; gain = 0.000
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 891.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 891.316 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 891.316 ; gain = 0.000
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 27 23:05:17 2020...
