../../../../samples/ALU/bench/verilog/testbench.sv

../../../../samples/ALU/rtl/verilog/design.sv
