<stg><name>accelerator<1437>_Pipeline_2</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
<literal name="icmp_ln43_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln880" val="0"/>
<literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
<literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln43_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:0 %p_first_assign_6_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_first_assign_6

]]></Node>
<StgValue><ssdm name="p_first_assign_6_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %add_ln139_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln139

]]></Node>
<StgValue><ssdm name="add_ln139_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %p_result_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_result_5

]]></Node>
<StgValue><ssdm name="p_result_5_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.cond.i.i.i.i.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.cond.i.i.i.i.i.i.i.i:0 %idx172 = phi i1 0, void %newFuncRoot, i1 %xor_ln880, void %for.inc.i.i.i.i.i.i.i.i

]]></Node>
<StgValue><ssdm name="idx172"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.cond.i.i.i.i.i.i.i.i:1 %shl_ln5 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %idx172, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="3">
<![CDATA[
for.cond.i.i.i.i.i.i.i.i:2 %zext_ln871 = zext i3 %shl_ln5

]]></Node>
<StgValue><ssdm name="zext_ln871"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="3">
<![CDATA[
for.cond.i.i.i.i.i.i.i.i:3 %zext_ln871_2 = zext i3 %shl_ln5

]]></Node>
<StgValue><ssdm name="zext_ln871_2"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.cond.i.i.i.i.i.i.i.i:4 %add_ln871_2 = add i64 %zext_ln871, i64 %p_result_5_read

]]></Node>
<StgValue><ssdm name="add_ln871_2"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.cond.i.i.i.i.i.i.i.i:5 %icmp_ln880 = icmp_eq  i64 %add_ln871_2, i64 %add_ln139_read

]]></Node>
<StgValue><ssdm name="icmp_ln880"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.i.i.i.i.i.i.i.i:6 %add_ln871 = add i6 %zext_ln871_2, i6 %p_first_assign_6_read

]]></Node>
<StgValue><ssdm name="add_ln871"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond.i.i.i.i.i.i.i.i:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond.i.i.i.i.i.i.i.i:8 %br_ln880 = br i1 %icmp_ln880, void %for.body.i.i.i.i.i.i.i.i, void %for.end.i.i.i.i.i.i.i.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln880"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.i.i.i.i.i.i:1 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i64.i32.i32, i64 %add_ln871_2, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="4">
<![CDATA[
for.body.i.i.i.i.i.i.i.i:2 %zext_ln43_2 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln43_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.i.i.i.i.i.i.i:3 %result_l3_addr = getelementptr i25 %result_l3, i64 0, i64 %zext_ln43_2

]]></Node>
<StgValue><ssdm name="result_l3_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="4">
<![CDATA[
for.body.i.i.i.i.i.i.i.i:4 %result_l3_load = load i4 %result_l3_addr

]]></Node>
<StgValue><ssdm name="result_l3_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.i.i.i.i.i.i:5 %lshr_ln43_2 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln871, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln43_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="4">
<![CDATA[
for.body.i.i.i.i.i.i.i.i:6 %zext_ln43 = zext i4 %lshr_ln43_2

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.i.i.i.i.i.i.i:7 %result_l3_addr_1 = getelementptr i25 %result_l3, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="result_l3_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="25" op_0_bw="4">
<![CDATA[
for.body.i.i.i.i.i.i.i.i:8 %result_l3_load_1 = load i4 %result_l3_addr_1

]]></Node>
<StgValue><ssdm name="result_l3_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i.i.i.i.i.i.i.i:0 %specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75

]]></Node>
<StgValue><ssdm name="specpipeline_ln43"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="4">
<![CDATA[
for.body.i.i.i.i.i.i.i.i:4 %result_l3_load = load i4 %result_l3_addr

]]></Node>
<StgValue><ssdm name="result_l3_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="25" op_0_bw="4">
<![CDATA[
for.body.i.i.i.i.i.i.i.i:8 %result_l3_load_1 = load i4 %result_l3_addr_1

]]></Node>
<StgValue><ssdm name="result_l3_load_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body.i.i.i.i.i.i.i.i:9 %icmp_ln43 = icmp_slt  i25 %result_l3_load, i25 %result_l3_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.i.i.i.i.i.i.i:10 %br_ln883 = br i1 %icmp_ln43, void %if.end.i.i.i.i.i.i.i.i, void %_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i.thread.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln883"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
<literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.i.i.i.i.i.i:0 %icmp_ln43_2 = icmp_slt  i25 %result_l3_load_1, i25 %result_l3_load

]]></Node>
<StgValue><ssdm name="icmp_ln43_2"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
<literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i.i.i.i.i.i:1 %br_ln885 = br i1 %icmp_ln43_2, void %for.inc.i.i.i.i.i.i.i.i, void %_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln885"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
<literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln43_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.i.i.i.i.i.i.i:0 %xor_ln880 = xor i1 %idx172, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln880"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
<literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln43_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i.i.i.i.i.i.i:1 %br_ln880 = br void %for.cond.i.i.i.i.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln880"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
<literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i.loopexit.exitStub:0 %write_ln871 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %add_ln871_out, i6 %add_ln871

]]></Node>
<StgValue><ssdm name="write_ln871"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
<literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i.loopexit.exitStub:1 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
<literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i.thread.loopexit.exitStub:0 %write_ln871 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %add_ln871_out, i6 %add_ln871

]]></Node>
<StgValue><ssdm name="write_ln871"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln880" val="0"/>
<literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i.thread.loopexit.exitStub:1 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
UnifiedReturnBlock:0 %UnifiedRetVal = phi i2 0, void %for.end.i.i.i.i.i.i.i.i.exitStub, i2 1, void %_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i.loopexit.exitStub, i2 2, void %_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i.thread.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="2">
<![CDATA[
UnifiedReturnBlock:1 %ret_ln0 = ret i2 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.end.i.i.i.i.i.i.i.i.exitStub:0 %write_ln871 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %add_ln871_out, i6 %add_ln871

]]></Node>
<StgValue><ssdm name="write_ln871"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
for.end.i.i.i.i.i.i.i.i.exitStub:1 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
