//! Automatically rewritten from C to Rust
//! Source: arch/arm64/kernel/cpu_errata.c
#![no_std]
#![allow(non_camel_case_types)]
#![allow(non_snake_case)]
#![allow(non_upper_case_globals)]
#![allow(dead_code)]
#![allow(unused_variables)]
#![allow(unused_mut)]

use core::ffi::*;

// --- Linux Kernel Primitives Prelude ---
pub type uid_t = u32;
pub type gid_t = u32;
pub type uid16_t = u16;
pub type gid16_t = u16;
pub type pid_t = i32;
pub type mode_t = u32;
pub type umode_t = u16;
pub type nlink_t = u32;
pub type off_t = i64;
pub type loff_t = i64;
pub type dev_t = u32;
pub type ino_t = u64;
pub type size_t = usize;
pub type ssize_t = isize;
pub type uintptr_t = usize;
pub type intptr_t = isize;
pub type ptrdiff_t = isize;
pub type clockid_t = i32;
pub type timer_t = i32;
pub type time64_t = i64;
pub type atomic_t = core::sync::atomic::AtomicI32;
pub type atomic64_t = core::sync::atomic::AtomicI64;
// ---------------------------------------


// SPDX-License-Identifier: GPL-2.0-only
//
// Contains CPU specific errata definitions
//
// Copyright (C) 2014 ARM Ltd.
//

    static u64 target_impl_cpu_num;
    static struct target_impl_cpu *target_impl_cpus;
#[no_mangle]
pub unsafe extern "C" fn cpu_errata_set_target_impl(num: u64, impl_cpus: *mut c_void) -> bool {
    bool cpu_errata_set_target_impl(u64 num, void *impl_cpus)
    {
    if (target_impl_cpu_num || !num || !impl_cpus)
    return false;
    target_impl_cpu_num = num;
    target_impl_cpus = impl_cpus;
    return true;
    }
#[no_mangle]
pub unsafe extern "C" fn is_midr_in_range(range: *const midr_range) -> bool {
    static inline bool is_midr_in_range(struct midr_range const *range)
    {
    int i;
    if (!target_impl_cpu_num)
    return midr_is_cpu_model_range(read_cpuid_id(), range.model,
    range.rv_min, range.rv_max);
    for (i = 0; i < target_impl_cpu_num; i++) {
    if (midr_is_cpu_model_range(target_impl_cpus[i].midr,
    range.model,
    range.rv_min, range.rv_max))
    return true;
    }
    return false;
    }
#[no_mangle]
pub unsafe extern "C" fn is_midr_in_range_list(ranges: *const midr_range) -> bool {
    bool is_midr_in_range_list(struct midr_range const *ranges)
    {
    while (ranges.model)
    if (is_midr_in_range(ranges++))
    return true;
    return false;
    }
    EXPORT_SYMBOL_GPL(is_midr_in_range_list);
    static bool __maybe_unused
    __is_affected_midr_range(const struct arm64_cpu_capabilities *entry,
    u32 midr, u32 revidr)
    {
    const struct arm64_midr_revidr *fix;
    if (!is_midr_in_range(&entry.midr_range))
    return false;
    midr &= MIDR_REVISION_MASK | MIDR_VARIANT_MASK;
    for (fix = entry.fixed_revs; fix && fix.revidr_mask; fix++)
    if (midr == fix.midr_rv && (revidr & fix.revidr_mask))
    return false;
    return true;
    }
    static bool __maybe_unused
    is_affected_midr_range(const struct arm64_cpu_capabilities *entry, int scope)
    {
    int i;
    if (!target_impl_cpu_num) {
    WARN_ON(scope != SCOPE_LOCAL_CPU || preemptible());
    return __is_affected_midr_range(entry, read_cpuid_id(),
    read_cpuid(REVIDR_EL1));
    }
    for (i = 0; i < target_impl_cpu_num; i++) {
    if (__is_affected_midr_range(entry, target_impl_cpus[i].midr,
    target_impl_cpus[i].revidr))
    return true;
    }
    return false;
    }
    static bool __maybe_unused
    is_affected_midr_range_list(const struct arm64_cpu_capabilities *entry,
    int scope)
    {
    WARN_ON(scope != SCOPE_LOCAL_CPU || preemptible());
    return is_midr_in_range_list(entry.midr_range_list);
    }
    static bool __maybe_unused
    is_kryo_midr(const struct arm64_cpu_capabilities *entry, int scope)
    {
    u32 model;
    WARN_ON(scope != SCOPE_LOCAL_CPU || preemptible());
    model = read_cpuid_id();
    model &= MIDR_IMPLEMENTOR_MASK | (0xf00 << MIDR_PARTNUM_SHIFT) |
    MIDR_ARCHITECTURE_MASK;
    let mut model: return = = entry.midr_range.model;
    }
    static bool
    has_mismatched_cache_type(const struct arm64_cpu_capabilities *entry,
    int scope)
    {
    let mut mask: u64 = arm64_ftr_reg_ctrel0.strict_mask;
    let mut sys: u64 = arm64_ftr_reg_ctrel0.sys_val & mask;
    u64 ctr_raw, ctr_real;
    WARN_ON(scope != SCOPE_LOCAL_CPU || preemptible());
//
// We want to make sure that all the CPUs in the system expose
// a consistent CTR_EL0 to make sure that applications behaves
// correctly with migration.
//
// If a CPU has CTR_EL0.IDC but does not advertise it via CTR_EL0 :
//
// 1) It is safe if the system doesn't support IDC, as CPU anyway
// reports IDC = 0, consistent with the rest.
//
// 2) If the system has IDC, it is still safe as we trap CTR_EL0
// access on this CPU via the ARM64_HAS_CACHE_IDC capability.
//
// So, we need to make sure either the raw CTR_EL0 or the effective
// CTR_EL0 matches the system's copy to allow a secondary CPU to boot.
//
    ctr_raw = read_cpuid_cachetype() & mask;
    ctr_real = read_cpuid_effective_cachetype() & mask;
    return (ctr_real != sys) && (ctr_raw != sys);
    }

    static DEFINE_STATIC_KEY_FALSE(arm_si_l1_workaround_4311569);
#[no_mangle]
unsafe extern "C" fn early_arm_si_l1_workaround_4311569_cfg(arg: *mut c_char) -> int __init {
    static int __init early_arm_si_l1_workaround_4311569_cfg(char *arg)
    {
    static_branch_enable(&arm_si_l1_workaround_4311569);
    pr_info("Enabling cache maintenance workaround for ARM SI-L1 erratum 4311569\n");
    return 0;
    }
    early_param("arm_si_l1_workaround_4311569", early_arm_si_l1_workaround_4311569_cfg);
//
// We have some earlier use cases to call cache maintenance operation functions, for example,
// dcache_inval_poc() and dcache_clean_poc() in head.S, before making decision to turn on this
// workaround. Since the scope of this workaround is limited to non-coherent DMA agents, its
// safe to have the workaround off by default.
//
    static bool
    need_arm_si_l1_workaround_4311569(const struct arm64_cpu_capabilities *entry, int scope)
    {
    return static_branch_unlikely(&arm_si_l1_workaround_4311569);
    }

    static void
    cpu_enable_trap_ctr_access(const struct arm64_cpu_capabilities *cap)
    {
    let mut mask: u64 = arm64_ftr_reg_ctrel0.strict_mask;
    let mut enable_uct_trap: bool = false;
// Trap CTR_EL0 access on this CPU, only if it has a mismatch
    if ((read_cpuid_cachetype() & mask) !=
    (arm64_ftr_reg_ctrel0.sys_val & mask))
    enable_uct_trap = true;
// ... or if the system is affected by an erratum
    if (cap.capability == ARM64_WORKAROUND_1542419)
    enable_uct_trap = true;
    if (enable_uct_trap)
    sysreg_clear_set(sctlr_el1, SCTLR_EL1_UCT, 0);
    }

    static bool
    has_cortex_a76_erratum_1463225(const struct arm64_cpu_capabilities *entry,
    int scope)
    {
    return is_affected_midr_range_list(entry, scope) && is_kernel_in_hyp_mode();
    }

    static void __maybe_unused
    cpu_enable_cache_maint_trap(const struct arm64_cpu_capabilities *__unused)
    {
    sysreg_clear_set(sctlr_el1, SCTLR_EL1_UCI, 0);
    }

    .matches = is_affected_midr_range,			\
    .midr_range = MIDR_RANGE(model, v_min, r_min, v_max, r_max)

    .matches = is_affected_midr_range,				\
    .midr_range = MIDR_ALL_VERSIONS(model)

    .fixed_revs = (struct arm64_midr_revidr[]){{ (rev), (revidr_mask) }, {}}

    .type = ARM64_CPUCAP_LOCAL_CPU_ERRATUM,				\
    CAP_MIDR_RANGE(model, v_min, r_min, v_max, r_max)

    .matches = is_affected_midr_range_list,			\
    .midr_range_list = list
// Errata affecting a range of revisions of  given model variant

    ERRATA_MIDR_RANGE(m, var, r_min, var, r_max)
// Errata affecting a single variant/revision of a model

    ERRATA_MIDR_RANGE(model, var, rev, var, rev)
// Errata affecting all variants/revisions of a given a model

    .type = ARM64_CPUCAP_LOCAL_CPU_ERRATUM,			\
    CAP_MIDR_ALL_VERSIONS(model)
// Errata affecting a list of midr ranges, with same work around

    .type = ARM64_CPUCAP_LOCAL_CPU_ERRATUM,			\
    CAP_MIDR_RANGE_LIST(midr_list)
    static const __maybe_unused struct midr_range tx2_family_cpus[] = {
    MIDR_ALL_VERSIONS(MIDR_BRCM_VULCAN),
    MIDR_ALL_VERSIONS(MIDR_CAVIUM_THUNDERX2),
    {},
    };
    static bool __maybe_unused
    needs_tx2_tvm_workaround(const struct arm64_cpu_capabilities *entry,
    int scope)
    {
    int i;
    if (!is_affected_midr_range_list(entry, scope) ||
    !is_hyp_mode_available())
    return false;
    for_each_possible_cpu(i) {
    if (MPIDR_AFFINITY_LEVEL(cpu_logical_map(i), 0) != 0)
    return true;
    }
    return false;
    }
    static bool __maybe_unused
    has_neoverse_n1_erratum_1542419(const struct arm64_cpu_capabilities *entry,
    int scope)
    {
    let mut has_dic: bool = read_cpuid_cachetype() & BIT(CTR_EL0_DIC_SHIFT);
    let mut range: midr_range = MIDR_ALL_VERSIONS(MIDR_NEOVERSE_N1);
    WARN_ON(scope != SCOPE_LOCAL_CPU || preemptible());
    return is_midr_in_range(&range) && has_dic;
    }
    static const struct midr_range apple_cpus[] = {
    MIDR_ALL_VERSIONS(MIDR_APPLE_M1_ICESTORM),
    MIDR_ALL_VERSIONS(MIDR_APPLE_M1_FIRESTORM),
    MIDR_ALL_VERSIONS(MIDR_APPLE_M1_ICESTORM_PRO),
    MIDR_ALL_VERSIONS(MIDR_APPLE_M1_FIRESTORM_PRO),
    MIDR_ALL_VERSIONS(MIDR_APPLE_M1_ICESTORM_MAX),
    MIDR_ALL_VERSIONS(MIDR_APPLE_M1_FIRESTORM_MAX),
    MIDR_ALL_VERSIONS(MIDR_APPLE_M2_BLIZZARD),
    MIDR_ALL_VERSIONS(MIDR_APPLE_M2_AVALANCHE),
    MIDR_ALL_VERSIONS(MIDR_APPLE_M2_BLIZZARD_PRO),
    MIDR_ALL_VERSIONS(MIDR_APPLE_M2_AVALANCHE_PRO),
    MIDR_ALL_VERSIONS(MIDR_APPLE_M2_BLIZZARD_MAX),
    MIDR_ALL_VERSIONS(MIDR_APPLE_M2_AVALANCHE_MAX),
    {},
    };
#[no_mangle]
unsafe extern "C" fn has_impdef_pmuv3(entry: *const arm64_cpu_capabilities, scope: c_int) -> bool {
    static bool has_impdef_pmuv3(const struct arm64_cpu_capabilities *entry, int scope)
    {
    let mut dfr0: u64 = read_sanitised_ftr_reg(SYS_ID_AA64DFR0_EL1);
    unsigned int pmuver;
    if (!is_kernel_in_hyp_mode())
    return false;
    pmuver = cpuid_feature_extract_unsigned_field(dfr0,
    ID_AA64DFR0_EL1_PMUVer_SHIFT);
    if (pmuver != ID_AA64DFR0_EL1_PMUVer_IMP_DEF)
    return false;
    return is_midr_in_range_list(apple_cpus);
    }
#[no_mangle]
unsafe extern "C" fn has_broken_gic_v3_seis(entry: *const arm64_cpu_capabilities, scope: c_int) -> bool {
    static bool has_broken_gic_v3_seis(const struct arm64_cpu_capabilities *entry, int scope)
    {
    return (is_kernel_in_hyp_mode() &&
    is_midr_in_range_list(apple_cpus) &&
    (read_sysreg_s(SYS_ICH_VTR_EL2) & ICH_VTR_EL2_SEIS));
    }
#[no_mangle]
unsafe extern "C" fn cpu_enable_impdef_pmuv3_traps(__unused: *const arm64_cpu_capabilities) {
    static void cpu_enable_impdef_pmuv3_traps(const struct arm64_cpu_capabilities *__unused)
    {
    sysreg_clear_set_s(SYS_HACR_EL2, 0, BIT(56));
    }

    static const struct arm64_cpu_capabilities arm64_repeat_tlbi_list[] = {

    {
    ERRATA_MIDR_REV(MIDR_QCOM_FALKOR_V1, 0, 0)
    },
    {
    .midr_range.model = MIDR_QCOM_KRYO,
    .matches = is_kryo_midr,
    },

    {
    ERRATA_MIDR_RANGE(MIDR_CORTEX_A76, 0, 0, 3, 0),
    },
    {
// Kryo4xx Gold (rcpe to rfpe) => (r0p0 to r3p0)
    ERRATA_MIDR_RANGE(MIDR_QCOM_KRYO_4XX_GOLD, 0xc, 0xe, 0xf, 0xe),
    },

    {
    ERRATA_MIDR_ALL_VERSIONS(MIDR_CORTEX_A55),
    },

    {
// Cortex-A510 r0p0 -> r1p1. Fixed in r1p2
    ERRATA_MIDR_RANGE(MIDR_CORTEX_A510, 0, 0, 1, 1),
    },

    {
    ERRATA_MIDR_RANGE_LIST(((const struct midr_range[]) {
    MIDR_ALL_VERSIONS(MIDR_C1_PREMIUM),
    MIDR_ALL_VERSIONS(MIDR_C1_ULTRA),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_A76),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_A76AE),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_A77),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_A78),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_A78AE),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_A78C),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_A710),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_X1),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_X1C),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_X2),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_X3),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_X4),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_X925),
    MIDR_ALL_VERSIONS(MIDR_NEOVERSE_N1),
    MIDR_ALL_VERSIONS(MIDR_NEOVERSE_N2),
    MIDR_ALL_VERSIONS(MIDR_NEOVERSE_V1),
    MIDR_ALL_VERSIONS(MIDR_NEOVERSE_V2),
    MIDR_ALL_VERSIONS(MIDR_NEOVERSE_V3),
    MIDR_ALL_VERSIONS(MIDR_NEOVERSE_V3AE),
    MIDR_ALL_VERSIONS(MIDR_NVIDIA_OLYMPUS),
    MIDR_ALL_VERSIONS(MIDR_MICROSOFT_AZURE_COBALT_100),
    {}
    })),
    },

    {}
    };

    static const struct midr_range cavium_erratum_23154_cpus[] = {
    MIDR_ALL_VERSIONS(MIDR_THUNDERX),
    MIDR_ALL_VERSIONS(MIDR_THUNDERX_81XX),
    MIDR_ALL_VERSIONS(MIDR_THUNDERX_83XX),
    MIDR_ALL_VERSIONS(MIDR_OCTX2_98XX),
    MIDR_ALL_VERSIONS(MIDR_OCTX2_96XX),
    MIDR_ALL_VERSIONS(MIDR_OCTX2_95XX),
    MIDR_ALL_VERSIONS(MIDR_OCTX2_95XXN),
    MIDR_ALL_VERSIONS(MIDR_OCTX2_95XXMM),
    MIDR_ALL_VERSIONS(MIDR_OCTX2_95XXO),
    {},
    };

    static const struct midr_range cavium_erratum_27456_cpus[] = {
// Cavium ThunderX, T88 pass 1.x - 2.1
    MIDR_RANGE(MIDR_THUNDERX, 0, 0, 1, 1),
// Cavium ThunderX, T81 pass 1.0
    MIDR_REV(MIDR_THUNDERX_81XX, 0, 0),
    {},
    };

    static const struct midr_range cavium_erratum_30115_cpus[] = {
// Cavium ThunderX, T88 pass 1.x - 2.2
    MIDR_RANGE(MIDR_THUNDERX, 0, 0, 1, 2),
// Cavium ThunderX, T81 pass 1.0 - 1.2
    MIDR_REV_RANGE(MIDR_THUNDERX_81XX, 0, 0, 2),
// Cavium ThunderX, T83 pass 1.0
    MIDR_REV(MIDR_THUNDERX_83XX, 0, 0),
    {},
    };

    static const struct arm64_cpu_capabilities qcom_erratum_1003_list[] = {
    {
    ERRATA_MIDR_REV(MIDR_QCOM_FALKOR_V1, 0, 0),
    },
    {
    .midr_range.model = MIDR_QCOM_KRYO,
    .matches = is_kryo_midr,
    },
    {},
    };

    static const struct midr_range workaround_clean_cache[] = {

    defined(CONFIG_ARM64_ERRATUM_827319) || \
    defined(CONFIG_ARM64_ERRATUM_824069)
// Cortex-A53 r0p[012]: ARM errata 826319, 827319, 824069
    MIDR_REV_RANGE(MIDR_CORTEX_A53, 0, 0, 2),

// Cortex-A53 r0p[01] : ARM errata 819472
    MIDR_REV_RANGE(MIDR_CORTEX_A53, 0, 0, 1),

    {},
    };

//
// - 1188873 affects r0p0 to r2p0
// - 1418040 affects r0p0 to r3p1
//
    static const struct midr_range erratum_1418040_list[] = {
// Cortex-A76 r0p0 to r3p1
    MIDR_RANGE(MIDR_CORTEX_A76, 0, 0, 3, 1),
// Neoverse-N1 r0p0 to r3p1
    MIDR_RANGE(MIDR_NEOVERSE_N1, 0, 0, 3, 1),
// Kryo4xx Gold (rcpe to rfpf) => (r0p0 to r3p1)
    MIDR_RANGE(MIDR_QCOM_KRYO_4XX_GOLD, 0xc, 0xe, 0xf, 0xf),
    {},
    };

    static const struct midr_range erratum_845719_list[] = {
// Cortex-A53 r0p[01234]
    MIDR_REV_RANGE(MIDR_CORTEX_A53, 0, 0, 4),
// Brahma-B53 r0p[0]
    MIDR_REV(MIDR_BRAHMA_B53, 0, 0),
// Kryo2XX Silver rAp4
    MIDR_REV(MIDR_QCOM_KRYO_2XX_SILVER, 0xa, 0x4),
    {},
    };

    static const struct arm64_cpu_capabilities erratum_843419_list[] = {
    {
// Cortex-A53 r0p[01234]
    .matches = is_affected_midr_range,
    ERRATA_MIDR_REV_RANGE(MIDR_CORTEX_A53, 0, 0, 4),
    MIDR_FIXED(0x4, BIT(8)),
    },
    {
// Brahma-B53 r0p[0]
    .matches = is_affected_midr_range,
    ERRATA_MIDR_REV(MIDR_BRAHMA_B53, 0, 0),
    },
    {},
    };

    static const struct midr_range erratum_speculative_at_list[] = {

// Cortex A76 r0p0 to r2p0
    MIDR_RANGE(MIDR_CORTEX_A76, 0, 0, 2, 0),

    MIDR_ALL_VERSIONS(MIDR_CORTEX_A57),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_A72),

// Cortex A55 r0p0 to r2p0
    MIDR_RANGE(MIDR_CORTEX_A55, 0, 0, 2, 0),
// Kryo4xx Silver (rdpe => r1p0)
    MIDR_REV(MIDR_QCOM_KRYO_4XX_SILVER, 0xd, 0xe),

    {},
    };

    static const struct midr_range erratum_1463225[] = {
// Cortex-A76 r0p0 - r3p1
    MIDR_RANGE(MIDR_CORTEX_A76, 0, 0, 3, 1),
// Kryo4xx Gold (rcpe to rfpf) => (r0p0 to r3p1)
    MIDR_RANGE(MIDR_QCOM_KRYO_4XX_GOLD, 0xc, 0xe, 0xf, 0xf),
    {},
    };

    static const struct midr_range trbe_overwrite_fill_mode_cpus[] = {

    MIDR_ALL_VERSIONS(MIDR_NEOVERSE_N2),
    MIDR_ALL_VERSIONS(MIDR_MICROSOFT_AZURE_COBALT_100),

    MIDR_ALL_VERSIONS(MIDR_CORTEX_A710),
    MIDR_RANGE(MIDR_CORTEX_X2, 0, 0, 2, 0),

    {},
    };

    static const struct midr_range tsb_flush_fail_cpus[] = {

    MIDR_ALL_VERSIONS(MIDR_NEOVERSE_N2),
    MIDR_ALL_VERSIONS(MIDR_MICROSOFT_AZURE_COBALT_100),

    MIDR_ALL_VERSIONS(MIDR_CORTEX_A710),

    {},
    };

    static struct midr_range trbe_write_out_of_range_cpus[] = {

    MIDR_ALL_VERSIONS(MIDR_NEOVERSE_N2),
    MIDR_ALL_VERSIONS(MIDR_MICROSOFT_AZURE_COBALT_100),

    MIDR_ALL_VERSIONS(MIDR_CORTEX_A710),
    MIDR_RANGE(MIDR_CORTEX_X2, 0, 0, 2, 0),

    {},
    };

    static struct midr_range broken_aarch32_aes[] = {
    MIDR_RANGE(MIDR_CORTEX_A57, 0, 1, 0xf, 0xf),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_A72),
    {},
    };

    static const struct midr_range erratum_spec_unpriv_load_list[] = {

    MIDR_ALL_VERSIONS(MIDR_CORTEX_A510),

// Cortex-A520 r0p0 to r0p1
    MIDR_REV_RANGE(MIDR_CORTEX_A520, 0, 0, 1),

    {},
    };

    static const struct midr_range erratum_spec_ssbs_list[] = {
    MIDR_ALL_VERSIONS(MIDR_CORTEX_A76),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_A77),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_A78),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_A78C),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_A710),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_A715),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_A720),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_A720AE),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_A725),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_X1),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_X1C),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_X2),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_X3),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_X4),
    MIDR_ALL_VERSIONS(MIDR_CORTEX_X925),
    MIDR_ALL_VERSIONS(MIDR_MICROSOFT_AZURE_COBALT_100),
    MIDR_ALL_VERSIONS(MIDR_NEOVERSE_N1),
    MIDR_ALL_VERSIONS(MIDR_NEOVERSE_N2),
    MIDR_ALL_VERSIONS(MIDR_NEOVERSE_N3),
    MIDR_ALL_VERSIONS(MIDR_NEOVERSE_V1),
    MIDR_ALL_VERSIONS(MIDR_NEOVERSE_V2),
    MIDR_ALL_VERSIONS(MIDR_NEOVERSE_V3),
    MIDR_ALL_VERSIONS(MIDR_NEOVERSE_V3AE),
    {}
    };

    static bool has_sme_dvmsync_erratum(const struct arm64_cpu_capabilities *entry,
    int scope)
    {
    if (!id_aa64pfr1_sme(read_sanitised_ftr_reg(SYS_ID_AA64PFR1_EL1)))
    return false;
    return is_affected_midr_range(entry, scope);
    }
#[no_mangle]
unsafe extern "C" fn cpu_enable_sme_dvmsync(__unused: *const arm64_cpu_capabilities) {
    static void cpu_enable_sme_dvmsync(const struct arm64_cpu_capabilities *__unused)
    {
    if (this_cpu_has_cap(ARM64_WORKAROUND_4193714))
    sme_enable_dvmsync();
    }

    static const struct midr_range erratum_ac03_cpu_38_list[] = {
    MIDR_ALL_VERSIONS(MIDR_AMPERE1),
    MIDR_ALL_VERSIONS(MIDR_AMPERE1A),
    {},
    };

    static const struct midr_range erratum_ac04_cpu_23_list[] = {
    MIDR_ALL_VERSIONS(MIDR_AMPERE1A),
    {},
    };

    static const struct midr_range cnp_erratum_cpus[] = {

    MIDR_ALL_VERSIONS(MIDR_NVIDIA_CARMEL),

    MIDR_ALL_VERSIONS(MIDR_HISI_HIP09),

    {},
    };

    const struct arm64_cpu_capabilities arm64_errata[] = {

    {
    .desc = "ARM errata 826319, 827319, 824069, or 819472",
    .capability = ARM64_WORKAROUND_CLEAN_CACHE,
    ERRATA_MIDR_RANGE_LIST(workaround_clean_cache),
    .cpu_enable = cpu_enable_cache_maint_trap,
    },

    {
// Cortex-A57 r0p0 - r1p2
    .desc = "ARM erratum 832075",
    .capability = ARM64_WORKAROUND_DEVICE_LOAD_ACQUIRE,
    ERRATA_MIDR_RANGE(MIDR_CORTEX_A57,
    0, 0,
    1, 2),
    },

    {
// Cortex-A57 r0p0 - r1p2
    .desc = "ARM erratum 834220",
    .capability = ARM64_WORKAROUND_834220,
    ERRATA_MIDR_RANGE(MIDR_CORTEX_A57,
    0, 0,
    1, 2),
    },

    {
    .desc = "ARM erratum 843419",
    .capability = ARM64_WORKAROUND_843419,
    .type = ARM64_CPUCAP_LOCAL_CPU_ERRATUM,
    .matches = cpucap_multi_entry_cap_matches,
    .match_list = erratum_843419_list,
    },

    {
    .desc = "ARM erratum 845719",
    .capability = ARM64_WORKAROUND_845719,
    ERRATA_MIDR_RANGE_LIST(erratum_845719_list),
    },

    {
    .desc = "Cavium errata 23154 and 38545",
    .capability = ARM64_WORKAROUND_CAVIUM_23154,
    .type = ARM64_CPUCAP_LOCAL_CPU_ERRATUM,
    ERRATA_MIDR_RANGE_LIST(cavium_erratum_23154_cpus),
    },

    {
    .desc = "Cavium erratum 27456",
    .capability = ARM64_WORKAROUND_CAVIUM_27456,
    ERRATA_MIDR_RANGE_LIST(cavium_erratum_27456_cpus),
    },

    {
    .desc = "Cavium erratum 30115",
    .capability = ARM64_WORKAROUND_CAVIUM_30115,
    ERRATA_MIDR_RANGE_LIST(cavium_erratum_30115_cpus),
    },

    {
    .desc = "Mismatched cache type (CTR_EL0)",
    .capability = ARM64_MISMATCHED_CACHE_TYPE,
    .matches = has_mismatched_cache_type,
    .type = ARM64_CPUCAP_LOCAL_CPU_ERRATUM,
    .cpu_enable = cpu_enable_trap_ctr_access,
    },

    {
    .desc = "Qualcomm Technologies Falkor/Kryo erratum 1003",
    .capability = ARM64_WORKAROUND_QCOM_FALKOR_E1003,
    .type = ARM64_CPUCAP_LOCAL_CPU_ERRATUM,
    .matches = cpucap_multi_entry_cap_matches,
    .match_list = qcom_erratum_1003_list,
    },

    {
    .desc = "Broken broadcast TLBI completion",
    .capability = ARM64_WORKAROUND_REPEAT_TLBI_SYNC,
    .type = ARM64_CPUCAP_LOCAL_CPU_ERRATUM,
    .matches = cpucap_multi_entry_cap_matches,
    .match_list = arm64_repeat_tlbi_list,
    },

    {
// Cortex-A73 all versions
    .desc = "ARM erratum 858921",
    .capability = ARM64_WORKAROUND_858921,
    ERRATA_MIDR_ALL_VERSIONS(MIDR_CORTEX_A73),
    },

    {
    .desc = "Spectre-v2",
    .capability = ARM64_SPECTRE_V2,
    .type = ARM64_CPUCAP_LOCAL_CPU_ERRATUM,
    .matches = has_spectre_v2,
    .cpu_enable = spectre_v2_enable_mitigation,
    },

    {
// Must come after the Spectre-v2 entry
    .desc = "Spectre-v3a",
    .capability = ARM64_SPECTRE_V3A,
    .type = ARM64_CPUCAP_LOCAL_CPU_ERRATUM,
    .matches = has_spectre_v3a,
    .cpu_enable = spectre_v3a_enable_mitigation,
    },

    {
    .desc = "Spectre-v4",
    .capability = ARM64_SPECTRE_V4,
    .type = ARM64_CPUCAP_LOCAL_CPU_ERRATUM,
    .matches = has_spectre_v4,
    .cpu_enable = spectre_v4_enable_mitigation,
    },
    {
    .desc = "Spectre-BHB",
    .capability = ARM64_SPECTRE_BHB,
    .type = ARM64_CPUCAP_LOCAL_CPU_ERRATUM,
    .matches = is_spectre_bhb_affected,
    .cpu_enable = spectre_bhb_enable_mitigation,
    },

    {
    .desc = "ARM erratum 1418040",
    .capability = ARM64_WORKAROUND_1418040,
    ERRATA_MIDR_RANGE_LIST(erratum_1418040_list),
//
// We need to allow affected CPUs to come in late, but
// also need the non-affected CPUs to be able to come
// in at any point in time. Wonderful.
//
    .type = ARM64_CPUCAP_WEAK_LOCAL_CPU_FEATURE,
    },

    {
    .desc = "ARM errata 1165522, 1319367, or 1530923",
    .capability = ARM64_WORKAROUND_SPECULATIVE_AT,
    ERRATA_MIDR_RANGE_LIST(erratum_speculative_at_list),
    },

    {
    .desc = "ARM erratum 1463225",
    .capability = ARM64_WORKAROUND_1463225,
    .type = ARM64_CPUCAP_LOCAL_CPU_ERRATUM,
    .matches = has_cortex_a76_erratum_1463225,
    .midr_range_list = erratum_1463225,
    },

    {
    .desc = "Cavium ThunderX2 erratum 219 (KVM guest sysreg trapping)",
    .capability = ARM64_WORKAROUND_CAVIUM_TX2_219_TVM,
    ERRATA_MIDR_RANGE_LIST(tx2_family_cpus),
    .matches = needs_tx2_tvm_workaround,
    },
    {
    .desc = "Cavium ThunderX2 erratum 219 (PRFM removal)",
    .capability = ARM64_WORKAROUND_CAVIUM_TX2_219_PRFM,
    ERRATA_MIDR_RANGE_LIST(tx2_family_cpus),
    },

    {
// we depend on the firmware portion for correctness
    .desc = "ARM erratum 1542419 (kernel portion)",
    .capability = ARM64_WORKAROUND_1542419,
    .type = ARM64_CPUCAP_LOCAL_CPU_ERRATUM,
    .matches = has_neoverse_n1_erratum_1542419,
    .cpu_enable = cpu_enable_trap_ctr_access,
    },

    {
// we depend on the firmware portion for correctness
    .desc = "ARM erratum 1508412 (kernel portion)",
    .capability = ARM64_WORKAROUND_1508412,
    ERRATA_MIDR_RANGE(MIDR_CORTEX_A77,
    0, 0,
    1, 0),
    },

    {
    .desc = "NVIDIA Carmel CNP erratum, or Hisilicon erratum 162100125",
    .capability = ARM64_WORKAROUND_DISABLE_CNP,
    ERRATA_MIDR_RANGE_LIST(cnp_erratum_cpus),
    },

    {
// NVIDIA Olympus core
    .desc = "NVIDIA Olympus device store/load ordering erratum",
    .capability = ARM64_WORKAROUND_NVIDIA_OLYMPUS_1027,
    ERRATA_MIDR_ALL_VERSIONS(MIDR_NVIDIA_OLYMPUS),
    },

    {
//
// The erratum work around is handled within the TRBE
// driver and can be applied per-cpu. So, we can allow
// a late CPU to come online with this erratum.
//
    .desc = "ARM erratum 2119858 or 2139208",
    .capability = ARM64_WORKAROUND_TRBE_OVERWRITE_FILL_MODE,
    .type = ARM64_CPUCAP_WEAK_LOCAL_CPU_FEATURE,
    CAP_MIDR_RANGE_LIST(trbe_overwrite_fill_mode_cpus),
    },

    {
    .desc = "ARM erratum 2067961 or 2054223",
    .capability = ARM64_WORKAROUND_TSB_FLUSH_FAILURE,
    ERRATA_MIDR_RANGE_LIST(tsb_flush_fail_cpus),
    },

    {
    .desc = "ARM erratum 2253138 or 2224489",
    .capability = ARM64_WORKAROUND_TRBE_WRITE_OUT_OF_RANGE,
    .type = ARM64_CPUCAP_WEAK_LOCAL_CPU_FEATURE,
    CAP_MIDR_RANGE_LIST(trbe_write_out_of_range_cpus),
    },

    {
    .desc = "ARM erratum 2645198",
    .capability = ARM64_WORKAROUND_2645198,
    ERRATA_MIDR_ALL_VERSIONS(MIDR_CORTEX_A715)
    },

    {
    .desc = "ARM erratum 2077057",
    .capability = ARM64_WORKAROUND_2077057,
    ERRATA_MIDR_REV_RANGE(MIDR_CORTEX_A510, 0, 0, 2),
    },

    {
    .desc = "ARM erratum 2064142",
    .capability = ARM64_WORKAROUND_2064142,
// Cortex-A510 r0p0 - r0p2
    ERRATA_MIDR_REV_RANGE(MIDR_CORTEX_A510, 0, 0, 2)
    },

    {
    .desc = "ARM erratum 2457168",
    .capability = ARM64_WORKAROUND_2457168,
    .type = ARM64_CPUCAP_WEAK_LOCAL_CPU_FEATURE,
// Cortex-A510 r0p0-r1p1
    CAP_MIDR_RANGE(MIDR_CORTEX_A510, 0, 0, 1, 1)
    },

    {
    .desc = "ARM erratum 2038923",
    .capability = ARM64_WORKAROUND_2038923,
// Cortex-A510 r0p0 - r0p2
    ERRATA_MIDR_REV_RANGE(MIDR_CORTEX_A510, 0, 0, 2)
    },

    {
    .desc = "ARM erratum 1902691",
    .capability = ARM64_WORKAROUND_1902691,
// Cortex-A510 r0p0 - r0p1
    ERRATA_MIDR_REV_RANGE(MIDR_CORTEX_A510, 0, 0, 1)
    },

    {
    .desc = "ARM erratum 1742098",
    .capability = ARM64_WORKAROUND_1742098,
    CAP_MIDR_RANGE_LIST(broken_aarch32_aes),
    .type = ARM64_CPUCAP_LOCAL_CPU_ERRATUM,
    },

    {
    .desc = "ARM erratum 2658417",
    .capability = ARM64_WORKAROUND_2658417,
// Cortex-A510 r0p0 - r1p1
    ERRATA_MIDR_RANGE(MIDR_CORTEX_A510, 0, 0, 1, 1),
    MIDR_FIXED(MIDR_CPU_VAR_REV(1,1), BIT(25)),
    },

    {
    .desc = "SSBS not fully self-synchronizing",
    .capability = ARM64_WORKAROUND_SPECULATIVE_SSBS,
    ERRATA_MIDR_RANGE_LIST(erratum_spec_ssbs_list),
    },

    {
    .capability = ARM64_WORKAROUND_4311569,
    .type = ARM64_CPUCAP_SYSTEM_FEATURE,
    .matches = need_arm_si_l1_workaround_4311569,
    },

    {
    .desc = "C1-Pro SME DVMSync early acknowledgement",
    .capability = ARM64_WORKAROUND_4193714,
    .type = ARM64_CPUCAP_LOCAL_CPU_ERRATUM,
    .matches = has_sme_dvmsync_erratum,
    .cpu_enable = cpu_enable_sme_dvmsync,
// C1-Pro r0p0 - r1p2 (the latter only when REVIDR_EL1[0]==0)
    .midr_range = MIDR_RANGE(MIDR_C1_PRO, 0, 0, 1, 2),
    MIDR_FIXED(MIDR_CPU_VAR_REV(1, 2), BIT(0)),
    },

    {
    .desc = "ARM errata 2966298, 3117295",
    .capability = ARM64_WORKAROUND_SPECULATIVE_UNPRIV_LOAD,
// Cortex-A520 r0p0 - r0p1
    ERRATA_MIDR_RANGE_LIST(erratum_spec_unpriv_load_list),
    },

    {
    .desc = "AmpereOne erratum AC03_CPU_38",
    .capability = ARM64_WORKAROUND_AMPERE_AC03_CPU_38,
    ERRATA_MIDR_RANGE_LIST(erratum_ac03_cpu_38_list),
    },

    {
    .desc = "AmpereOne erratum AC04_CPU_23",
    .capability = ARM64_WORKAROUND_AMPERE_AC04_CPU_23,
    ERRATA_MIDR_RANGE_LIST(erratum_ac04_cpu_23_list),
    },

    {
    .desc = "Broken CNTVOFF_EL2",
    .capability = ARM64_WORKAROUND_QCOM_ORYON_CNTVOFF,
    ERRATA_MIDR_RANGE_LIST(((const struct midr_range[]) {
    MIDR_ALL_VERSIONS(MIDR_QCOM_ORYON_X1),
    {}
    })),
    },
    {
    .desc = "Apple IMPDEF PMUv3 Traps",
    .capability = ARM64_WORKAROUND_PMUV3_IMPDEF_TRAPS,
    .type = ARM64_CPUCAP_LOCAL_CPU_ERRATUM,
    .matches = has_impdef_pmuv3,
    .cpu_enable = cpu_enable_impdef_pmuv3_traps,
    },
    {
    .desc = "Known broken GICv3 SEIS implementation",
    .capability = ARM64_WORKAROUND_GICv3_BROKEN_SEIS,
    .type = ARM64_CPUCAP_SYSTEM_FEATURE,
    .matches = has_broken_gic_v3_seis,
    },
    {
    }
    };
