#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jul  2 14:37:52 2020
# Process ID: 520
# Current directory: E:/CR_proj/WhosWhoHardware
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9500 E:\CR_proj\WhosWhoHardware\WhosWhoHardware.xpr
# Log file: E:/CR_proj/WhosWhoHardware/vivado.log
# Journal file: E:/CR_proj/WhosWhoHardware\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/CR_proj/WhosWhoHardware/WhosWhoHardware.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/CR_proj/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/mb_design.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PearsonHashingCop:1.0 PearsonHashingCop_0
endgroup
set_property location {4 945 280} [get_bd_cells PearsonHashingCop_0]
set_property location {6 1695 255} [get_bd_cells PearsonHashingCop_0]
set_property location {6 1703 869} [get_bd_cells PearsonHashingCop_0]
delete_bd_objs [get_bd_intf_nets microblaze_0_interrupt] [get_bd_intf_nets microblaze_0_dlmb_1] [get_bd_intf_nets microblaze_0_ilmb_1] [get_bd_intf_nets microblaze_0_axi_dp] [get_bd_intf_nets microblaze_0_debug] [get_bd_cells microblaze_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {1} axi_periph {Enabled} cache {None} clk {/clk_wiz_1/clk_out1 (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {64KB} preset {None}}  [get_bd_cells microblaze_0]
delete_bd_objs [get_bd_nets rst_clk_wiz_1_100M_bus_struct_reset] [get_bd_cells microblaze_0_local_memory]
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {1} axi_periph {Enabled} cache {None} clk {/clk_wiz_1/clk_out1 (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {64KB} preset {None}}  [get_bd_cells microblaze_0]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_FSL_LINKS {1}] [get_bd_cells microblaze_0]
endgroup
set_property location {6 1507 684} [get_bd_cells PearsonHashingCop_0]
set_property location {6 1612 1103} [get_bd_cells PearsonHashingCop_0]
connect_bd_intf_net [get_bd_intf_pins PearsonHashingCop_0/M00_AXIS] [get_bd_intf_pins microblaze_0/S0_AXIS]
connect_bd_intf_net [get_bd_intf_pins PearsonHashingCop_0/S00_AXIS] [get_bd_intf_pins microblaze_0/M0_AXIS]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins PearsonHashingCop_0/m00_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins PearsonHashingCop_0/s00_axis_aclk]
endgroup
regenerate_bd_layout
