m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/simulation/modelsim
valu
Z1 !s110 1576336503
!i10b 1
!s100 F<VLgF?BLdaQP:48cVlH71
IE?RPk7e6_E<VY;zTF3Gm`3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1575133113
8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/alu.v
FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/alu.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1576336503.000000
Z5 !s107 C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/FPU_Controller.v|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/FPU.v|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/mux.v|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/IRAM.v|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/DRAM.v|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/regFile.v|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/immGen.v|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/hdu.v|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/forwadingUnit.v|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/controlUnit.v|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/aluSource.v|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/alu.v|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/riscv.v|
Z6 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/riscv.v|
!i113 1
Z7 o-vlog01compat -work work
Z8 !s92 -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core
Z9 tCvgOpt 0
valuSource
R1
!i10b 1
!s100 H63@gd9LEdOL9Y6]QnM]C3
I=]Pgz6VcZ@Nh1j@S974zV3
R2
R0
w1574681766
8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/aluSource.v
FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/aluSource.v
L0 1
R3
r1
!s85 0
31
R4
R5
R6
!i113 1
R7
R8
R9
nalu@source
vcontrolUnit
R1
!i10b 1
!s100 U71XG<E5:;lWFkzWI3]YO3
If73?ghH;N4UW=CSWHa6I41
R2
R0
w1576187745
8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/controlUnit.v
FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/controlUnit.v
L0 15
R3
r1
!s85 0
31
R4
R5
R6
!i113 1
R7
R8
R9
ncontrol@unit
vDRAM
R1
!i10b 1
!s100 [eBK1BTW;N92_>zeIi>WE0
IOoH?LjWfd0fADSXn_bkYU1
R2
R0
w1575191243
8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/DRAM.v
FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/DRAM.v
L0 2
R3
r1
!s85 0
31
R4
R5
R6
!i113 1
R7
R8
R9
n@d@r@a@m
vforwardingUnit
R1
!i10b 1
!s100 :L36FOV`6n>>`Z=cFWc2I2
IFYf=[GUl1K3CfEaFoe;NF0
R2
R0
Z10 w1574681767
8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/forwadingUnit.v
FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/forwadingUnit.v
L0 1
R3
r1
!s85 0
31
R4
R5
R6
!i113 1
R7
R8
R9
nforwarding@unit
vFPU
R1
!i10b 1
!s100 =A`UO1:2GWOE<^Hghe_F93
IUUbe8J`LA=JiJzccaMkVH1
R2
R0
w1576320081
8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/FPU.v
FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/FPU.v
L0 1
R3
r1
!s85 0
31
R4
R5
R6
!i113 1
R7
R8
R9
n@f@p@u
vfpu_add_sub
Z11 !s110 1576336501
!i10b 1
!s100 F`RPHH]X;9Ski2nLYIBSc3
I496Cn:J=eD>mCHoAWRgj>1
R2
R0
Z12 w1576333528
Z13 8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v
Z14 FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v
L0 2726
R3
r1
!s85 0
31
Z15 !s108 1576336501.000000
Z16 !s107 C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v|
Z17 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v|
!i113 1
R7
Z18 !s92 -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev
R9
vfpu_add_sub_altbarrel_shift_aeb
R11
!i10b 1
!s100 8R[:3]0M3zjK1U;YYGk]^0
Id[F7Q:OJBV]iTaBVa2hMS3
R2
R0
R12
R13
R14
L0 115
R3
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R18
R9
vfpu_add_sub_altbarrel_shift_ltd
R11
!i10b 1
!s100 [G2LCnCe0>2OMCZbA?:`i3
IMWjGo0FeAYk4bo2VYVR:M2
R2
R0
R12
R13
R14
Z19 L0 50
R3
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R18
R9
vfpu_add_sub_altfp_add_sub_run
R11
!i10b 1
!s100 =FRe0_DHSS;c9d4`^]nQ90
IM``9cBh2g=omc5:><JGfP2
R2
R0
R12
R13
R14
L0 709
R3
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R18
R9
vfpu_add_sub_altpriority_encoder_3e8
R11
!i10b 1
!s100 5Q8<C>UeFbYLo2nhfCb^X0
IGS84XAmF^O5g41IT3eR252
R2
R0
R12
R13
R14
L0 165
R3
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R18
R9
vfpu_add_sub_altpriority_encoder_3v7
R11
!i10b 1
!s100 cC>`]_6^6YDPMj:X3P<jn0
I0I9QU4lzzT22a?n@NV3Kc1
R2
R0
R12
R13
R14
L0 262
R3
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R18
R9
vfpu_add_sub_altpriority_encoder_6e8
R11
!i10b 1
!s100 dEm=84Z;P4IeORl>nf?D]3
I;<V:7ibUK7[4M1>ZBWOIf3
R2
R0
R12
R13
R14
L0 184
R3
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R18
R9
vfpu_add_sub_altpriority_encoder_6v7
R11
!i10b 1
!s100 T=;2ESbFEPX8@Le]HabGk0
I9ZdRjE1m[oP=fVFO[fE3^2
R2
R0
R12
R13
R14
L0 278
R3
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R18
R9
vfpu_add_sub_altpriority_encoder_be8
R11
!i10b 1
!s100 heogf1N3XFK`f0:acZi3R2
IM5JL5HKIGXn?0Fj`LJlke0
R2
R0
R12
R13
R14
L0 217
R3
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R18
R9
vfpu_add_sub_altpriority_encoder_bv7
R11
!i10b 1
!s100 UT5_WSDZ<=LLkL`[X6QQj2
IeW^La^`ab?XE9N`ZiO4DD1
R2
R0
R12
R13
R14
L0 306
R3
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R18
R9
vfpu_add_sub_altpriority_encoder_e48
R11
!i10b 1
!s100 C<YLLU7m`XjR?Hk[U?LOL1
I<GK_`N4<>`d_K9d]R<PM41
R2
R0
R12
R13
R14
L0 681
R3
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R18
R9
vfpu_add_sub_altpriority_encoder_f48
R11
!i10b 1
!s100 b<9R=n9E@LCaYjb_WdzW<3
IdMZa7_JAKJzJ5AGceieb_3
R2
R0
R12
R13
R14
L0 653
R3
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R18
R9
vfpu_add_sub_altpriority_encoder_fj8
R11
!i10b 1
!s100 bTU:U]ea:60<f5G:Jkb8R2
IWH?CdhQXW;0ZB=llYeo3n3
R2
R0
R12
R13
R14
L0 532
R3
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R18
R9
vfpu_add_sub_altpriority_encoder_n28
R11
!i10b 1
!s100 akk=fKDoz8cd@g9bGS00_1
If?E:<;L0G:0NhQb2MbzhW3
R2
R0
R12
R13
R14
L0 581
R3
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R18
R9
vfpu_add_sub_altpriority_encoder_nh8
R11
!i10b 1
!s100 9gDOjRakT4Qe70i@fXOHU3
IQY@H<BX>zT@kIlTM[cgjV0
R2
R0
R12
R13
R14
L0 447
R3
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R18
R9
vfpu_add_sub_altpriority_encoder_q28
R11
!i10b 1
!s100 S2fhRRL]N9W^Y2_OYM]X;0
IHN1;o8`K:i1Ed`Uzh@>8I2
R2
R0
R12
R13
R14
L0 597
R3
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R18
R9
vfpu_add_sub_altpriority_encoder_qb6
R11
!i10b 1
!s100 Ha?4bz>EJKXFXeIReE@Z81
IcbgjemKOl[8_YhMNfz:N42
R2
R0
R12
R13
R14
L0 399
R3
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R18
R9
vfpu_add_sub_altpriority_encoder_qh8
R11
!i10b 1
!s100 i^@P:HkEWaQaFH2^4bF2g3
Io6:LE87_TQ97V:9EChaBk3
R2
R0
R12
R13
R14
L0 466
R3
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R18
R9
vfpu_add_sub_altpriority_encoder_r08
R11
!i10b 1
!s100 Sb66;BA9PO]PM5ZZKB_Dz2
I6OB=z>0GO3P3?7]Kbn[zl1
R2
R0
R12
R13
R14
L0 334
R3
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R18
R9
vfpu_add_sub_altpriority_encoder_rf8
R11
!i10b 1
!s100 2X_lR4DO9[T9^8G_gCO=T1
Ik:moGK`j6WjF1]]SnQ5e03
R2
R0
R12
R13
R14
L0 366
R3
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R18
R9
vfpu_add_sub_altpriority_encoder_v28
R11
!i10b 1
!s100 O4LS1?K8[D=UI1VYb:4MN0
I9<1JRH[g3<18Fe@e@lF?L0
R2
R0
R12
R13
R14
L0 625
R3
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R18
R9
vfpu_add_sub_altpriority_encoder_vh8
R11
!i10b 1
!s100 ^h2>mIbDcBF2Y[TJWcHTn0
InBnH?3e4Y7Sb^ZWThf@@l1
R2
R0
R12
R13
R14
L0 499
R3
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R18
R9
vfpu_compare
Z20 !s110 1576336502
!i10b 1
!s100 3_^BjW>@BgacMV03fgQU@1
I@4NBhERN99>2Xz;SaMb[V2
R2
R0
Z21 w1576333712
Z22 8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v
Z23 FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v
L0 359
R3
r1
!s85 0
31
R15
Z24 !s107 C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v|
Z25 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v|
!i113 1
R7
R18
R9
vfpu_compare_altfp_compare_4rc
R20
!i10b 1
!s100 0KJK:HFGIoQb@eAh5ST>D0
IDn1DC^11emUXnz1I@4HR@0
R2
R0
R21
R22
R23
Z26 L0 46
R3
r1
!s85 0
31
R15
R24
R25
!i113 1
R7
R18
R9
vfpu_convert
R20
!i10b 1
!s100 D0GA<T_US8?f;?^NeO9k32
I7U0dTl1D<U9VfUm=CFoGf2
R2
R0
Z27 w1576333747
Z28 8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v
Z29 FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v
L0 836
R3
r1
!s85 0
31
Z30 !s108 1576336502.000000
Z31 !s107 C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v|
Z32 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v|
!i113 1
R7
R18
R9
vfpu_convert_altbarrel_shift_fof
R20
!i10b 1
!s100 EM>ckK<FZ@3n60Ik3]F8:0
IEfE^bfE>amK5=8<@^JU<H1
R2
R0
R27
R28
R29
R19
R3
r1
!s85 0
31
R30
R31
R32
!i113 1
R7
R18
R9
vfpu_convert_altfp_convert_lsn
R20
!i10b 1
!s100 NBgN:>Yn8g1;e1cB>`O2j3
IkZJm>i:K7fFZBld5=k8YL0
R2
R0
R27
R28
R29
L0 417
R3
r1
!s85 0
31
R30
R31
R32
!i113 1
R7
R18
R9
vfpu_convert_altpriority_encoder_3e8
R20
!i10b 1
!s100 GOH2SXimhK@3SBmWSnMeK2
I_CIFW4W6G><AeNnI>8h;c3
R2
R0
R27
R28
R29
L0 155
R3
r1
!s85 0
31
R30
R31
R32
!i113 1
R7
R18
R9
vfpu_convert_altpriority_encoder_3v7
R20
!i10b 1
!s100 LGkJ18_8VOiA<N]mQeR=z3
II>aQoQzc;cad9l^IHcd8A2
R2
R0
R27
R28
R29
L0 289
R3
r1
!s85 0
31
R30
R31
R32
!i113 1
R7
R18
R9
vfpu_convert_altpriority_encoder_6e8
R20
!i10b 1
!s100 AnK70__6^]o[RCYRP;K^J3
IgJg0R59UdDfRam>H?hk6g0
R2
R0
R27
R28
R29
L0 174
R3
r1
!s85 0
31
R30
R31
R32
!i113 1
R7
R18
R9
vfpu_convert_altpriority_encoder_6v7
R20
!i10b 1
!s100 ejF4h11EURj^n^cU11zMJ1
Igm6eDV>LDa@IHA6V?EA0h1
R2
R0
R27
R28
R29
L0 305
R3
r1
!s85 0
31
R30
R31
R32
!i113 1
R7
R18
R9
vfpu_convert_altpriority_encoder_be8
R20
!i10b 1
!s100 8D1`4XM@lg0DD>GMcQk<n0
Ie^:Ez2BKlCni;3X7BL@<F1
R2
R0
R27
R28
R29
L0 207
R3
r1
!s85 0
31
R30
R31
R32
!i113 1
R7
R18
R9
vfpu_convert_altpriority_encoder_bv7
R20
!i10b 1
!s100 23SJ6H`BH4f_7G1?5I8Wb3
IHH0dNCZM8?^UA[dG9j>Jn3
R2
R0
R27
R28
R29
L0 333
R3
r1
!s85 0
31
R30
R31
R32
!i113 1
R7
R18
R9
vfpu_convert_altpriority_encoder_qb6
R20
!i10b 1
!s100 fVQX@EPzcI8jZ12aWJzY02
IN?O8@PazWiP03z_Tf2A[o3
R2
R0
R27
R28
R29
L0 389
R3
r1
!s85 0
31
R30
R31
R32
!i113 1
R7
R18
R9
vfpu_convert_altpriority_encoder_r08
R20
!i10b 1
!s100 XGKWE^OHdmjVMFAa02aHK2
IA]QiJY_R^FoG2=`@AmGEB3
R2
R0
R27
R28
R29
L0 361
R3
r1
!s85 0
31
R30
R31
R32
!i113 1
R7
R18
R9
vfpu_convert_altpriority_encoder_rf8
R20
!i10b 1
!s100 4NGjFG5X@aznU5DS1I^e^1
IXjeA[dTOXZK32W500EM9d0
R2
R0
R27
R28
R29
L0 240
R3
r1
!s85 0
31
R30
R31
R32
!i113 1
R7
R18
R9
vfpu_convert_float_integer
R20
!i10b 1
!s100 I^`:GG8TeQ_on0?@R8iC01
Ii2fSZi9<hlZDAAP0^0I=a0
R2
R0
Z33 w1576333802
Z34 8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v
Z35 FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v
L0 947
R3
r1
!s85 0
31
R30
Z36 !s107 C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v|
Z37 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v|
!i113 1
R7
R18
R9
vfpu_convert_float_integer_altbarrel_shift_kof
R20
!i10b 1
!s100 j;dm7H5feZUXPLW4MiZ;L0
IZ5W6[`dh_LA>04Ibn]5zB1
R2
R0
R33
R34
R35
R19
R3
r1
!s85 0
31
R30
R36
R37
!i113 1
R7
R18
R9
vfpu_convert_float_integer_altfp_convert_s3q
R20
!i10b 1
!s100 f`_Wgfe>i>8_zQY2OCD5U2
IX3E;Mj:5S?Rh@:aMfNSXX1
R2
R0
R33
R34
R35
L0 143
R3
r1
!s85 0
31
R30
R36
R37
!i113 1
R7
R18
R9
vfpu_div
R11
!i10b 1
!s100 =Pl<lBhaEz4Q^KM8]Rf8n0
IG3]UNk]T[nNTFPY_DlWH00
R2
R0
Z38 w1576333567
Z39 8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v
Z40 FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v
L0 1103
R3
r1
!s85 0
31
R15
Z41 !s107 C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v|
Z42 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v|
!i113 1
R7
R18
R9
vfpu_div_altfp_div_fkm
R11
!i10b 1
!s100 Oe[=3k8^7_0PLkkHBaaO00
Iz37n8Od;HYK>83N3od3oA2
R2
R0
R38
R39
R40
L0 1036
R3
r1
!s85 0
31
R15
R41
R42
!i113 1
R7
R18
R9
vfpu_div_altfp_div_pst_10j
R11
!i10b 1
!s100 FeD9^l5^SMHS1Bh:m@>Hk0
IVLE7B343`TcT0N[jHKGJf2
R2
R0
R38
R39
R40
R19
R3
r1
!s85 0
31
R15
R41
R42
!i113 1
R7
R18
R9
vfpu_mult
R11
!i10b 1
!s100 QchinTd5Hc9JH@3]^homS1
IFQaYmb3QTLYJeJ8n4ULXc0
R2
R0
Z43 w1576333624
Z44 8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v
Z45 FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v
L0 562
R3
r1
!s85 0
31
R15
Z46 !s107 C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v|
Z47 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v|
!i113 1
R7
R18
R9
vfpu_mult_altfp_mult_4dr
R11
!i10b 1
!s100 14FJR5iCo[KBczlLML=S93
I3<VH>g`WMYXbb<1gT=g4e3
R2
R0
R43
R44
R45
R26
R3
r1
!s85 0
31
R15
R46
R47
!i113 1
R7
R18
R9
vfpu_sqrt
R11
!i10b 1
!s100 [lULH70=<@m]ZT@V_MAKj1
IP^maBSHck=zQX;WNSV<=O2
R2
R0
Z48 w1576333651
Z49 8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v
Z50 FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v
L0 1845
R3
r1
!s85 0
31
R15
Z51 !s107 C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v|
Z52 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v|
!i113 1
R7
R18
R9
vfpu_sqrt_alt_sqrt_block_ocb
R11
!i10b 1
!s100 dlcg=UJV7Nld[8?Wh3dYE0
I:gRm8d;dc;Y2Dd]nlVl5C3
R2
R0
R48
R49
R50
R19
R3
r1
!s85 0
31
R15
R51
R52
!i113 1
R7
R18
R9
vfpu_sqrt_altfp_sqrt_0cf
R11
!i10b 1
!s100 [knFZHgJ:P_BzDTZTUFdg0
Ia=;kgRYh8FY[<j`?nOf5E0
R2
R0
R48
R49
R50
L0 1081
R3
r1
!s85 0
31
R15
R51
R52
!i113 1
R7
R18
R9
vfpuController
R1
!i10b 1
!s100 QS98FAQbLeY[EHOfnI<<B3
IfAAfR^:aYlT46_i9Cizn40
R2
R0
w1576258441
8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/FPU_Controller.v
FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/FPU_Controller.v
L0 1
R3
r1
!s85 0
31
R4
R5
R6
!i113 1
R7
R8
R9
nfpu@controller
vHDU
R1
!i10b 1
!s100 _UUV<:g_PWdamYTk6gblZ3
IXSC7fOFlN5[dVh=0VLfN42
R2
R0
R10
8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/hdu.v
FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/hdu.v
L0 1
R3
r1
!s85 0
31
R4
R5
R6
!i113 1
R7
R8
R9
n@h@d@u
vimmGen
R1
!i10b 1
!s100 UU]U^8U;8GWnlRVF;JiO^3
IfLm^l86zJ6EK5FddoUZV^0
R2
R0
w1574776834
8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/immGen.v
FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/immGen.v
L0 1
R3
r1
!s85 0
31
R4
R5
R6
!i113 1
R7
R8
R9
nimm@gen
vIRAM
R1
!i10b 1
!s100 YB2l`fGEdM:=D;098V5fk3
I@b4dZnG=EFD07ajK=gMdN3
R2
R0
w1574983392
8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/IRAM.v
FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/IRAM.v
L0 2
R3
r1
!s85 0
31
R4
R5
R6
!i113 1
R7
R8
R9
n@i@r@a@m
vmemOut_MUX
R1
!i10b 1
!s100 jO1FTj0kTleo@R@QHj09C3
INBi;noK;J55l^XSU6P;=G3
R2
R0
Z53 w1574779880
Z54 8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/mux.v
Z55 FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/mux.v
L0 22
R3
r1
!s85 0
31
R4
R5
R6
!i113 1
R7
R8
R9
nmem@out_@m@u@x
vmult_6ct
R20
!i10b 1
!s100 @5F>FT4z2WVL=`aC[QnHD3
IVemO;CRU1GYNj3H;?ZGni3
R2
R0
w1576333823
8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_6ct.v
FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_6ct.v
Z56 L0 28
R3
r1
!s85 0
31
R30
!s107 C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_6ct.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_6ct.v|
!i113 1
R7
Z57 !s92 -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db
R9
vmult_i5s
R1
!i10b 1
!s100 hc68afdPTF^UCNz>JSW^A2
I?Q9_;;Se`n;k<kHc9?F=d2
R2
R0
Z58 w1576333824
8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_i5s.v
FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_i5s.v
R56
R3
r1
!s85 0
31
R30
!s107 C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_i5s.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_i5s.v|
!i113 1
R7
R57
R9
vmult_k5s
R20
!i10b 1
!s100 g_IGeCSe3HKgIfiXlHnha0
IjeYFO96?KL4<3T>8H>=bi3
R2
R0
R58
8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_k5s.v
FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_k5s.v
R56
R3
r1
!s85 0
31
R30
!s107 C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_k5s.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_k5s.v|
!i113 1
R7
R57
R9
vmult_p5s
R1
!i10b 1
!s100 b]:i=gL__06JejKgD1N3S3
I2f000eP9O=Mcj6a7cjU[U0
R2
R0
Z59 w1576333825
8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_p5s.v
FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_p5s.v
R56
R3
r1
!s85 0
31
R4
!s107 C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_p5s.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_p5s.v|
!i113 1
R7
R57
R9
vmult_r5s
R1
!i10b 1
!s100 V3K9PR8FCmT;?]_niFS990
I=k]27Le=hfVf[n]F7M;`@0
R2
R0
R59
8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_r5s.v
FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_r5s.v
R56
R3
r1
!s85 0
31
R4
!s107 C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_r5s.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db|C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_r5s.v|
!i113 1
R7
R57
R9
vpcIn_MUX
R1
!i10b 1
!s100 mA@d2dFTPJ`^D=KDa7o2A0
Ii6Y`L[CXaN]QegQm^lQHP3
R2
R0
R53
R54
R55
L0 40
R3
r1
!s85 0
31
R4
R5
R6
!i113 1
R7
R8
R9
npc@in_@m@u@x
vregFile
R1
!i10b 1
!s100 HlPdQA?nHJVF1:gf@jFgT1
IhgPNaR>9ZL3zl_CB@O8PN3
R2
R0
Z60 w1575123914
Z61 8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/regFile.v
Z62 FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/regFile.v
L0 1
R3
r1
!s85 0
31
R4
R5
R6
!i113 1
R7
R8
R9
nreg@file
vregister
R1
!i10b 1
!s100 dECkoT<lf:TfL2d5eKgTO0
I:<D<i<8UXgV_VDW[fhZ9K2
R2
R0
R60
R61
R62
L0 53
R3
r1
!s85 0
31
R4
R5
R6
!i113 1
R7
R8
R9
vriscv_core
Z63 !s110 1576336504
!i10b 1
!s100 ME@;DQTl7?mRU6k0nIAVd2
I@^:0K`CA9jTALUbfbl^Ed2
R2
R0
Z64 w1576336178
Z65 8C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/riscv.v
Z66 FC:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/../riscv_core/riscv.v
L0 32
R3
r1
!s85 0
31
R4
R5
R6
!i113 1
R7
R8
R9
vsevSegDec
R63
!i10b 1
!s100 m^XW1ck7EBj:geMo:Az`P3
IjzQgjY`YoNel8N?POalM22
R2
R0
R64
R65
R66
L0 309
R3
r1
!s85 0
31
R4
R5
R6
!i113 1
R7
R8
R9
nsev@seg@dec
vtb
R63
!i10b 1
!s100 ?;`3XYmRY2k1MYN:Oen3`2
ICOU5G=4>j_6akF?oWo?Nf2
R2
R0
R64
R65
R66
L0 335
R3
r1
!s85 0
31
R4
R5
R6
!i113 1
R7
R8
R9
vtop
R63
!i10b 1
!s100 a0@QoC`h@G0QZ^V90Jg_o3
IM9IJW7LGF[ZVGIjb8319=1
R2
R0
R64
R65
R66
L0 20
R3
r1
!s85 0
31
R4
R5
R6
!i113 1
R7
R8
R9
vWB_MUX
R1
!i10b 1
!s100 LgnY^3G5YB;^<gW]=;Ln80
Iz^MdYS^bhiRGL@Q:n4RGj0
R2
R0
R53
R54
R55
L0 1
R3
r1
!s85 0
31
R4
R5
R6
!i113 1
R7
R8
R9
n@w@b_@m@u@x
