$date
	Fri Jan 23 15:27:12 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module riscv_soc_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$var integer 32 # cycle_count [31:0] $end
$scope module soc $end
$var wire 1 ! clk $end
$var wire 3 $ dmem_m_axi_arprot [2:0] $end
$var wire 1 % dmem_m_axi_arready $end
$var wire 3 & dmem_m_axi_awprot [2:0] $end
$var wire 1 ' dmem_m_axi_awready $end
$var wire 2 ( dmem_m_axi_bresp [1:0] $end
$var wire 1 ) dmem_m_axi_bvalid $end
$var wire 32 * dmem_m_axi_rdata [31:0] $end
$var wire 2 + dmem_m_axi_rresp [1:0] $end
$var wire 1 , dmem_m_axi_rvalid $end
$var wire 1 - dmem_m_axi_wready $end
$var wire 32 . dmem_s_axi_araddr [31:0] $end
$var wire 3 / dmem_s_axi_arprot [2:0] $end
$var wire 1 0 dmem_s_axi_arvalid $end
$var wire 32 1 dmem_s_axi_awaddr [31:0] $end
$var wire 3 2 dmem_s_axi_awprot [2:0] $end
$var wire 1 3 dmem_s_axi_awvalid $end
$var wire 1 4 dmem_s_axi_bready $end
$var wire 1 5 dmem_s_axi_rready $end
$var wire 32 6 dmem_s_axi_wdata [31:0] $end
$var wire 4 7 dmem_s_axi_wstrb [3:0] $end
$var wire 1 8 dmem_s_axi_wvalid $end
$var wire 3 9 imem_m_axi_arprot [2:0] $end
$var wire 1 : imem_m_axi_arready $end
$var wire 3 ; imem_m_axi_awprot [2:0] $end
$var wire 1 < imem_m_axi_awready $end
$var wire 2 = imem_m_axi_bresp [1:0] $end
$var wire 1 > imem_m_axi_bvalid $end
$var wire 32 ? imem_m_axi_rdata [31:0] $end
$var wire 2 @ imem_m_axi_rresp [1:0] $end
$var wire 1 A imem_m_axi_rvalid $end
$var wire 1 B imem_m_axi_wready $end
$var wire 32 C imem_s_axi_araddr [31:0] $end
$var wire 3 D imem_s_axi_arprot [2:0] $end
$var wire 1 E imem_s_axi_arvalid $end
$var wire 32 F imem_s_axi_awaddr [31:0] $end
$var wire 3 G imem_s_axi_awprot [2:0] $end
$var wire 1 H imem_s_axi_awvalid $end
$var wire 1 I imem_s_axi_bready $end
$var wire 1 J imem_s_axi_rready $end
$var wire 32 K imem_s_axi_wdata [31:0] $end
$var wire 4 L imem_s_axi_wstrb [3:0] $end
$var wire 1 M imem_s_axi_wvalid $end
$var wire 1 N rst $end
$var wire 1 " rst_n $end
$var wire 1 O imem_s_axi_wready $end
$var wire 1 P imem_s_axi_rvalid $end
$var wire 2 Q imem_s_axi_rresp [1:0] $end
$var wire 32 R imem_s_axi_rdata [31:0] $end
$var wire 1 S imem_s_axi_bvalid $end
$var wire 2 T imem_s_axi_bresp [1:0] $end
$var wire 1 U imem_s_axi_awready $end
$var wire 1 V imem_s_axi_arready $end
$var wire 1 W imem_m_axi_wvalid $end
$var wire 4 X imem_m_axi_wstrb [3:0] $end
$var wire 32 Y imem_m_axi_wdata [31:0] $end
$var wire 1 Z imem_m_axi_rready $end
$var wire 1 [ imem_m_axi_bready $end
$var wire 1 \ imem_m_axi_awvalid $end
$var wire 32 ] imem_m_axi_awaddr [31:0] $end
$var wire 1 ^ imem_m_axi_arvalid $end
$var wire 32 _ imem_m_axi_araddr [31:0] $end
$var wire 1 ` dmem_s_axi_wready $end
$var wire 1 a dmem_s_axi_rvalid $end
$var wire 2 b dmem_s_axi_rresp [1:0] $end
$var wire 32 c dmem_s_axi_rdata [31:0] $end
$var wire 1 d dmem_s_axi_bvalid $end
$var wire 2 e dmem_s_axi_bresp [1:0] $end
$var wire 1 f dmem_s_axi_awready $end
$var wire 1 g dmem_s_axi_arready $end
$var wire 1 h dmem_m_axi_wvalid $end
$var wire 4 i dmem_m_axi_wstrb [3:0] $end
$var wire 32 j dmem_m_axi_wdata [31:0] $end
$var wire 1 k dmem_m_axi_rready $end
$var wire 1 l dmem_m_axi_bready $end
$var wire 1 m dmem_m_axi_awvalid $end
$var wire 32 n dmem_m_axi_awaddr [31:0] $end
$var wire 1 o dmem_m_axi_arvalid $end
$var wire 32 p dmem_m_axi_araddr [31:0] $end
$var wire 1 q cpu_imem_valid $end
$var wire 1 r cpu_imem_ready $end
$var wire 32 s cpu_imem_rdata [31:0] $end
$var wire 32 t cpu_imem_addr [31:0] $end
$var wire 4 u cpu_dmem_wstrb [3:0] $end
$var wire 1 v cpu_dmem_we $end
$var wire 32 w cpu_dmem_wdata [31:0] $end
$var wire 1 x cpu_dmem_valid $end
$var wire 1 y cpu_dmem_ready $end
$var wire 32 z cpu_dmem_rdata [31:0] $end
$var wire 32 { cpu_dmem_addr [31:0] $end
$scope module cpu $end
$var wire 4 | alu_control_ex [3:0] $end
$var wire 32 } alu_result_mem [31:0] $end
$var wire 32 ~ alu_result_wb [31:0] $end
$var wire 2 !" byte_size_ex [1:0] $end
$var wire 2 "" byte_size_mem [1:0] $end
$var wire 1 ! clk $end
$var wire 32 #" dmem_addr [31:0] $end
$var wire 1 x dmem_valid $end
$var wire 32 $" dmem_wdata [31:0] $end
$var wire 1 v dmem_we $end
$var wire 4 %" dmem_wstrb [3:0] $end
$var wire 3 &" funct3_ex [2:0] $end
$var wire 3 '" funct3_mem [2:0] $end
$var wire 7 (" funct7_ex [6:0] $end
$var wire 32 )" jalr_target [31:0] $end
$var wire 1 *" jump_mem $end
$var wire 1 +" jump_wb $end
$var wire 32 ," mem_data_wb [31:0] $end
$var wire 32 -" mem_read_data_extended [31:0] $end
$var wire 1 ." memread_mem $end
$var wire 1 /" memtoreg_ex $end
$var wire 1 0" memtoreg_mem $end
$var wire 1 1" memtoreg_wb $end
$var wire 1 2" memwrite_ex $end
$var wire 1 3" memwrite_mem $end
$var wire 32 4" pc_plus_4_mem [31:0] $end
$var wire 32 5" pc_plus_4_wb [31:0] $end
$var wire 1 6" pc_src_ex $end
$var wire 5 7" rd_mem [4:0] $end
$var wire 5 8" rd_wb [4:0] $end
$var wire 1 9" regwrite_ex $end
$var wire 1 :" regwrite_mem $end
$var wire 1 ;" regwrite_wb $end
$var wire 5 <" rs1_ex [4:0] $end
$var wire 5 =" rs2_ex [4:0] $end
$var wire 1 N rst $end
$var wire 32 >" write_data_mem [31:0] $end
$var wire 1 ?" zero_flag_ex $end
$var wire 32 @" write_back_data_wb [31:0] $end
$var wire 32 A" wb_data_before_jump [31:0] $end
$var wire 32 B" target_pc_ex [31:0] $end
$var wire 1 C" stall $end
$var wire 5 D" rs2_id [4:0] $end
$var wire 5 E" rs1_id [4:0] $end
$var wire 1 F" regwrite_id $end
$var wire 32 G" read_data2_id [31:0] $end
$var wire 32 H" read_data2_ex [31:0] $end
$var wire 32 I" read_data1_id [31:0] $end
$var wire 32 J" read_data1_ex [31:0] $end
$var wire 5 K" rd_id [4:0] $end
$var wire 5 L" rd_ex [4:0] $end
$var wire 32 M" pc_plus_4_ex [31:0] $end
$var wire 32 N" pc_if [31:0] $end
$var wire 32 O" pc_id [31:0] $end
$var wire 32 P" pc_ex [31:0] $end
$var wire 7 Q" opcode_id [6:0] $end
$var wire 7 R" opcode_ex [6:0] $end
$var wire 1 S" memwrite_id $end
$var wire 1 T" memtoreg_id $end
$var wire 1 U" memread_id $end
$var wire 1 V" memread_ex $end
$var wire 1 W" less_than_u_ex $end
$var wire 1 X" less_than_ex $end
$var wire 1 Y" jump_id $end
$var wire 1 Z" jump_ex $end
$var wire 32 [" jal_target [31:0] $end
$var wire 32 \" instr_if [31:0] $end
$var wire 32 ]" instr_id [31:0] $end
$var wire 32 ^" imm_id [31:0] $end
$var wire 32 _" imm_ex [31:0] $end
$var wire 1 q imem_valid $end
$var wire 1 r imem_ready $end
$var wire 32 `" imem_rdata [31:0] $end
$var wire 32 a" imem_addr [31:0] $end
$var wire 7 b" funct7_id [6:0] $end
$var wire 3 c" funct3_id [2:0] $end
$var wire 2 d" forward_b [1:0] $end
$var wire 2 e" forward_a [1:0] $end
$var wire 1 f" flush_if_id $end
$var wire 1 g" flush_id_ex $end
$var wire 1 y dmem_ready $end
$var wire 32 h" dmem_rdata [31:0] $end
$var wire 2 i" byte_size_id [1:0] $end
$var wire 32 j" branch_target [31:0] $end
$var wire 1 k" branch_taken_ex $end
$var wire 1 l" branch_id $end
$var wire 1 m" branch_ex $end
$var wire 1 n" alusrc_id $end
$var wire 1 o" alusrc_ex $end
$var wire 32 p" alu_result_ex [31:0] $end
$var wire 32 q" alu_in2_pre_mux [31:0] $end
$var wire 32 r" alu_in2_imm [31:0] $end
$var wire 32 s" alu_in2 [31:0] $end
$var wire 32 t" alu_in1_forwarded [31:0] $end
$var wire 32 u" alu_in1 [31:0] $end
$var wire 4 v" alu_control_id [3:0] $end
$var reg 4 w" alu_control_id_ex [3:0] $end
$var reg 32 x" alu_result_ex_mem [31:0] $end
$var reg 32 y" alu_result_mem_wb [31:0] $end
$var reg 1 o" alusrc_id_ex $end
$var reg 1 m" branch_id_ex $end
$var reg 2 z" byte_size_ex_mem [1:0] $end
$var reg 2 {" byte_size_id_ex [1:0] $end
$var reg 4 |" dmem_wstrb_reg [3:0] $end
$var reg 3 }" funct3_ex_mem [2:0] $end
$var reg 3 ~" funct3_id_ex [2:0] $end
$var reg 7 !# funct7_id_ex [6:0] $end
$var reg 32 "# imm_id_ex [31:0] $end
$var reg 1 ## jump_ex_mem $end
$var reg 1 Z" jump_id_ex $end
$var reg 1 +" jump_mem_wb $end
$var reg 32 $# mem_data_mem_wb [31:0] $end
$var reg 32 %# mem_read_extended [31:0] $end
$var reg 1 ." memread_ex_mem $end
$var reg 1 V" memread_id_ex $end
$var reg 1 &# memtoreg_ex_mem $end
$var reg 1 '# memtoreg_id_ex $end
$var reg 1 1" memtoreg_mem_wb $end
$var reg 1 3" memwrite_ex_mem $end
$var reg 1 (# memwrite_id_ex $end
$var reg 7 )# opcode_id_ex [6:0] $end
$var reg 32 *# pc_id_ex [31:0] $end
$var reg 32 +# pc_plus_4_ex_mem [31:0] $end
$var reg 32 ,# pc_plus_4_mem_wb [31:0] $end
$var reg 5 -# rd_ex_mem [4:0] $end
$var reg 5 .# rd_id_ex [4:0] $end
$var reg 5 /# rd_mem_wb [4:0] $end
$var reg 32 0# read_data1_id_ex [31:0] $end
$var reg 32 1# read_data2_id_ex [31:0] $end
$var reg 1 2# regwrite_ex_mem $end
$var reg 1 3# regwrite_id_ex $end
$var reg 1 ;" regwrite_mem_wb $end
$var reg 5 4# rs1_id_ex [4:0] $end
$var reg 5 5# rs2_id_ex [4:0] $end
$var reg 32 6# write_data_ex_mem [31:0] $end
$scope module arithmetic_logic_unit $end
$var wire 4 7# alu_control [3:0] $end
$var wire 32 8# in1 [31:0] $end
$var wire 32 9# in1_signed [31:0] $end
$var wire 32 :# in2 [31:0] $end
$var wire 32 ;# in2_signed [31:0] $end
$var wire 1 ?" zero_flag $end
$var wire 64 <# mul_result_unsigned [63:0] $end
$var wire 64 =# mul_result_signed [63:0] $end
$var wire 1 W" less_than_u $end
$var wire 1 X" less_than $end
$var parameter 4 ># ALU_ADD $end
$var parameter 4 ?# ALU_AND $end
$var parameter 4 @# ALU_DIV $end
$var parameter 4 A# ALU_DIVU $end
$var parameter 4 B# ALU_MUL $end
$var parameter 4 C# ALU_MULH $end
$var parameter 4 D# ALU_OR $end
$var parameter 4 E# ALU_REM $end
$var parameter 4 F# ALU_REMU $end
$var parameter 4 G# ALU_SLL $end
$var parameter 4 H# ALU_SLT $end
$var parameter 4 I# ALU_SLTU $end
$var parameter 4 J# ALU_SRA $end
$var parameter 4 K# ALU_SRL $end
$var parameter 4 L# ALU_SUB $end
$var parameter 4 M# ALU_XOR $end
$var reg 32 N# alu_result [31:0] $end
$upscope $end
$scope module branch_unit $end
$var wire 1 m" branch $end
$var wire 3 O# funct3 [2:0] $end
$var wire 1 X" less_than $end
$var wire 1 W" less_than_u $end
$var wire 1 ?" zero_flag $end
$var parameter 3 P# BEQ $end
$var parameter 3 Q# BGE $end
$var parameter 3 R# BGEU $end
$var parameter 3 S# BLT $end
$var parameter 3 T# BLTU $end
$var parameter 3 U# BNE $end
$var reg 1 k" taken $end
$upscope $end
$scope module control_unit $end
$var wire 3 V# funct3 [2:0] $end
$var wire 7 W# funct7 [6:0] $end
$var wire 7 X# opcode [6:0] $end
$var parameter 4 Y# ALU_ADD $end
$var parameter 4 Z# ALU_AND $end
$var parameter 4 [# ALU_DIV $end
$var parameter 4 \# ALU_DIVU $end
$var parameter 4 ]# ALU_MUL $end
$var parameter 4 ^# ALU_MULH $end
$var parameter 4 _# ALU_OR $end
$var parameter 4 `# ALU_REM $end
$var parameter 4 a# ALU_REMU $end
$var parameter 4 b# ALU_SLL $end
$var parameter 4 c# ALU_SLT $end
$var parameter 4 d# ALU_SLTU $end
$var parameter 4 e# ALU_SRA $end
$var parameter 4 f# ALU_SRL $end
$var parameter 4 g# ALU_SUB $end
$var parameter 4 h# ALU_XOR $end
$var parameter 3 i# F3_ADD_SUB $end
$var parameter 3 j# F3_AND $end
$var parameter 3 k# F3_BEQ $end
$var parameter 3 l# F3_BGE $end
$var parameter 3 m# F3_BGEU $end
$var parameter 3 n# F3_BLT $end
$var parameter 3 o# F3_BLTU $end
$var parameter 3 p# F3_BNE $end
$var parameter 3 q# F3_BYTE $end
$var parameter 3 r# F3_BYTE_U $end
$var parameter 3 s# F3_DIV $end
$var parameter 3 t# F3_DIVU $end
$var parameter 3 u# F3_HALF $end
$var parameter 3 v# F3_HALF_U $end
$var parameter 3 w# F3_MUL $end
$var parameter 3 x# F3_MULH $end
$var parameter 3 y# F3_OR $end
$var parameter 3 z# F3_REM $end
$var parameter 3 {# F3_REMU $end
$var parameter 3 |# F3_SLL $end
$var parameter 3 }# F3_SLT $end
$var parameter 3 ~# F3_SLTU $end
$var parameter 3 !$ F3_SRL_SRA $end
$var parameter 3 "$ F3_WORD $end
$var parameter 3 #$ F3_XOR $end
$var parameter 7 $$ F7_DEFAULT $end
$var parameter 7 %$ F7_MULDIV $end
$var parameter 7 &$ F7_SUB_SRA $end
$var parameter 7 '$ OP_AUIPC $end
$var parameter 7 ($ OP_BRANCH $end
$var parameter 7 )$ OP_I_TYPE $end
$var parameter 7 *$ OP_JAL $end
$var parameter 7 +$ OP_JALR $end
$var parameter 7 ,$ OP_LOAD $end
$var parameter 7 -$ OP_LUI $end
$var parameter 7 .$ OP_R_TYPE $end
$var parameter 7 /$ OP_STORE $end
$var reg 4 0$ alu_control [3:0] $end
$var reg 2 1$ aluop [1:0] $end
$var reg 1 n" alusrc $end
$var reg 1 l" branch $end
$var reg 2 2$ byte_size [1:0] $end
$var reg 1 Y" jump $end
$var reg 1 U" memread $end
$var reg 1 T" memtoreg $end
$var reg 1 S" memwrite $end
$var reg 1 F" regwrite $end
$upscope $end
$scope module fwd_unit $end
$var wire 5 3$ rd_mem [4:0] $end
$var wire 5 4$ rd_wb [4:0] $end
$var wire 1 :" regwrite_mem $end
$var wire 1 ;" regwrite_wb $end
$var wire 5 5$ rs1_ex [4:0] $end
$var wire 5 6$ rs2_ex [4:0] $end
$var reg 2 7$ forward_a [1:0] $end
$var reg 2 8$ forward_b [1:0] $end
$upscope $end
$scope module hazard_unit $end
$var wire 1 6" branch_taken $end
$var wire 1 9$ dmem_stall $end
$var wire 1 x dmem_valid $end
$var wire 1 :$ load_use_hazard $end
$var wire 1 V" memread_id_ex $end
$var wire 5 ;$ rd_id_ex [4:0] $end
$var wire 5 <$ rs1_id [4:0] $end
$var wire 5 =$ rs2_id [4:0] $end
$var wire 1 >$ imem_stall $end
$var wire 1 r imem_ready $end
$var wire 1 y dmem_ready $end
$var reg 1 g" flush_id_ex $end
$var reg 1 f" flush_if_id $end
$var reg 1 C" stall $end
$upscope $end
$scope module if_id_reg $end
$var wire 1 ! clock $end
$var wire 1 f" flush $end
$var wire 1 N reset $end
$var wire 1 C" stall $end
$var wire 32 ?$ pc_in [31:0] $end
$var wire 32 @$ instr_in [31:0] $end
$var parameter 32 A$ NOP $end
$var reg 32 B$ instr_out [31:0] $end
$var reg 32 C$ pc_out [31:0] $end
$upscope $end
$scope module immediate_generator $end
$var wire 32 D$ instr [31:0] $end
$var wire 7 E$ opcode [6:0] $end
$var parameter 7 F$ OP_AUIPC $end
$var parameter 7 G$ OP_BRANCH $end
$var parameter 7 H$ OP_I_TYPE $end
$var parameter 7 I$ OP_JAL $end
$var parameter 7 J$ OP_JALR $end
$var parameter 7 K$ OP_LOAD $end
$var parameter 7 L$ OP_LUI $end
$var parameter 7 M$ OP_R_TYPE $end
$var parameter 7 N$ OP_STORE $end
$var reg 32 O$ imm [31:0] $end
$upscope $end
$scope module instruction_fetch $end
$var wire 1 ! clock $end
$var wire 1 6" pc_src $end
$var wire 1 N reset $end
$var wire 1 C" stall $end
$var wire 32 P$ target_pc [31:0] $end
$var wire 32 Q$ next_pc [31:0] $end
$var wire 1 r imem_ready $end
$var wire 32 R$ imem_rdata [31:0] $end
$var reg 32 S$ Instruction_Code [31:0] $end
$var reg 32 T$ PC [31:0] $end
$var reg 32 U$ PC_out [31:0] $end
$var reg 32 V$ imem_addr [31:0] $end
$var reg 1 q imem_valid $end
$upscope $end
$scope module register_file $end
$var wire 1 ! clock $end
$var wire 5 W$ read_reg_num1 [4:0] $end
$var wire 5 X$ read_reg_num2 [4:0] $end
$var wire 1 ;" regwrite $end
$var wire 1 N reset $end
$var wire 32 Y$ write_data [31:0] $end
$var wire 5 Z$ write_reg [4:0] $end
$var wire 32 [$ read_data2 [31:0] $end
$var wire 32 \$ read_data1 [31:0] $end
$var integer 32 ]$ i [31:0] $end
$upscope $end
$upscope $end
$scope module dmem_access $end
$var wire 3 ^$ M_AXI_ARPROT [2:0] $end
$var wire 1 % M_AXI_ARREADY $end
$var wire 3 _$ M_AXI_AWPROT [2:0] $end
$var wire 1 ' M_AXI_AWREADY $end
$var wire 2 `$ M_AXI_BRESP [1:0] $end
$var wire 1 ) M_AXI_BVALID $end
$var wire 32 a$ M_AXI_RDATA [31:0] $end
$var wire 2 b$ M_AXI_RRESP [1:0] $end
$var wire 1 , M_AXI_RVALID $end
$var wire 1 - M_AXI_WREADY $end
$var wire 1 ! clk $end
$var wire 32 c$ mem_addr [31:0] $end
$var wire 1 x mem_req $end
$var wire 32 d$ mem_wdata [31:0] $end
$var wire 1 v mem_wr $end
$var wire 4 e$ mem_wstrb [3:0] $end
$var wire 1 " rst_n $end
$var wire 1 f$ axi_cpu_ready $end
$var wire 32 g$ axi_cpu_rdata [31:0] $end
$var wire 1 h$ axi_cpu_error $end
$var wire 1 h M_AXI_WVALID $end
$var wire 4 i$ M_AXI_WSTRB [3:0] $end
$var wire 32 j$ M_AXI_WDATA [31:0] $end
$var wire 1 k M_AXI_RREADY $end
$var wire 1 l M_AXI_BREADY $end
$var wire 1 m M_AXI_AWVALID $end
$var wire 32 k$ M_AXI_AWADDR [31:0] $end
$var wire 1 o M_AXI_ARVALID $end
$var wire 32 l$ M_AXI_ARADDR [31:0] $end
$var parameter 2 m$ ST_IDLE $end
$var parameter 2 n$ ST_REQUESTING $end
$var parameter 2 o$ ST_WAITING $end
$var reg 32 p$ axi_cpu_addr [31:0] $end
$var reg 1 q$ axi_cpu_req $end
$var reg 32 r$ axi_cpu_wdata [31:0] $end
$var reg 1 s$ axi_cpu_wr $end
$var reg 4 t$ axi_cpu_wstrb [3:0] $end
$var reg 32 u$ mem_addr_reg [31:0] $end
$var reg 1 v$ mem_error $end
$var reg 32 w$ mem_rdata [31:0] $end
$var reg 1 y mem_ready $end
$var reg 1 x$ mem_req_pending $end
$var reg 1 y$ mem_req_served $end
$var reg 32 z$ mem_wdata_reg [31:0] $end
$var reg 1 {$ mem_wr_reg $end
$var reg 4 |$ mem_wstrb_reg [3:0] $end
$var reg 2 }$ next_state [1:0] $end
$var reg 2 ~$ state [1:0] $end
$scope module axi_master $end
$var wire 3 !% M_AXI_ARPROT [2:0] $end
$var wire 1 % M_AXI_ARREADY $end
$var wire 3 "% M_AXI_AWPROT [2:0] $end
$var wire 1 ' M_AXI_AWREADY $end
$var wire 2 #% M_AXI_BRESP [1:0] $end
$var wire 1 ) M_AXI_BVALID $end
$var wire 32 $% M_AXI_RDATA [31:0] $end
$var wire 2 %% M_AXI_RRESP [1:0] $end
$var wire 1 , M_AXI_RVALID $end
$var wire 1 - M_AXI_WREADY $end
$var wire 1 ! clk $end
$var wire 32 &% cpu_addr [31:0] $end
$var wire 1 q$ cpu_req $end
$var wire 32 '% cpu_wdata [31:0] $end
$var wire 1 s$ cpu_wr $end
$var wire 4 (% cpu_wstrb [3:0] $end
$var wire 1 " rst_n $end
$var parameter 3 )% IDLE $end
$var parameter 3 *% PROT_DEFAULT $end
$var parameter 3 +% READ_ADDR $end
$var parameter 3 ,% READ_DATA $end
$var parameter 2 -% RESP_DECERR $end
$var parameter 2 .% RESP_EXOKAY $end
$var parameter 2 /% RESP_OKAY $end
$var parameter 2 0% RESP_SLVERR $end
$var parameter 3 1% WRITE_ADDR $end
$var parameter 3 2% WRITE_DATA $end
$var parameter 3 3% WRITE_RESP $end
$var reg 32 4% M_AXI_ARADDR [31:0] $end
$var reg 1 o M_AXI_ARVALID $end
$var reg 32 5% M_AXI_AWADDR [31:0] $end
$var reg 1 m M_AXI_AWVALID $end
$var reg 1 l M_AXI_BREADY $end
$var reg 1 k M_AXI_RREADY $end
$var reg 32 6% M_AXI_WDATA [31:0] $end
$var reg 4 7% M_AXI_WSTRB [3:0] $end
$var reg 1 h M_AXI_WVALID $end
$var reg 32 8% addr_reg [31:0] $end
$var reg 1 h$ cpu_error $end
$var reg 32 9% cpu_rdata [31:0] $end
$var reg 1 f$ cpu_ready $end
$var reg 3 :% next_state [2:0] $end
$var reg 1 ;% req_pending $end
$var reg 3 <% state [2:0] $end
$var reg 32 =% wdata_reg [31:0] $end
$var reg 1 >% wr_reg $end
$var reg 4 ?% wstrb_reg [3:0] $end
$upscope $end
$upscope $end
$scope module dmem_slave $end
$var wire 32 @% S_AXI_ARADDR [31:0] $end
$var wire 3 A% S_AXI_ARPROT [2:0] $end
$var wire 1 0 S_AXI_ARVALID $end
$var wire 32 B% S_AXI_AWADDR [31:0] $end
$var wire 3 C% S_AXI_AWPROT [2:0] $end
$var wire 1 3 S_AXI_AWVALID $end
$var wire 1 4 S_AXI_BREADY $end
$var wire 1 5 S_AXI_RREADY $end
$var wire 32 D% S_AXI_WDATA [31:0] $end
$var wire 4 E% S_AXI_WSTRB [3:0] $end
$var wire 1 8 S_AXI_WVALID $end
$var wire 1 ! clk $end
$var wire 1 " rst_n $end
$var wire 32 F% mem_read_data [31:0] $end
$var wire 32 G% mem_addr [31:0] $end
$var wire 2 H% byte_size_mem [1:0] $end
$var parameter 2 I% RD_IDLE $end
$var parameter 2 J% RD_RESP $end
$var parameter 2 K% RD_WAIT $end
$var parameter 2 L% RESP_OKAY $end
$var parameter 2 M% WR_ADDR $end
$var parameter 2 N% WR_DATA $end
$var parameter 2 O% WR_IDLE $end
$var parameter 2 P% WR_RESP $end
$var reg 1 g S_AXI_ARREADY $end
$var reg 1 f S_AXI_AWREADY $end
$var reg 2 Q% S_AXI_BRESP [1:0] $end
$var reg 1 d S_AXI_BVALID $end
$var reg 32 R% S_AXI_RDATA [31:0] $end
$var reg 2 S% S_AXI_RRESP [1:0] $end
$var reg 1 a S_AXI_RVALID $end
$var reg 1 ` S_AXI_WREADY $end
$var reg 2 T% byte_size_rd [1:0] $end
$var reg 2 U% byte_size_wr [1:0] $end
$var reg 1 V% mem_write_enable $end
$var reg 32 W% rd_addr_latched [31:0] $end
$var reg 2 X% rd_next [1:0] $end
$var reg 3 Y% rd_prot_latched [2:0] $end
$var reg 2 Z% rd_state [1:0] $end
$var reg 1 [% sign_ext $end
$var reg 32 \% wr_addr_latched [31:0] $end
$var reg 32 ]% wr_data_latched [31:0] $end
$var reg 2 ^% wr_next [1:0] $end
$var reg 2 _% wr_state [1:0] $end
$var reg 4 `% wr_strb_latched [3:0] $end
$scope module dmem $end
$var wire 32 a% address [31:0] $end
$var wire 2 b% byte_size [1:0] $end
$var wire 1 ! clock $end
$var wire 1 c% memread $end
$var wire 1 V% memwrite $end
$var wire 1 [% sign_ext $end
$var wire 32 d% write_data [31:0] $end
$var wire 2 e% byte_offset [1:0] $end
$var wire 10 f% byte_addr [9:0] $end
$var wire 10 g% aligned_addr [9:0] $end
$var reg 32 h% read_data [31:0] $end
$var integer 32 i% i [31:0] $end
$upscope $end
$upscope $end
$scope module imem_access $end
$var wire 3 j% M_AXI_ARPROT [2:0] $end
$var wire 1 : M_AXI_ARREADY $end
$var wire 3 k% M_AXI_AWPROT [2:0] $end
$var wire 1 < M_AXI_AWREADY $end
$var wire 2 l% M_AXI_BRESP [1:0] $end
$var wire 1 > M_AXI_BVALID $end
$var wire 32 m% M_AXI_RDATA [31:0] $end
$var wire 2 n% M_AXI_RRESP [1:0] $end
$var wire 1 A M_AXI_RVALID $end
$var wire 1 B M_AXI_WREADY $end
$var wire 1 ! clk $end
$var wire 32 o% if_addr [31:0] $end
$var wire 1 q if_req $end
$var wire 1 " rst_n $end
$var wire 1 p% axi_cpu_ready $end
$var wire 32 q% axi_cpu_rdata [31:0] $end
$var wire 1 r% axi_cpu_error $end
$var wire 1 W M_AXI_WVALID $end
$var wire 4 s% M_AXI_WSTRB [3:0] $end
$var wire 32 t% M_AXI_WDATA [31:0] $end
$var wire 1 Z M_AXI_RREADY $end
$var wire 1 [ M_AXI_BREADY $end
$var wire 1 \ M_AXI_AWVALID $end
$var wire 32 u% M_AXI_AWADDR [31:0] $end
$var wire 1 ^ M_AXI_ARVALID $end
$var wire 32 v% M_AXI_ARADDR [31:0] $end
$var parameter 2 w% ST_IDLE $end
$var parameter 2 x% ST_REQUESTING $end
$var parameter 2 y% ST_WAITING $end
$var reg 32 z% axi_cpu_addr [31:0] $end
$var reg 1 {% axi_cpu_req $end
$var reg 32 |% axi_cpu_wdata [31:0] $end
$var reg 1 }% axi_cpu_wr $end
$var reg 4 ~% axi_cpu_wstrb [3:0] $end
$var reg 32 !& if_addr_reg [31:0] $end
$var reg 32 "& if_data [31:0] $end
$var reg 1 #& if_error $end
$var reg 1 r if_ready $end
$var reg 1 $& if_req_pending $end
$var reg 1 %& if_req_served $end
$var reg 2 && next_state [1:0] $end
$var reg 2 '& state [1:0] $end
$scope module axi_master $end
$var wire 3 (& M_AXI_ARPROT [2:0] $end
$var wire 1 : M_AXI_ARREADY $end
$var wire 3 )& M_AXI_AWPROT [2:0] $end
$var wire 1 < M_AXI_AWREADY $end
$var wire 2 *& M_AXI_BRESP [1:0] $end
$var wire 1 > M_AXI_BVALID $end
$var wire 32 +& M_AXI_RDATA [31:0] $end
$var wire 2 ,& M_AXI_RRESP [1:0] $end
$var wire 1 A M_AXI_RVALID $end
$var wire 1 B M_AXI_WREADY $end
$var wire 1 ! clk $end
$var wire 32 -& cpu_addr [31:0] $end
$var wire 1 {% cpu_req $end
$var wire 32 .& cpu_wdata [31:0] $end
$var wire 1 }% cpu_wr $end
$var wire 4 /& cpu_wstrb [3:0] $end
$var wire 1 " rst_n $end
$var parameter 3 0& IDLE $end
$var parameter 3 1& PROT_DEFAULT $end
$var parameter 3 2& READ_ADDR $end
$var parameter 3 3& READ_DATA $end
$var parameter 2 4& RESP_DECERR $end
$var parameter 2 5& RESP_EXOKAY $end
$var parameter 2 6& RESP_OKAY $end
$var parameter 2 7& RESP_SLVERR $end
$var parameter 3 8& WRITE_ADDR $end
$var parameter 3 9& WRITE_DATA $end
$var parameter 3 :& WRITE_RESP $end
$var reg 32 ;& M_AXI_ARADDR [31:0] $end
$var reg 1 ^ M_AXI_ARVALID $end
$var reg 32 <& M_AXI_AWADDR [31:0] $end
$var reg 1 \ M_AXI_AWVALID $end
$var reg 1 [ M_AXI_BREADY $end
$var reg 1 Z M_AXI_RREADY $end
$var reg 32 =& M_AXI_WDATA [31:0] $end
$var reg 4 >& M_AXI_WSTRB [3:0] $end
$var reg 1 W M_AXI_WVALID $end
$var reg 32 ?& addr_reg [31:0] $end
$var reg 1 r% cpu_error $end
$var reg 32 @& cpu_rdata [31:0] $end
$var reg 1 p% cpu_ready $end
$var reg 3 A& next_state [2:0] $end
$var reg 1 B& req_pending $end
$var reg 3 C& state [2:0] $end
$var reg 32 D& wdata_reg [31:0] $end
$var reg 1 E& wr_reg $end
$var reg 4 F& wstrb_reg [3:0] $end
$upscope $end
$upscope $end
$scope module imem_slave $end
$var wire 32 G& S_AXI_ARADDR [31:0] $end
$var wire 3 H& S_AXI_ARPROT [2:0] $end
$var wire 1 E S_AXI_ARVALID $end
$var wire 32 I& S_AXI_AWADDR [31:0] $end
$var wire 3 J& S_AXI_AWPROT [2:0] $end
$var wire 1 H S_AXI_AWVALID $end
$var wire 1 I S_AXI_BREADY $end
$var wire 1 J S_AXI_RREADY $end
$var wire 32 K& S_AXI_WDATA [31:0] $end
$var wire 4 L& S_AXI_WSTRB [3:0] $end
$var wire 1 M S_AXI_WVALID $end
$var wire 1 ! clk $end
$var wire 1 " rst_n $end
$var wire 32 M& mem_read_data [31:0] $end
$var parameter 2 N& RD_IDLE $end
$var parameter 2 O& RD_RESP $end
$var parameter 2 P& RD_WAIT $end
$var parameter 2 Q& RESP_OKAY $end
$var parameter 2 R& RESP_SLVERR $end
$var parameter 2 S& WR_ADDR $end
$var parameter 2 T& WR_DATA $end
$var parameter 2 U& WR_IDLE $end
$var parameter 2 V& WR_RESP $end
$var reg 1 V S_AXI_ARREADY $end
$var reg 1 U S_AXI_AWREADY $end
$var reg 2 W& S_AXI_BRESP [1:0] $end
$var reg 1 S S_AXI_BVALID $end
$var reg 32 X& S_AXI_RDATA [31:0] $end
$var reg 2 Y& S_AXI_RRESP [1:0] $end
$var reg 1 P S_AXI_RVALID $end
$var reg 1 O S_AXI_WREADY $end
$var reg 32 Z& mem_addr_latched [31:0] $end
$var reg 2 [& rd_next [1:0] $end
$var reg 2 \& rd_state [1:0] $end
$var reg 2 ]& wr_next [1:0] $end
$var reg 2 ^& wr_state [1:0] $end
$scope module imem $end
$var wire 32 _& Instruction_Code [31:0] $end
$var wire 32 `& PC [31:0] $end
$var wire 1 a& reset $end
$var wire 10 b& word_addr [9:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 V&
b0 U&
b10 T&
b1 S&
b10 R&
b0 Q&
b1 P&
b10 O&
b0 N&
b11 :&
b10 9&
b1 8&
b10 7&
b0 6&
b1 5&
b11 4&
b101 3&
b100 2&
b0 1&
b0 0&
b10 y%
b1 x%
b0 w%
b11 P%
b0 O%
b10 N%
b1 M%
b0 L%
b1 K%
b10 J%
b0 I%
b11 3%
b10 2%
b1 1%
b10 0%
b0 /%
b1 .%
b11 -%
b101 ,%
b100 +%
b0 *%
b0 )%
b10 o$
b1 n$
b0 m$
b100011 N$
b110011 M$
b110111 L$
b11 K$
b1100111 J$
b1101111 I$
b10011 H$
b1100011 G$
b10111 F$
b10011 A$
b100011 /$
b110011 .$
b110111 -$
b11 ,$
b1100111 +$
b1101111 *$
b10011 )$
b1100011 ($
b10111 '$
b100000 &$
b1 %$
b0 $$
b100 #$
b10 "$
b101 !$
b11 ~#
b10 }#
b1 |#
b111 {#
b110 z#
b110 y#
b1 x#
b0 w#
b101 v#
b1 u#
b101 t#
b100 s#
b100 r#
b0 q#
b1 p#
b110 o#
b100 n#
b111 m#
b101 l#
b0 k#
b111 j#
b0 i#
b100 h#
b1 g#
b110 f#
b111 e#
b1001 d#
b1000 c#
b101 b#
b1111 a#
b1110 `#
b11 _#
b1011 ^#
b1010 ]#
b1101 \#
b1100 [#
b10 Z#
b0 Y#
b1 U#
b110 T#
b100 S#
b111 R#
b101 Q#
b0 P#
b100 M#
b1 L#
b110 K#
b111 J#
b1001 I#
b1000 H#
b101 G#
b1111 F#
b1110 E#
b11 D#
b1011 C#
b1010 B#
b1101 A#
b1100 @#
b10 ?#
b0 >#
$end
#0
$dumpvars
b0 b&
1a&
b0 `&
b101000000000000010010011 _&
b0 ^&
b0 ]&
b0 \&
b0 [&
b0 Z&
b0 Y&
b0 X&
b10 W&
b101000000000000010010011 M&
b0 L&
b0 K&
b0 J&
b0 I&
b0 H&
b0 G&
b0 F&
0E&
b0 D&
b0 C&
0B&
b0 A&
b0 @&
b0 ?&
b0 >&
b0 =&
b0 <&
b0 ;&
b1111 /&
b0 .&
b0 -&
b0 ,&
b0 +&
b10 *&
b0 )&
b0 (&
b0 '&
b0 &&
0%&
0$&
0#&
b0 "&
b0 !&
b1111 ~%
0}%
b0 |%
0{%
b0 z%
b0 v%
b0 u%
b0 t%
b0 s%
0r%
b0 q%
0p%
b0 o%
b0 n%
b0 m%
b10 l%
b0 k%
b0 j%
b10000000000 i%
b0 h%
b0 g%
b0 f%
b0 e%
b0 d%
0c%
b0 b%
b0 a%
b0 `%
b0 _%
b0 ^%
b0 ]%
b0 \%
0[%
b0 Z%
b0 Y%
b0 X%
b0 W%
0V%
b10 U%
b0 T%
b0 S%
b0 R%
b0 Q%
b0 H%
b0 G%
b0 F%
b0 E%
b0 D%
b0 C%
b0 B%
b0 A%
b0 @%
b0 ?%
0>%
b0 =%
b0 <%
0;%
b0 :%
b0 9%
b0 8%
b0 7%
b0 6%
b0 5%
b0 4%
b0 (%
b0 '%
b0 &%
b0 %%
b0 $%
b0 #%
b0 "%
b0 !%
b0 ~$
b0 }$
b0 |$
0{$
b0 z$
0y$
0x$
b0 w$
0v$
b0 u$
b0 t$
0s$
b0 r$
0q$
b0 p$
b0 l$
b0 k$
b0 j$
b0 i$
0h$
b0 g$
0f$
b1 e$
b0 d$
b0 c$
b0 b$
b0 a$
b0 `$
b0 _$
b0 ^$
b100000 ]$
b0 \$
b0 [$
b0 Z$
b0 Y$
b0 X$
b0 W$
b0 V$
b0 U$
b0 T$
b10011 S$
b0 R$
b100 Q$
b0 P$
b0 O$
b10011 E$
b10011 D$
b0 C$
b10011 B$
b10011 @$
b0 ?$
1>$
b0 =$
b0 <$
b0 ;$
0:$
09$
b0 8$
b0 7$
b0 6$
b0 5$
b0 4$
b0 3$
b10 2$
b10 1$
b0 0$
b10011 X#
b0 W#
b0 V#
b0 O#
b0 N#
b0 =#
b0 <#
b0 ;#
b0 :#
b0 9#
b0 8#
b0 7#
b0 6#
b0 5#
b0 4#
03#
02#
b0 1#
b0 0#
b0 /#
b0 .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
0(#
0'#
0&#
b0 %#
b0 $#
0##
b0 "#
b0 !#
b0 ~"
b0 }"
b1 |"
b0 {"
b0 z"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
b0 r"
b0 q"
b0 p"
0o"
1n"
0m"
0l"
0k"
b0 j"
b10 i"
b0 h"
0g"
0f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b10011 ]"
b10011 \"
b0 ["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
b0 R"
b10011 Q"
b0 P"
b0 O"
b0 N"
b100 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
1F"
b0 E"
b0 D"
1C"
b0 B"
b0 A"
b0 @"
1?"
b0 >"
b0 ="
b0 <"
0;"
0:"
09"
b0 8"
b0 7"
06"
b0 5"
b0 4"
03"
02"
01"
00"
0/"
0."
b0 -"
b0 ,"
0+"
0*"
b0 )"
b0 ("
b0 '"
b0 &"
b1 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
0y
0x
b0 w
0v
b1 u
b0 t
b0 s
0r
1q
b0 p
0o
b0 n
0m
0l
0k
b0 j
b0 i
0h
0g
0f
b0 e
0d
b0 c
b0 b
0a
0`
b0 _
0^
b0 ]
0\
0[
0Z
b0 Y
b0 X
0W
0V
0U
b10 T
0S
b0 R
b0 Q
0P
0O
1N
0M
b0 L
b0 K
0J
0I
0H
b0 G
b0 F
0E
b0 D
b0 C
0B
0A
b0 @
b0 ?
0>
b10 =
0<
b0 ;
0:
b0 9
08
b0 7
b0 6
05
04
03
b0 2
b0 1
00
b0 /
b0 .
0-
0,
b0 +
b0 *
0)
b0 (
0'
b0 &
0%
b0 $
b0 #
0"
0!
$end
#5000
b100000 ]$
1!
#10000
0!
#15000
b100000 ]$
1!
#20000
0!
#25000
b100000 ]$
1!
#30000
0!
#35000
b100000 ]$
1!
#40000
0!
#45000
b100000 ]$
1!
#50000
0!
#55000
b100000 ]$
1!
#60000
0!
#65000
b100000 ]$
1!
#70000
0!
#75000
b100000 ]$
1!
#80000
0!
#85000
b100000 ]$
1!
#90000
0!
#95000
b1 &&
1%&
1$&
0N
0a&
b100000 ]$
1"
1!
#100000
0!
#105000
1{%
b10 &&
b100 4"
b100 +#
b1 '&
b1 #
1!
#110000
0!
#115000
b100 A&
0{%
b100 5"
b100 ,#
1B&
b1111 F&
b10 '&
b10 #
1!
#120000
0!
#125000
b1 [&
1E
1^
b100 C&
b11 #
1!
#130000
0!
#135000
b10 [&
b101 A&
b1 \&
1:
1V
b100 #
1!
#140000
0!
#145000
b0 A&
1A
1P
b101000000000000010010011 ?
b101000000000000010010011 m%
b101000000000000010010011 +&
b101000000000000010010011 R
b101000000000000010010011 X&
0:
0V
b10 \&
0E
0^
b101 C&
b101 #
1!
#150000
0!
#155000
b0 [&
b0 &&
b0 C&
0B&
1J
1Z
1p%
b101000000000000010010011 q%
b101000000000000010010011 @&
b110 #
1!
#160000
0!
#165000
0C"
0A
0P
b0 \&
b101000000000000010010011 s
b101000000000000010010011 `"
b101000000000000010010011 R$
b101000000000000010010011 "&
0>$
1r
0%&
0$&
b0 '&
0p%
0J
0Z
b111 #
1!
#170000
0!
#175000
b100 t
b100 a"
b100 V$
b100 o%
b100 N"
b100 ?$
b100 U$
b1000 Q$
b1 &&
1C"
b100 T$
b101000000000000010010011 \"
b101000000000000010010011 @$
b101000000000000010010011 S$
b10011 R"
b10011 )#
b10 !"
b10 {"
1o"
19"
13#
1%&
1$&
1>$
0r
b1000 #
1!
#180000
0!
#185000
b1111 u
b1111 %"
b1111 e$
b1111 |"
1{%
b10 &&
b10 ""
b10 z"
1:"
12#
b1 '&
b1001 #
1!
#190000
0!
#195000
b100 A&
0{%
1;"
1B&
b10 '&
b1010 #
1!
#200000
0!
#205000
b1 [&
1E
1^
b100 C&
b1011 #
1!
#210000
0!
#215000
b10 [&
b101 A&
b1 \&
1:
1V
b1100 #
1!
#220000
0!
#225000
b0 A&
1A
1P
0:
0V
b10 \&
0E
0^
b101 C&
b1101 #
1!
#230000
0!
#235000
b0 [&
b0 &&
b0 C&
0B&
1J
1Z
1p%
b1110 #
1!
#240000
0!
#245000
0C"
0A
0P
b0 \&
0>$
1r
0%&
0$&
b0 '&
0p%
0J
0Z
b1111 #
1!
#250000
0!
#255000
b1000 N"
b1000 ?$
b1000 U$
b1000 t
b1000 a"
b1000 V$
b1000 o%
b1100 Q$
b1010 ^"
b1010 O$
b1010 D"
b1010 =$
b1010 X$
b1 K"
b1 &&
b100 z%
b100 -&
1C"
b1000 T$
b100 O"
b100 C$
b101000000000000010010011 ]"
b101000000000000010010011 B$
b101000000000000010010011 D$
1%&
1$&
b100 !&
1>$
0r
b10000 #
1!
#260000
0!
#265000
1{%
b10 &&
b1 '&
b10001 #
1!
#270000
0!
#275000
b100 A&
0{%
1B&
b100 ?&
b10 '&
b10010 #
1!
#280000
0!
#285000
b1 [&
1E
1^
b100 C
b100 G&
b100 _
b100 v%
b100 ;&
b100 C&
b10011 #
1!
#290000
0!
#295000
b10 [&
b1010000000000000100010011 M&
b1010000000000000100010011 _&
b1 b&
b101 A&
b1 \&
b100 Z&
b100 `&
1:
1V
b10100 #
1!
#300000
0!
#305000
b0 A&
1A
1P
b1010000000000000100010011 ?
b1010000000000000100010011 m%
b1010000000000000100010011 +&
b1010000000000000100010011 R
b1010000000000000100010011 X&
0:
0V
b10 \&
0E
0^
b101 C&
b10101 #
1!
#310000
0!
#315000
b0 [&
b0 &&
b0 C&
0B&
1J
1Z
1p%
b1010000000000000100010011 q%
b1010000000000000100010011 @&
b10110 #
1!
#320000
0!
#325000
0C"
0A
0P
b0 \&
b1010000000000000100010011 s
b1010000000000000100010011 `"
b1010000000000000100010011 R$
b1010000000000000100010011 "&
0>$
1r
0%&
0$&
b0 '&
0p%
0J
0Z
b10111 #
1!
#330000
0!
#335000
0?"
b1010 p"
b1010 N#
1X"
b1010 ;#
1W"
b1010 s"
b1010 :#
b1010 r"
b1110 B"
b1110 P$
b1100 t
b1100 a"
b1100 V$
b1100 o%
b1100 N"
b1100 ?$
b1100 U$
b10000 Q$
b1010 )"
b1 &&
b1000 z%
b1000 -&
1C"
b1100 T$
b1010000000000000100010011 \"
b1010000000000000100010011 @$
b1010000000000000100010011 S$
b1000 O"
b1000 C$
b1 L"
b1 .#
b1 ;$
b1010 ="
b1010 6$
b1010 5#
b1000 M"
b100 P"
b100 *#
b1110 j"
b1110 ["
b1010 _"
b1010 "#
1%&
1$&
b1000 !&
1>$
0r
b11000 #
1!
#340000
0!
#345000
1{%
b10 &&
b1 7"
b1 3$
b1 -#
b1000 4"
b1000 +#
b1010 {
b1010 #"
b1010 c$
b1010 }
b1010 x"
b1 '&
b11001 #
1!
#350000
0!
#355000
b1010 @"
b1010 Y$
b1010 A"
b100 A&
0{%
b1 8"
b1 /#
b1 4$
b1 Z$
b1000 5"
b1000 ,#
b1010 ~
b1010 y"
1B&
b1000 ?&
b10 '&
b11010 #
1!
#360000
0!
#365000
b1 [&
1E
1^
b1000 C
b1000 G&
b1000 _
b1000 v%
b1000 ;&
b100 C&
b11011 #
1!
#370000
0!
#375000
b10 [&
b1000001000000110110011 M&
b1000001000000110110011 _&
b10 b&
b101 A&
b1 \&
b1000 Z&
b1000 `&
1:
1V
b11100 #
1!
#380000
0!
#385000
b0 A&
1A
1P
b1000001000000110110011 ?
b1000001000000110110011 m%
b1000001000000110110011 +&
b1000001000000110110011 R
b1000001000000110110011 X&
0:
0V
b10 \&
0E
0^
b101 C&
b11101 #
1!
#390000
0!
#395000
b0 [&
b0 &&
b0 C&
0B&
1J
1Z
1p%
b1000001000000110110011 q%
b1000001000000110110011 @&
b11110 #
1!
#400000
0!
#405000
0C"
0A
0P
b0 \&
b1000001000000110110011 s
b1000001000000110110011 `"
b1000001000000110110011 R$
b1000001000000110110011 "&
0>$
1r
0%&
0$&
b0 '&
0p%
0J
0Z
b11111 #
1!
#410000
0!
#415000
b10010 B"
b10010 P$
b10000 N"
b10000 ?$
b10000 U$
b10000 t
b10000 a"
b10000 V$
b10000 o%
b10100 Q$
b10100 ^"
b10100 O$
b10100 D"
b10100 =$
b10100 X$
b10 K"
b1 &&
b1100 z%
b1100 -&
1C"
b10000 T$
b1000001000000110110011 \"
b1000001000000110110011 @$
b1000001000000110110011 S$
b1100 O"
b1100 C$
b1010000000000000100010011 ]"
b1010000000000000100010011 B$
b1010000000000000100010011 D$
b1100 M"
b10010 j"
b10010 ["
b1000 P"
b1000 *#
1%&
1$&
b1100 !&
1>$
0r
b100000 #
1!
#420000
0!
#425000
1{%
b10 &&
b1100 4"
b1100 +#
b1 '&
b100001 #
1!
#430000
0!
#435000
b100 A&
0{%
b1100 5"
b1100 ,#
1B&
b1100 ?&
b10 '&
b100010 #
1!
#440000
0!
#445000
b1 [&
1E
1^
b1100 C
b1100 G&
b1100 _
b1100 v%
b1100 ;&
b100 C&
b100011 #
1!
#450000
0!
#455000
b10 [&
b1100000010000000100011 M&
b1100000010000000100011 _&
b11 b&
b101 A&
b1 \&
b1100 Z&
b1100 `&
1:
1V
b100100 #
1!
#460000
0!
#465000
b0 A&
1A
1P
b1100000010000000100011 ?
b1100000010000000100011 m%
b1100000010000000100011 +&
b1100000010000000100011 R
b1100000010000000100011 X&
0:
0V
b10 \&
0E
0^
b101 C&
b100101 #
1!
#470000
0!
#475000
b0 [&
b0 &&
b0 C&
0B&
1J
1Z
1p%
b1100000010000000100011 q%
b1100000010000000100011 @&
b100110 #
1!
#480000
0!
#485000
0C"
0A
0P
b0 \&
b1100000010000000100011 s
b1100000010000000100011 `"
b1100000010000000100011 R$
b1100000010000000100011 "&
0>$
1r
0%&
0$&
b0 '&
0p%
0J
0Z
b100111 #
1!
#490000
0!
#495000
b10100 p"
b10100 N#
b10100 ;#
b10100 s"
b10100 :#
b1010 I"
b1010 \$
b10 1$
0n"
1F"
b10100 r"
b100000 B"
b100000 P$
b10100 t
b10100 a"
b10100 V$
b10100 o%
b10100 N"
b10100 ?$
b10100 U$
b11000 Q$
b0 ^"
b0 O$
b110011 E$
b10 D"
b10 =$
b10 X$
b1 E"
b1 <$
b1 W$
b11 K"
b110011 Q"
b110011 X#
b10100 )"
b1 &&
b10000 z%
b10000 -&
1C"
b10100 T$
b1100000010000000100011 \"
b1100000010000000100011 @$
b1100000010000000100011 S$
b10000 O"
b10000 C$
b1000001000000110110011 ]"
b1000001000000110110011 B$
b1000001000000110110011 D$
b10 L"
b10 .#
b10 ;$
b10100 ="
b10100 6$
b10100 5#
b10000 M"
b1100 P"
b1100 *#
b100000 j"
b100000 ["
b10100 _"
b10100 "#
1%&
1$&
b10000 !&
1>$
0r
b101000 #
1!
#500000
0!
#505000
1{%
b10 &&
b10 7"
b10 3$
b10 -#
b10000 4"
b10000 +#
b10100 {
b10100 #"
b10100 c$
b10100 }
b10100 x"
b1 '&
b101001 #
1!
#510000
0!
#515000
b10100 G"
b10100 [$
b10100 @"
b10100 Y$
b10100 A"
b100 A&
0{%
b10 8"
b10 /#
b10 4$
b10 Z$
b10000 5"
b10000 ,#
b10100 ~
b10100 y"
1B&
b10000 ?&
b10 '&
b101010 #
1!
#520000
0!
#525000
b1 [&
1E
1^
b10000 C
b10000 G&
b10000 _
b10000 v%
b10000 ;&
b100 C&
b101011 #
1!
#530000
0!
#535000
b10 [&
b10001000000011 M&
b10001000000011 _&
b100 b&
b101 A&
b1 \&
b10000 Z&
b10000 `&
1:
1V
b101100 #
1!
#540000
0!
#545000
b0 A&
1A
1P
b10001000000011 ?
b10001000000011 m%
b10001000000011 +&
b10001000000011 R
b10001000000011 X&
0:
0V
b10 \&
0E
0^
b101 C&
b101101 #
1!
#550000
0!
#555000
b0 [&
b0 &&
b0 C&
0B&
1J
1Z
1p%
b10001000000011 q%
b10001000000011 @&
b101110 #
1!
#560000
0!
#565000
0C"
0A
0P
b0 \&
b10001000000011 s
b10001000000011 `"
b10001000000011 R$
b10001000000011 "&
0>$
1r
0%&
0$&
b0 '&
0p%
0J
0Z
b101111 #
1!
#570000
0!
#575000
b0 G"
b0 [$
b11001000 =#
b1010 9#
b11001000 <#
b1010 u"
b1010 8#
b0 I"
b0 \$
1S"
1n"
b0 1$
0F"
b0 r"
b10000 B"
b10000 P$
b10100 q"
b1010 t"
0?"
b11110 p"
b11110 N#
b11000 N"
b11000 ?$
b11000 U$
b11000 t
b11000 a"
b11000 V$
b11000 o%
b11100 Q$
b100011 E$
b11 D"
b11 =$
b11 X$
b0 E"
b0 <$
b0 W$
b10 c"
b10 V#
b0 K"
b100011 Q"
b100011 X#
b10 d"
b10 8$
b1010 )"
1X"
b10100 ;#
1W"
b10100 s"
b10100 :#
b1 &&
b10100 z%
b10100 -&
1C"
b11000 T$
b10001000000011 \"
b10001000000011 @$
b10001000000011 S$
b10100 O"
b10100 C$
b1100000010000000100011 ]"
b1100000010000000100011 B$
b1100000010000000100011 D$
b110011 R"
b110011 )#
b11 L"
b11 .#
b11 ;$
b10 ="
b10 6$
b10 5#
b1 <"
b1 5$
b1 4#
b10100 M"
b10000 P"
b10000 *#
b10000 j"
b10000 ["
b0 _"
b0 "#
b10100 H"
b10100 1#
b1010 J"
b1010 0#
0o"
1%&
1$&
b10100 !&
1>$
0r
b110000 #
1!
#580000
0!
#585000
b11110 p"
b11110 N#
b11001000 =#
b10100 ;#
b11001000 <#
b10100 s"
b10100 :#
b1 d"
b1 8$
b10100 q"
1{%
b10 &&
b11 7"
b11 3$
b11 -#
b10100 4"
b10100 +#
b10100 w
b10100 $"
b10100 d$
b10100 >"
b10100 6#
b11110 {
b11110 #"
b11110 c$
b11110 }
b11110 x"
b1 '&
b110001 #
1!
#590000
0!
#595000
b11110 G"
b11110 [$
b11110 @"
b11110 Y$
b0 d"
b0 8$
b11110 A"
b100 A&
0{%
b11 8"
b11 /#
b11 4$
b11 Z$
b10100 5"
b10100 ,#
b11110 ~
b11110 y"
1B&
b10100 ?&
b10 '&
b110010 #
1!
#600000
0!
#605000
b1 [&
1E
1^
b10100 C
b10100 G&
b10100 _
b10100 v%
b10100 ;&
b100 C&
b110011 #
1!
#610000
0!
#615000
b10 [&
b10100100000001010010011 M&
b10100100000001010010011 _&
b101 b&
b101 A&
b1 \&
b10100 Z&
b10100 `&
1:
1V
b110100 #
1!
#620000
0!
#625000
b0 A&
1A
1P
b10100100000001010010011 ?
b10100100000001010010011 m%
b10100100000001010010011 +&
b10100100000001010010011 R
b10100100000001010010011 X&
0:
0V
b10 \&
0E
0^
b101 C&
b110101 #
1!
#630000
0!
#635000
b0 [&
b0 &&
b0 C&
0B&
1J
1Z
1p%
b10100100000001010010011 q%
b10100100000001010010011 @&
b110110 #
1!
#640000
0!
#645000
0C"
0A
0P
b0 \&
b10100100000001010010011 s
b10100100000001010010011 `"
b10100100000001010010011 R$
b10100100000001010010011 "&
0>$
1r
0%&
0$&
b0 '&
0p%
0J
0Z
b110111 #
1!
#650000
0!
#655000
b0 )"
1?"
b0 9#
b0 u"
b0 8#
b0 G"
b0 [$
1T"
1U"
1F"
0S"
1n"
b10100 B"
b10100 P$
b11110 q"
b0 t"
b0 p"
b0 N#
b11100 t
b11100 a"
b11100 V$
b11100 o%
b11100 N"
b11100 ?$
b11100 U$
b100000 Q$
b11 E$
b0 D"
b0 =$
b0 X$
b100 K"
b11 Q"
b11 X#
b10 d"
b10 8$
b0 =#
0X"
b0 ;#
b0 <#
0W"
b0 s"
b0 :#
b1 &&
b11000 z%
b11000 -&
1C"
b11100 T$
b10100100000001010010011 \"
b10100100000001010010011 @$
b10100100000001010010011 S$
b11000 O"
b11000 C$
b10001000000011 ]"
b10001000000011 B$
b10001000000011 D$
b100011 R"
b100011 )#
b10 &"
b10 O#
b10 ~"
b0 L"
b0 .#
b0 ;$
b11 ="
b11 6$
b11 5#
b0 <"
b0 5$
b0 4#
b11000 M"
b10100 j"
b10100 ["
b10100 P"
b10100 *#
b11110 H"
b11110 1#
b0 J"
b0 0#
12"
1(#
1o"
09"
03#
1%&
1$&
b11000 !&
1>$
0r
b111000 #
1!
#660000
0!
#665000
19$
1x
b1 d"
b1 8$
1{%
b10 &&
b10 '"
b10 }"
b0 7"
b0 3$
b0 -#
b11000 4"
b11000 +#
b11110 w
b11110 $"
b11110 d$
b11110 >"
b11110 6#
b0 {
b0 #"
b0 c$
b0 }
b0 x"
1v
13"
0:"
02#
b1 '&
b111001 #
1!
#670000
0!
#675000
b0 @"
b0 Y$
b0 A"
b0 d"
b0 8$
b100 A&
0{%
b1 }$
1s$
b1111 t$
b1111 (%
b11110 r$
b11110 '%
b0 8"
b0 /#
b0 4$
b0 Z$
b11000 5"
b11000 ,#
b0 ~
b0 y"
0;"
1B&
b11000 ?&
b10 '&
1y$
1x$
1{$
b1111 |$
b11110 z$
b111010 #
1!
#680000
0!
#685000
1q$
b10 }$
b1 [&
b1 ~$
1E
1^
b11000 C
b11000 G&
b11000 _
b11000 v%
b11000 ;&
b100 C&
b111011 #
1!
#690000
0!
#695000
b1 :%
0q$
b10 [&
b10100000010001000100011 M&
b10100000010001000100011 _&
b110 b&
b101 A&
1;%
1>%
b1111 ?%
b11110 =%
b10 ~$
b1 \&
b11000 Z&
b11000 `&
1:
1V
b111100 #
1!
#700000
0!
#705000
b1 ^%
b0 A&
1A
1P
b10100000010001000100011 ?
b10100000010001000100011 m%
b10100000010001000100011 +&
b10100000010001000100011 R
b10100000010001000100011 X&
0:
0V
b10 \&
18
1h
b1111 7
b1111 E%
b1111 i
b1111 i$
b1111 7%
b11110 6
b11110 D%
b11110 j
b11110 j$
b11110 6%
13
1m
b1 <%
0E
0^
b101 C&
b111101 #
1!
#710000
0!
#715000
b0 [&
b0 &&
b10 ^%
b10 :%
b0 C&
0B&
1J
1Z
1p%
b10100000010001000100011 q%
b10100000010001000100011 @&
b1 _%
1'
1f
b111110 #
1!
#720000
0!
#725000
b11 ^%
0'
0f
b10 _%
0A
0P
b0 \&
03
0m
b10 <%
b10100000010001000100011 s
b10100000010001000100011 `"
b10100000010001000100011 R$
b10100000010001000100011 "&
0>$
1r
0%&
0$&
b0 '&
0p%
0J
0Z
b111111 #
1!
#730000
0!
#735000
b1 &&
b11100 z%
b11100 -&
b10 H%
b10 b%
b11 :%
1%&
1$&
b11100 !&
1>$
0r
b11 _%
b1111 `%
b11110 ]%
b11110 d%
1-
1`
1V%
1)
1d
b1000000 #
1!
#740000
0!
#745000
b0 H%
b0 b%
b0 :%
1{%
b10 &&
0V%
0-
0`
08
0h
b11 <%
b1 '&
b1000001 #
1!
#750000
0!
#755000
b100 A&
0{%
b0 ^%
b0 }$
1B&
b11100 ?&
b10 '&
b0 <%
0;%
14
1l
1f$
b1000010 #
1!
#760000
0!
#765000
09$
b1 [&
0)
0d
b0 _%
1y
0y$
0x$
b0 ~$
0f$
04
0l
1E
1^
b11100 C
b11100 G&
b11100 _
b11100 v%
b11100 ;&
b100 C&
b1000011 #
1!
#770000
0!
#775000
b1 }$
19$
b10 [&
b1100011 M&
b1100011 _&
b111 b&
b101 A&
1y$
1x$
0y
b1 \&
b11100 Z&
b11100 `&
1:
1V
b1000100 #
1!
#780000
0!
#785000
1q$
b10 }$
b0 A&
1A
1P
b1100011 ?
b1100011 m%
b1100011 +&
b1100011 R
b1100011 X&
0:
0V
b10 \&
b1 ~$
0E
0^
b101 C&
b1000101 #
1!
#790000
0!
#795000
b0 [&
b0 &&
b1 :%
0q$
b0 C&
0B&
1J
1Z
1p%
b1100011 q%
b1100011 @&
1;%
b10 ~$
b1000110 #
1!
#800000
0!
#805000
b1 ^%
0A
0P
b0 \&
18
1h
13
1m
b1 <%
b1100011 s
b1100011 `"
b1100011 R$
b1100011 "&
0>$
1r
0%&
0$&
b0 '&
0p%
0J
0Z
b1000111 #
1!
#810000
0!
#815000
b1 &&
b10 ^%
b10 :%
1%&
1$&
1>$
0r
b1 _%
1'
1f
b1001000 #
1!
#820000
0!
#825000
b11 ^%
1{%
b10 &&
0'
0f
b10 _%
03
0m
b10 <%
b1 '&
b1001001 #
1!
#830000
0!
#835000
b100 A&
0{%
b10 H%
b10 b%
b11 :%
1B&
b10 '&
b11 _%
1-
1`
1V%
1)
1d
b1001010 #
1!
#840000
0!
#845000
b0 H%
b0 b%
b0 :%
b1 [&
0V%
0-
0`
08
0h
b11 <%
1E
1^
b100 C&
b1001011 #
1!
#850000
0!
#855000
b0 ^%
b0 }$
b10 [&
b101 A&
b0 <%
0;%
14
1l
1f$
b1 \&
1:
1V
b1001100 #
1!
#860000
0!
#865000
09$
b0 A&
0)
0d
b0 _%
1A
1P
0:
0V
b10 \&
1y
0y$
0x$
b0 ~$
0f$
04
0l
0E
0^
b101 C&
b1001101 #
1!
#870000
0!
#875000
b0 [&
b0 &&
b1 }$
19$
b0 C&
0B&
1J
1Z
1p%
1y$
1x$
0y
b1001110 #
1!
#880000
0!
#885000
1q$
b10 }$
0A
0P
b0 \&
b1 ~$
0>$
1r
0%&
0$&
b0 '&
0p%
0J
0Z
b1001111 #
1!
#890000
0!
#895000
b1 &&
b1 :%
0q$
1%&
1$&
1>$
0r
1;%
b10 ~$
b1010000 #
1!
#900000
0!
#905000
b1 ^%
1{%
b10 &&
18
1h
13
1m
b1 <%
b1 '&
b1010001 #
1!
#910000
0!
#915000
b100 A&
0{%
b10 ^%
b10 :%
1B&
b10 '&
b1 _%
1'
1f
b1010010 #
1!
#920000
0!
#925000
b11 ^%
b1 [&
0'
0f
b10 _%
03
0m
b10 <%
1E
1^
b100 C&
b1010011 #
1!
#930000
0!
#935000
b10 [&
b101 A&
b10 H%
b10 b%
b11 :%
b1 \&
1:
1V
b11 _%
1-
1`
1V%
1)
1d
b1010100 #
1!
#940000
0!
#945000
b0 H%
b0 b%
b0 :%
b0 A&
0V%
0-
0`
1A
1P
0:
0V
b10 \&
08
0h
b11 <%
0E
0^
b101 C&
b1010101 #
1!
#950000
0!
#955000
b0 [&
b0 &&
b0 ^%
b0 }$
b0 C&
0B&
1J
1Z
1p%
b0 <%
0;%
14
1l
1f$
b1010110 #
1!
#960000
0!
#965000
0C"
09$
0)
0d
b0 _%
0A
0P
b0 \&
1y
0y$
0x$
b0 ~$
0f$
04
0l
0>$
1r
0%&
0$&
b0 '&
0p%
0J
0Z
b1010111 #
1!
#970000
0!
#975000
1g"
1:$
b10 1$
0T"
0U"
1n"
1F"
b11000 B"
b11000 P$
b0 q"
b100000 N"
b100000 ?$
b100000 U$
b100000 t
b100000 a"
b100000 V$
b100000 o%
b100100 Q$
b101 ^"
b101 O$
b10011 E$
b101 D"
b101 =$
b101 X$
b100 E"
b100 <$
b100 W$
b0 c"
b0 V#
b101 K"
b10011 Q"
b10011 X#
b1 &&
1C"
b1 }$
19$
b100000 T$
b1100011 \"
b1100011 @$
b1100011 S$
b11100 O"
b11100 C$
b10100100000001010010011 ]"
b10100100000001010010011 B$
b10100100000001010010011 D$
b11 R"
b11 )#
b100 L"
b100 .#
b100 ;$
b0 ="
b0 6$
b0 5#
b11100 M"
b11000 j"
b11000 ["
b11000 P"
b11000 *#
b0 H"
b0 1#
1/"
1'#
02"
0(#
1V"
19"
13#
1%&
1$&
1>$
0r
1y$
1x$
0y
b1011000 #
1!
#980000
0!
#985000
b0 B"
b0 P$
0g"
0:$
1q$
b10 }$
1{%
b10 &&
b100 7"
b100 3$
b100 -#
b11100 4"
b11100 +#
b0 w
b0 $"
b0 d$
b0 >"
b0 6#
10"
1&#
0v
03"
1."
1:"
12#
b0 R"
b0 )#
b0 !"
b0 {"
b0 &"
b0 O#
b0 ~"
b0 L"
b0 .#
b0 ;$
b100 M"
b0 j"
b0 ["
b0 P"
b0 *#
0/"
0'#
0V"
0o"
09"
03#
b1 ~$
b1 '&
b1011001 #
1!
#990000
0!
#995000
09$
b1 u
b1 %"
b1 e$
b1 |"
0x
b100 A&
0{%
b1 :%
0q$
b0 '"
b0 }"
b0 ""
b0 z"
b0 7"
b0 3$
b0 -#
b100 4"
b100 +#
00"
0&#
0."
0:"
02#
b100 8"
b100 /#
b100 4$
b100 Z$
b11100 5"
b11100 ,#
11"
1;"
1B&
b10 '&
1;%
b10 ~$
b1011010 #
1!
#1000000
0!
#1005000
b1 ^%
b1 [&
b0 8"
b0 /#
b0 4$
b0 Z$
b100 5"
b100 ,#
01"
0;"
18
1h
13
1m
b1 <%
1E
1^
b100 C&
b1011011 #
1!
#1010000
0!
#1015000
b10 [&
b101 A&
b10 ^%
b10 :%
b1 \&
1:
1V
b1 _%
1'
1f
b1011100 #
1!
#1020000
0!
#1025000
b11 ^%
b0 A&
0'
0f
b10 _%
1A
1P
0:
0V
b10 \&
03
0m
b10 <%
0E
0^
b101 C&
b1011101 #
1!
#1030000
0!
#1035000
b0 [&
b0 &&
b10 H%
b10 b%
b11 :%
b0 C&
0B&
1J
1Z
1p%
b11 _%
1-
1`
1V%
1)
1d
b1011110 #
1!
#1040000
0!
#1045000
b0 H%
b0 b%
b0 :%
0C"
0V%
0-
0`
0A
0P
b0 \&
08
0h
b11 <%
0>$
1r
0%&
0$&
b0 '&
0p%
0J
0Z
b1011111 #
1!
#1050000
0!
#1055000
0?"
b101 p"
b101 N#
1X"
b101 ;#
1W"
b101 s"
b101 :#
b1 v"
b1 0$
1l"
b0 1$
0n"
0F"
b101 r"
b100001 B"
b100001 P$
b100100 t
b100100 a"
b100100 V$
b100100 o%
b100100 N"
b100100 ?$
b100100 U$
b101000 Q$
b0 ^"
b0 O$
b1100011 E$
b0 D"
b0 =$
b0 X$
b0 E"
b0 <$
b0 W$
b0 K"
b1100011 Q"
b1100011 X#
b100 )"
b1 &&
b100000 z%
b100000 -&
1C"
b0 ^%
b0 }$
b100100 T$
b100000 O"
b100000 C$
b1100011 ]"
b1100011 B$
b1100011 D$
b10011 R"
b10011 )#
b10 !"
b10 {"
b101 L"
b101 .#
b101 ;$
b101 ="
b101 6$
b101 5#
b100 <"
b100 5$
b100 4#
b100000 M"
b11100 P"
b11100 *#
b100001 j"
b100001 ["
b101 _"
b101 "#
1o"
19"
13#
1%&
1$&
b100000 !&
1>$
0r
b0 <%
0;%
14
1l
1f$
b1100000 #
1!
#1060000
0!
#1065000
b101 q"
b1111 u
b1111 %"
b1111 e$
b1111 |"
b10 d"
b10 8$
1{%
b10 &&
b10 ""
b10 z"
b101 7"
b101 3$
b101 -#
b100000 4"
b100000 +#
b101 {
b101 #"
b101 c$
b101 }
b101 x"
1:"
12#
0)
0d
b0 _%
1y
0y$
0x$
b0 ~$
0f$
04
0l
b1 '&
b1100001 #
1!
#1070000
0!
#1075000
b101 @"
b101 Y$
b101 A"
b10 d"
b10 8$
b100 A&
0{%
b101 w
b101 $"
b101 d$
b101 >"
b101 6#
b101 8"
b101 /#
b101 4$
b101 Z$
b100000 5"
b100000 ,#
b101 ~
b101 y"
1;"
1B&
b100000 ?&
b10 '&
0y
b1100010 #
1!
#1080000
0!
#1085000
b1 [&
1E
1^
b100000 C
b100000 G&
b100000 _
b100000 v%
b100000 ;&
b100 C&
b1100011 #
1!
#1090000
0!
#1095000
b10 [&
b10011 M&
b10011 _&
b1000 b&
b101 A&
b1 \&
b100000 Z&
b100000 `&
1:
1V
b1100100 #
1!
#1100000
0!
#1105000
b0 A&
1A
1P
b10011 ?
b10011 m%
b10011 +&
b10011 R
b10011 X&
0:
0V
b10 \&
0E
0^
b101 C&
b1100101 #
1!
#1110000
0!
#1115000
b0 [&
b0 &&
b0 C&
0B&
1J
1Z
1p%
b10011 q%
b10011 @&
b1100110 #
1!
#1120000
0!
#1125000
0C"
0A
0P
b0 \&
b10011 s
b10011 `"
b10011 R$
b10011 "&
0>$
1r
0%&
0$&
b0 '&
0p%
0J
0Z
b1100111 #
1!
#1130000
0!
#1135000
1g"
1f"
16"
1k"
1?"
0X"
b0 ;#
0W"
b0 s"
b0 :#
b0 q"
b0 r"
b100000 B"
b100000 P$
b101000 N"
b101000 ?$
b101000 U$
b101000 t
b101000 a"
b101000 V$
b101000 o%
b100000 Q$
b0 p"
b0 N#
b0 d"
b0 8$
b0 )"
b1 &&
b100100 z%
b100100 -&
1C"
b101000 T$
b10011 \"
b10011 @$
b10011 S$
b100100 O"
b100100 C$
b1100011 R"
b1100011 )#
b1 |
b1 7#
b1 w"
b0 L"
b0 .#
b0 ;$
b0 ="
b0 6$
b0 5#
b0 <"
b0 5$
b0 4#
b100100 M"
b100000 P"
b100000 *#
b100000 j"
b100000 ["
b0 _"
b0 "#
1m"
0o"
09"
03#
1%&
1$&
b100100 !&
1>$
0r
b1101000 #
1!
#1140000
0!
#1145000
0g"
0f"
b101100 Q$
b0 B"
b0 P$
06"
b10 1$
1n"
1F"
b0 v"
b0 0$
0l"
0k"
b10011 E$
b10011 Q"
b10011 X#
1{%
b10 &&
b0 7"
b0 3$
b0 -#
b100100 4"
b100100 +#
b0 w
b0 $"
b0 d$
b0 >"
b0 6#
b0 {
b0 #"
b0 c$
b0 }
b0 x"
0:"
02#
b0 R"
b0 )#
b0 !"
b0 {"
b0 |
b0 7#
b0 w"
b100 M"
b0 j"
b0 ["
b0 P"
b0 *#
0m"
b0 O"
b0 C$
b10011 ]"
b10011 B$
b10011 D$
b1 '&
b1101001 #
1!
#1150000
0!
#1155000
b0 @"
b0 Y$
b1 u
b1 %"
b1 e$
b1 |"
b0 A"
b100 A&
0{%
b0 ""
b0 z"
b100 4"
b100 +#
b0 8"
b0 /#
b0 4$
b0 Z$
b100100 5"
b100100 ,#
b0 ~
b0 y"
0;"
1B&
b100100 ?&
b10 '&
b1101010 #
1!
#1160000
0!
#1165000
b1 [&
b100 5"
b100 ,#
1E
1^
b100100 C
b100100 G&
b100100 _
b100100 v%
b100100 ;&
b100 C&
b1101011 #
1!
#1170000
0!
#1175000
b10 [&
b1001 b&
b101 A&
b1 \&
b100100 Z&
b100100 `&
1:
1V
b1101100 #
1!
#1180000
0!
#1185000
b0 A&
1A
1P
0:
0V
b10 \&
0E
0^
b101 C&
b1101101 #
1!
#1190000
0!
#1195000
b0 [&
b0 &&
b0 C&
0B&
1J
1Z
1p%
b1101110 #
1!
#1200000
0!
#1205000
0C"
0A
0P
b0 \&
0>$
1r
0%&
0$&
b0 '&
0p%
0J
0Z
b1101111 #
1!
#1210000
0!
#1215000
b101100 t
b101100 a"
b101100 V$
b101100 o%
b101100 N"
b101100 ?$
b101100 U$
b110000 Q$
b1 &&
b101000 z%
b101000 -&
1C"
b101100 T$
b101000 O"
b101000 C$
b10011 R"
b10011 )#
b10 !"
b10 {"
1o"
19"
13#
1%&
1$&
b101000 !&
1>$
0r
b1110000 #
1!
#1220000
0!
#1225000
b1111 u
b1111 %"
b1111 e$
b1111 |"
1{%
b10 &&
b10 ""
b10 z"
1:"
12#
b1 '&
b1110001 #
1!
#1230000
0!
#1235000
b100 A&
0{%
1;"
1B&
b101000 ?&
b10 '&
b1110010 #
1!
#1240000
0!
#1245000
b1 [&
1E
1^
b101000 C
b101000 G&
b101000 _
b101000 v%
b101000 ;&
b100 C&
b1110011 #
1!
#1250000
0!
#1255000
b10 [&
b1010 b&
b101 A&
b1 \&
b101000 Z&
b101000 `&
1:
1V
b1110100 #
1!
#1260000
0!
#1265000
b0 A&
1A
1P
0:
0V
b10 \&
0E
0^
b101 C&
b1110101 #
1!
#1270000
0!
#1275000
b0 [&
b0 &&
b0 C&
0B&
1J
1Z
1p%
b1110110 #
1!
#1280000
0!
#1285000
0C"
0A
0P
b0 \&
0>$
1r
0%&
0$&
b0 '&
0p%
0J
0Z
b1110111 #
1!
#1290000
0!
#1295000
b101000 B"
b101000 P$
b110000 N"
b110000 ?$
b110000 U$
b110000 t
b110000 a"
b110000 V$
b110000 o%
b110100 Q$
b1 &&
b101100 z%
b101100 -&
1C"
b110000 T$
b101100 O"
b101100 C$
b101100 M"
b101000 j"
b101000 ["
b101000 P"
b101000 *#
1%&
1$&
b101100 !&
1>$
0r
b1111000 #
1!
#1300000
0!
#1305000
1{%
b10 &&
b101100 4"
b101100 +#
b1 '&
b1111001 #
1!
#1310000
0!
#1315000
b100 A&
0{%
b101100 5"
b101100 ,#
1B&
b101100 ?&
b10 '&
b1111010 #
1!
#1320000
0!
#1325000
b1 [&
1E
1^
b101100 C
b101100 G&
b101100 _
b101100 v%
b101100 ;&
b100 C&
b1111011 #
1!
#1330000
0!
#1335000
b10 [&
b1011 b&
b101 A&
b1 \&
b101100 Z&
b101100 `&
1:
1V
b1111100 #
1!
#1340000
0!
#1345000
b0 A&
1A
1P
0:
0V
b10 \&
0E
0^
b101 C&
b1111101 #
1!
#1350000
0!
#1355000
b0 [&
b0 &&
b0 C&
0B&
1J
1Z
1p%
b1111110 #
1!
#1360000
0!
#1365000
0C"
0A
0P
b0 \&
0>$
1r
0%&
0$&
b0 '&
0p%
0J
0Z
b1111111 #
1!
#1370000
0!
#1375000
b101100 B"
b101100 P$
b110100 t
b110100 a"
b110100 V$
b110100 o%
b110100 N"
b110100 ?$
b110100 U$
b111000 Q$
b1 &&
b110000 z%
b110000 -&
1C"
b110100 T$
b110000 O"
b110000 C$
b110000 M"
b101100 j"
b101100 ["
b101100 P"
b101100 *#
1%&
1$&
b110000 !&
1>$
0r
b10000000 #
1!
#1380000
0!
#1385000
1{%
b10 &&
b110000 4"
b110000 +#
b1 '&
b10000001 #
1!
#1390000
0!
#1395000
b100 A&
0{%
b110000 5"
b110000 ,#
1B&
b110000 ?&
b10 '&
b10000010 #
1!
#1400000
0!
#1405000
b1 [&
1E
1^
b110000 C
b110000 G&
b110000 _
b110000 v%
b110000 ;&
b100 C&
b10000011 #
1!
#1410000
0!
#1415000
b10 [&
bx M&
bx _&
b1100 b&
b101 A&
b1 \&
b110000 Z&
b110000 `&
1:
1V
b10000100 #
1!
#1420000
0!
#1425000
b0 A&
1A
1P
bx ?
bx m%
bx +&
bx R
bx X&
0:
0V
b10 \&
0E
0^
b101 C&
b10000101 #
1!
#1430000
0!
#1435000
b0 [&
b0 &&
b0 C&
0B&
1J
1Z
1p%
bx q%
bx @&
b10000110 #
1!
#1440000
0!
#1445000
0C"
0A
0P
b0 \&
bx s
bx `"
bx R$
bx "&
0>$
1r
0%&
0$&
b0 '&
0p%
0J
0Z
b10000111 #
1!
#1450000
0!
#1455000
b110000 B"
b110000 P$
b111000 N"
b111000 ?$
b111000 U$
b111000 t
b111000 a"
b111000 V$
b111000 o%
b111100 Q$
b1 &&
b110100 z%
b110100 -&
1C"
b111000 T$
bx \"
bx @$
bx S$
b110100 O"
b110100 C$
b110100 M"
b110000 j"
b110000 ["
b110000 P"
b110000 *#
1%&
1$&
b110100 !&
1>$
0r
b10001000 #
1!
#1460000
0!
#1465000
1{%
b10 &&
b110100 4"
b110100 +#
b1 '&
b10001001 #
1!
#1470000
0!
#1475000
b100 A&
0{%
b110100 5"
b110100 ,#
1B&
b110100 ?&
b10 '&
b10001010 #
1!
#1480000
0!
#1485000
b1 [&
1E
1^
b110100 C
b110100 G&
b110100 _
b110100 v%
b110100 ;&
b100 C&
b10001011 #
1!
#1490000
0!
#1495000
b10 [&
b1101 b&
b101 A&
b1 \&
b110100 Z&
b110100 `&
1:
1V
b10001100 #
1!
#1500000
0!
#1505000
b0 A&
1A
1P
0:
0V
b10 \&
0E
0^
b101 C&
b10001101 #
1!
#1510000
0!
#1515000
b0 [&
b0 &&
b0 C&
0B&
1J
1Z
1p%
b10001110 #
1!
#1520000
0!
#1525000
0C"
0A
0P
b0 \&
0>$
1r
0%&
0$&
b0 '&
0p%
0J
0Z
b10001111 #
1!
#1530000
0!
#1535000
bx G"
bx [$
bx I"
bx \$
b0 1$
0n"
0F"
b110100 B"
b110100 P$
b111100 t
b111100 a"
b111100 V$
b111100 o%
b111100 N"
b111100 ?$
b111100 U$
b1000000 Q$
bx E$
bx b"
bx W#
bx D"
bx =$
bx X$
bx E"
bx <$
bx W$
bx c"
bx V#
bx K"
bx Q"
bx X#
b1 &&
b111000 z%
b111000 -&
1C"
b111100 T$
b111000 O"
b111000 C$
bx ]"
bx B$
bx D$
b111000 M"
b110100 j"
b110100 ["
b110100 P"
b110100 *#
1%&
1$&
b111000 !&
1>$
0r
b10010000 #
1!
#1540000
0!
#1545000
1{%
b10 &&
b111000 4"
b111000 +#
b1 '&
b10010001 #
1!
#1550000
0!
#1555000
b100 A&
0{%
b111000 5"
b111000 ,#
1B&
b111000 ?&
b10 '&
b10010010 #
1!
#1560000
0!
#1565000
b1 [&
1E
1^
b111000 C
b111000 G&
b111000 _
b111000 v%
b111000 ;&
b100 C&
b10010011 #
1!
#1570000
0!
#1575000
b10 [&
b1110 b&
b101 A&
b1 \&
b111000 Z&
b111000 `&
1:
1V
b10010100 #
1!
#1580000
0!
#1585000
b0 A&
1A
1P
0:
0V
b10 \&
0E
0^
b101 C&
b10010101 #
1!
#1590000
0!
#1595000
b0 [&
b0 &&
b0 C&
0B&
1J
1Z
1p%
b10010110 #
1!
