
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -2918.04

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -41.05

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -41.05

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
  85.89 source latency text_in_r[98]$_DFFE_PP_/CLK ^
 -70.82 target latency sa31_sr[3]$_DFF_P_/CLK ^
  -0.96 CRPR
--------------
  14.11 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         80.00   80.00 v input external delay
     1    1.49    0.00    0.00   80.00 v ld (in)
                                         ld (net)
                  0.42    0.13   80.13 v input129/A (BUFx4f_ASAP7_75t_R)
     5    8.68   16.49   13.41   93.54 v input129/Y (BUFx4f_ASAP7_75t_R)
                                         net195 (net)
                 20.15    4.01   97.55 v ld_r$_DFF_P_/D (DFFHQNx1_ASAP7_75t_R)
                                 97.55   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    8.63    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                 10.21    3.22    3.22 ^ clkbuf_0_clk/A (BUFx16f_ASAP7_75t_R)
     4   20.87   16.19   16.89   20.11 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 20.45    4.27   24.38 ^ clkbuf_2_0_0_clk/A (BUFx24_ASAP7_75t_R)
    10   35.89   22.06   24.39   48.77 ^ clkbuf_2_0_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_0_0_clk (net)
                 33.83    8.46   57.23 ^ clkbuf_leaf_3_clk/A (BUFx24_ASAP7_75t_R)
    22   14.96   12.60   25.92   83.15 ^ clkbuf_leaf_3_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_3_clk (net)
                 13.26    1.40   84.55 ^ ld_r$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
                          0.00   84.55   clock reconvergence pessimism
                         10.65   95.20   library hold time
                                 95.20   data required time
-----------------------------------------------------------------------------
                                 95.20   data required time
                                -97.55   data arrival time
-----------------------------------------------------------------------------
                                  2.35   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sa31_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa23_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    8.63    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                 10.21    3.22    3.22 ^ clkbuf_0_clk/A (BUFx16f_ASAP7_75t_R)
     4   20.87   16.19   16.89   20.11 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 20.75    4.43   24.54 ^ clkbuf_2_2_0_clk/A (BUFx24_ASAP7_75t_R)
    10   35.62   22.44   24.12   48.65 ^ clkbuf_2_2_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_2_0_clk (net)
                 33.36    8.20   56.86 ^ clkbuf_leaf_21_clk/A (BUFx24_ASAP7_75t_R)
    20   14.77   12.56   25.42   82.28 ^ clkbuf_leaf_21_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_21_clk (net)
                 13.37    1.46   83.73 ^ sa31_sr[7]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
     1    1.64   16.71   42.87  126.61 v sa31_sr[7]$_DFF_P_/QN (DFFHQNx2_ASAP7_75t_R)
                                         _00843_ (net)
                 16.72    0.21  126.82 v _19876_/A (BUFx6f_ASAP7_75t_R)
     6    9.33   13.12   17.64  144.46 v _19876_/Y (BUFx6f_ASAP7_75t_R)
                                         _11536_ (net)
                 15.82    3.08  147.53 v _25658_/B (XOR2x2_ASAP7_75t_R)
     3    4.76   22.22   37.20  184.73 ^ _25658_/Y (XOR2x2_ASAP7_75t_R)
                                         _02909_ (net)
                 22.24    0.50  185.24 ^ rebuffer321/A (BUFx6f_ASAP7_75t_R)
     4    6.87   11.11   17.60  202.84 ^ rebuffer321/Y (BUFx6f_ASAP7_75t_R)
                                         net774 (net)
                 11.17    0.50  203.33 ^ _25680_/A (INVx2_ASAP7_75t_R)
     1    1.50    6.72    5.79  209.12 v _25680_/Y (INVx2_ASAP7_75t_R)
                                         _02930_ (net)
                  6.73    0.16  209.28 v _25681_/B (AOI21x1_ASAP7_75t_R)
     1    1.36   13.84    9.74  219.02 ^ _25681_/Y (AOI21x1_ASAP7_75t_R)
                                         _02931_ (net)
                 13.84    0.11  219.13 ^ _25687_/A1 (OAI21x1_ASAP7_75t_R)
     2    5.27   31.39   16.18  235.32 v _25687_/Y (OAI21x1_ASAP7_75t_R)
                                         _02937_ (net)
                 31.53    1.18  236.49 v _25691_/A2 (AO21x2_ASAP7_75t_R)
     2    3.39   13.61   26.99  263.49 v _25691_/Y (AO21x2_ASAP7_75t_R)
                                         _02941_ (net)
                 13.62    0.21  263.70 v _25692_/A (NAND2x2_ASAP7_75t_R)
     3    4.23   21.01   16.03  279.73 ^ _25692_/Y (NAND2x2_ASAP7_75t_R)
                                         _02942_ (net)
                 21.03    0.35  280.08 ^ _25779_/A (BUFx6f_ASAP7_75t_R)
     7   11.90   17.19   18.78  298.86 ^ _25779_/Y (BUFx6f_ASAP7_75t_R)
                                         _15956_ (net)
                 19.69    3.42  302.28 ^ _31363_/A (HAxp5_ASAP7_75t_R)
     3    3.84   51.23   27.66  329.94 v _31363_/CON (HAxp5_ASAP7_75t_R)
                                         _00585_ (net)
     2    1.34   29.27   20.33  350.27 ^ _31363_/SN (HAxp5_ASAP7_75t_R)
                                         _00586_ (net)
                 29.27    0.09  350.36 ^ rebuffer23/A (BUFx3_ASAP7_75t_R)
     2    4.11   12.31   20.27  370.63 ^ rebuffer23/Y (BUFx3_ASAP7_75t_R)
                                         net476 (net)
                 12.35    0.42  371.05 ^ _25759_/A (INVx4_ASAP7_75t_R)
     5    7.08   12.24    8.96  380.01 v _25759_/Y (INVx4_ASAP7_75t_R)
                                         _03005_ (net)
                 12.28    0.42  380.43 v _25881_/B (AOI21x1_ASAP7_75t_R)
     6    9.94   67.14   32.07  412.50 ^ _25881_/Y (AOI21x1_ASAP7_75t_R)
                                         _03126_ (net)
                 67.45    2.61  415.11 ^ _26096_/B (NOR2x2_ASAP7_75t_R)
     2    2.61   21.96   19.74  434.85 v _26096_/Y (NOR2x2_ASAP7_75t_R)
                                         _03338_ (net)
                 21.98    0.31  435.16 v _26227_/B (NOR2x1_ASAP7_75t_R)
     2    1.71   18.81   14.92  450.07 ^ _26227_/Y (NOR2x1_ASAP7_75t_R)
                                         _03467_ (net)
                 18.82    0.09  450.17 ^ _26323_/A (AND2x2_ASAP7_75t_R)
     1    1.25    9.08   19.32  469.48 ^ _26323_/Y (AND2x2_ASAP7_75t_R)
                                         _03561_ (net)
                  9.09    0.14  469.62 ^ _26327_/A (NOR2x1_ASAP7_75t_R)
     1    1.12   10.96    9.95  479.57 v _26327_/Y (NOR2x1_ASAP7_75t_R)
                                         _03565_ (net)
                 10.96    0.08  479.66 v _26328_/A2 (OAI21x1_ASAP7_75t_R)
     1    1.28   14.70   10.42  490.08 ^ _26328_/Y (OAI21x1_ASAP7_75t_R)
                                         _03566_ (net)
                 14.71    0.17  490.25 ^ _26329_/A (NAND2x1_ASAP7_75t_R)
     1    1.08   10.92    9.21  499.46 v _26329_/Y (NAND2x1_ASAP7_75t_R)
                                         _03567_ (net)
                 10.92    0.09  499.54 v _26358_/A (NAND2x1_ASAP7_75t_R)
     1    1.42   15.73   12.93  512.48 ^ _26358_/Y (NAND2x1_ASAP7_75t_R)
                                         _00111_ (net)
                 15.74    0.26  512.74 ^ sa23_sr[7]$_DFF_P_/D (DFFHQNx2_ASAP7_75t_R)
                                512.74   data arrival time

                        400.00  400.00   clock clk (rise edge)
                          0.00  400.00   clock source latency
     1    7.97    0.00    0.00  400.00 ^ clk (in)
                                         clk (net)
                  9.06    2.86  402.86 ^ clkbuf_0_clk/A (BUFx16f_ASAP7_75t_R)
     4   18.47   14.73   16.29  419.15 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 18.32    3.75  422.90 ^ clkbuf_2_0_0_clk/A (BUFx24_ASAP7_75t_R)
    10   29.88   19.18   23.22  446.12 ^ clkbuf_2_0_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_0_0_clk (net)
                 28.15    6.80  452.91 ^ clkbuf_leaf_2_clk/A (BUFx24_ASAP7_75t_R)
    22   13.03   11.65   24.16  477.08 ^ clkbuf_leaf_2_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_2_clk (net)
                 12.67    1.72  478.80 ^ sa23_sr[7]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
                          0.96  479.76   clock reconvergence pessimism
                         -8.07  471.69   library setup time
                                471.69   data required time
-----------------------------------------------------------------------------
                                471.69   data required time
                               -512.74   data arrival time
-----------------------------------------------------------------------------
                                -41.05   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sa31_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa23_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    8.63    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                 10.21    3.22    3.22 ^ clkbuf_0_clk/A (BUFx16f_ASAP7_75t_R)
     4   20.87   16.19   16.89   20.11 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 20.75    4.43   24.54 ^ clkbuf_2_2_0_clk/A (BUFx24_ASAP7_75t_R)
    10   35.62   22.44   24.12   48.65 ^ clkbuf_2_2_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_2_0_clk (net)
                 33.36    8.20   56.86 ^ clkbuf_leaf_21_clk/A (BUFx24_ASAP7_75t_R)
    20   14.77   12.56   25.42   82.28 ^ clkbuf_leaf_21_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_21_clk (net)
                 13.37    1.46   83.73 ^ sa31_sr[7]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
     1    1.64   16.71   42.87  126.61 v sa31_sr[7]$_DFF_P_/QN (DFFHQNx2_ASAP7_75t_R)
                                         _00843_ (net)
                 16.72    0.21  126.82 v _19876_/A (BUFx6f_ASAP7_75t_R)
     6    9.33   13.12   17.64  144.46 v _19876_/Y (BUFx6f_ASAP7_75t_R)
                                         _11536_ (net)
                 15.82    3.08  147.53 v _25658_/B (XOR2x2_ASAP7_75t_R)
     3    4.76   22.22   37.20  184.73 ^ _25658_/Y (XOR2x2_ASAP7_75t_R)
                                         _02909_ (net)
                 22.24    0.50  185.24 ^ rebuffer321/A (BUFx6f_ASAP7_75t_R)
     4    6.87   11.11   17.60  202.84 ^ rebuffer321/Y (BUFx6f_ASAP7_75t_R)
                                         net774 (net)
                 11.17    0.50  203.33 ^ _25680_/A (INVx2_ASAP7_75t_R)
     1    1.50    6.72    5.79  209.12 v _25680_/Y (INVx2_ASAP7_75t_R)
                                         _02930_ (net)
                  6.73    0.16  209.28 v _25681_/B (AOI21x1_ASAP7_75t_R)
     1    1.36   13.84    9.74  219.02 ^ _25681_/Y (AOI21x1_ASAP7_75t_R)
                                         _02931_ (net)
                 13.84    0.11  219.13 ^ _25687_/A1 (OAI21x1_ASAP7_75t_R)
     2    5.27   31.39   16.18  235.32 v _25687_/Y (OAI21x1_ASAP7_75t_R)
                                         _02937_ (net)
                 31.53    1.18  236.49 v _25691_/A2 (AO21x2_ASAP7_75t_R)
     2    3.39   13.61   26.99  263.49 v _25691_/Y (AO21x2_ASAP7_75t_R)
                                         _02941_ (net)
                 13.62    0.21  263.70 v _25692_/A (NAND2x2_ASAP7_75t_R)
     3    4.23   21.01   16.03  279.73 ^ _25692_/Y (NAND2x2_ASAP7_75t_R)
                                         _02942_ (net)
                 21.03    0.35  280.08 ^ _25779_/A (BUFx6f_ASAP7_75t_R)
     7   11.90   17.19   18.78  298.86 ^ _25779_/Y (BUFx6f_ASAP7_75t_R)
                                         _15956_ (net)
                 19.69    3.42  302.28 ^ _31363_/A (HAxp5_ASAP7_75t_R)
     3    3.84   51.23   27.66  329.94 v _31363_/CON (HAxp5_ASAP7_75t_R)
                                         _00585_ (net)
     2    1.34   29.27   20.33  350.27 ^ _31363_/SN (HAxp5_ASAP7_75t_R)
                                         _00586_ (net)
                 29.27    0.09  350.36 ^ rebuffer23/A (BUFx3_ASAP7_75t_R)
     2    4.11   12.31   20.27  370.63 ^ rebuffer23/Y (BUFx3_ASAP7_75t_R)
                                         net476 (net)
                 12.35    0.42  371.05 ^ _25759_/A (INVx4_ASAP7_75t_R)
     5    7.08   12.24    8.96  380.01 v _25759_/Y (INVx4_ASAP7_75t_R)
                                         _03005_ (net)
                 12.28    0.42  380.43 v _25881_/B (AOI21x1_ASAP7_75t_R)
     6    9.94   67.14   32.07  412.50 ^ _25881_/Y (AOI21x1_ASAP7_75t_R)
                                         _03126_ (net)
                 67.45    2.61  415.11 ^ _26096_/B (NOR2x2_ASAP7_75t_R)
     2    2.61   21.96   19.74  434.85 v _26096_/Y (NOR2x2_ASAP7_75t_R)
                                         _03338_ (net)
                 21.98    0.31  435.16 v _26227_/B (NOR2x1_ASAP7_75t_R)
     2    1.71   18.81   14.92  450.07 ^ _26227_/Y (NOR2x1_ASAP7_75t_R)
                                         _03467_ (net)
                 18.82    0.09  450.17 ^ _26323_/A (AND2x2_ASAP7_75t_R)
     1    1.25    9.08   19.32  469.48 ^ _26323_/Y (AND2x2_ASAP7_75t_R)
                                         _03561_ (net)
                  9.09    0.14  469.62 ^ _26327_/A (NOR2x1_ASAP7_75t_R)
     1    1.12   10.96    9.95  479.57 v _26327_/Y (NOR2x1_ASAP7_75t_R)
                                         _03565_ (net)
                 10.96    0.08  479.66 v _26328_/A2 (OAI21x1_ASAP7_75t_R)
     1    1.28   14.70   10.42  490.08 ^ _26328_/Y (OAI21x1_ASAP7_75t_R)
                                         _03566_ (net)
                 14.71    0.17  490.25 ^ _26329_/A (NAND2x1_ASAP7_75t_R)
     1    1.08   10.92    9.21  499.46 v _26329_/Y (NAND2x1_ASAP7_75t_R)
                                         _03567_ (net)
                 10.92    0.09  499.54 v _26358_/A (NAND2x1_ASAP7_75t_R)
     1    1.42   15.73   12.93  512.48 ^ _26358_/Y (NAND2x1_ASAP7_75t_R)
                                         _00111_ (net)
                 15.74    0.26  512.74 ^ sa23_sr[7]$_DFF_P_/D (DFFHQNx2_ASAP7_75t_R)
                                512.74   data arrival time

                        400.00  400.00   clock clk (rise edge)
                          0.00  400.00   clock source latency
     1    7.97    0.00    0.00  400.00 ^ clk (in)
                                         clk (net)
                  9.06    2.86  402.86 ^ clkbuf_0_clk/A (BUFx16f_ASAP7_75t_R)
     4   18.47   14.73   16.29  419.15 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 18.32    3.75  422.90 ^ clkbuf_2_0_0_clk/A (BUFx24_ASAP7_75t_R)
    10   29.88   19.18   23.22  446.12 ^ clkbuf_2_0_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_0_0_clk (net)
                 28.15    6.80  452.91 ^ clkbuf_leaf_2_clk/A (BUFx24_ASAP7_75t_R)
    22   13.03   11.65   24.16  477.08 ^ clkbuf_leaf_2_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_2_clk (net)
                 12.67    1.72  478.80 ^ sa23_sr[7]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
                          0.96  479.76   clock reconvergence pessimism
                         -8.07  471.69   library setup time
                                471.69   data required time
-----------------------------------------------------------------------------
                                471.69   data required time
                               -512.74   data arrival time
-----------------------------------------------------------------------------
                                -41.05   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_16696_/Y                              23.04   23.09   -0.05 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
165.10848999023438

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5160

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
-0.05488773435354233

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0024

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 149

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sa31_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa23_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  20.11   20.11 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
  28.54   48.65 ^ clkbuf_2_2_0_clk/Y (BUFx24_ASAP7_75t_R)
  33.62   82.28 ^ clkbuf_leaf_21_clk/Y (BUFx24_ASAP7_75t_R)
   1.46   83.73 ^ sa31_sr[7]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
  42.87  126.61 v sa31_sr[7]$_DFF_P_/QN (DFFHQNx2_ASAP7_75t_R)
  17.85  144.46 v _19876_/Y (BUFx6f_ASAP7_75t_R)
  40.28  184.73 ^ _25658_/Y (XOR2x2_ASAP7_75t_R)
  18.10  202.84 ^ rebuffer321/Y (BUFx6f_ASAP7_75t_R)
   6.29  209.12 v _25680_/Y (INVx2_ASAP7_75t_R)
   9.90  219.02 ^ _25681_/Y (AOI21x1_ASAP7_75t_R)
  16.30  235.32 v _25687_/Y (OAI21x1_ASAP7_75t_R)
  28.17  263.49 v _25691_/Y (AO21x2_ASAP7_75t_R)
  16.24  279.73 ^ _25692_/Y (NAND2x2_ASAP7_75t_R)
  19.13  298.86 ^ _25779_/Y (BUFx6f_ASAP7_75t_R)
  31.08  329.94 v _31363_/CON (HAxp5_ASAP7_75t_R)
  20.33  350.27 ^ _31363_/SN (HAxp5_ASAP7_75t_R)
  20.36  370.63 ^ rebuffer23/Y (BUFx3_ASAP7_75t_R)
   9.38  380.01 v _25759_/Y (INVx4_ASAP7_75t_R)
  32.49  412.50 ^ _25881_/Y (AOI21x1_ASAP7_75t_R)
  22.35  434.85 v _26096_/Y (NOR2x2_ASAP7_75t_R)
  15.22  450.07 ^ _26227_/Y (NOR2x1_ASAP7_75t_R)
  19.41  469.48 ^ _26323_/Y (AND2x2_ASAP7_75t_R)
  10.09  479.57 v _26327_/Y (NOR2x1_ASAP7_75t_R)
  10.51  490.08 ^ _26328_/Y (OAI21x1_ASAP7_75t_R)
   9.38  499.46 v _26329_/Y (NAND2x1_ASAP7_75t_R)
  13.02  512.48 ^ _26358_/Y (NAND2x1_ASAP7_75t_R)
   0.26  512.74 ^ sa23_sr[7]$_DFF_P_/D (DFFHQNx2_ASAP7_75t_R)
         512.74   data arrival time

 400.00  400.00   clock clk (rise edge)
   0.00  400.00   clock source latency
   0.00  400.00 ^ clk (in)
  19.15  419.15 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
  26.97  446.12 ^ clkbuf_2_0_0_clk/Y (BUFx24_ASAP7_75t_R)
  30.96  477.08 ^ clkbuf_leaf_2_clk/Y (BUFx24_ASAP7_75t_R)
   1.72  478.80 ^ sa23_sr[7]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
   0.96  479.76   clock reconvergence pessimism
  -8.07  471.69   library setup time
         471.69   data required time
---------------------------------------------------------
         471.69   data required time
        -512.74   data arrival time
---------------------------------------------------------
         -41.05   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.w[2][6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: text_out[38]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  19.15   19.15 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
  27.38   46.53 ^ clkbuf_2_1_0_clk/Y (BUFx24_ASAP7_75t_R)
  24.69   71.22 ^ clkbuf_leaf_11_clk/Y (BUFx24_ASAP7_75t_R)
   2.28   73.49 ^ u0.w[2][6]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
  49.19  122.69 ^ u0.w[2][6]$_DFF_P_/QN (DFFHQNx2_ASAP7_75t_R)
  12.62  135.31 v _30726_/Y (XOR2x1_ASAP7_75t_R)
   0.04  135.35 v text_out[38]$_DFF_P_/D (DFFHQNx3_ASAP7_75t_R)
         135.35   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  20.11   20.11 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
  27.33   47.44 ^ clkbuf_2_3_0_clk/Y (BUFx24_ASAP7_75t_R)
  33.77   81.20 ^ clkbuf_leaf_14_clk/Y (BUFx24_ASAP7_75t_R)
   1.13   82.34 ^ text_out[38]$_DFF_P_/CLK (DFFHQNx3_ASAP7_75t_R)
  -0.96   81.38   clock reconvergence pessimism
  12.01   93.39   library hold time
          93.39   data required time
---------------------------------------------------------
          93.39   data required time
        -135.35   data arrival time
---------------------------------------------------------
          41.97   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
78.9255

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
84.5472

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
512.7429

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-41.0547

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-8.006878

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.76e-03   1.23e-03   1.06e-07   5.99e-03   4.0%
Combinational          5.37e-02   8.78e-02   1.28e-06   1.42e-01  94.4%
Clock                  1.43e-03   1.03e-03   2.15e-08   2.47e-03   1.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.99e-02   9.01e-02   1.41e-06   1.50e-01 100.0%
                          40.0%      60.0%       0.0%
