Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Wed Feb 13 00:37:25 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: AudVid/sd_spi/EnableDataRead_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spi/DataClk_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spiInitClock/OutputCLK_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spiWorkClock/OutputCLK_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spi/dataClk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spiInitRegClock/OutputCLK_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spiWorkClock/OutputCLK_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ClockManager/I2SCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 210 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.660        0.000                      0                   71        0.191        0.000                      0                   71        3.000        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 35.431}     70.862          14.112          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                      6.660        0.000                      0                   66        0.191        0.000                      0                   66        3.000        0.000                       0                    45  
  clk_out1_clk_wiz_0       68.631        0.000                      0                    5        0.313        0.000                      0                    5       34.931        0.000                       0                     7  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        6.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.704ns (24.669%)  route 2.150ns (75.331%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.615     5.136    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X5Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  AudVid/sd_spi/spiInitClock/counter_reg[1]/Q
                         net (fo=8, routed)           1.096     6.688    AudVid/sd_spi/spiInitClock/counter_reg__0[1]
    SLICE_X4Y25          LUT5 (Prop_lut5_I2_O)        0.124     6.812 f  AudVid/sd_spi/spiInitClock/counter[7]_i_3/O
                         net (fo=1, routed)           0.433     7.245    AudVid/sd_spi/spiInitClock/counter[7]_i_3_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.124     7.369 r  AudVid/sd_spi/spiInitClock/counter[7]_i_1/O
                         net (fo=8, routed)           0.621     7.990    AudVid/sd_spi/spiInitClock/counter[7]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    13.250    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.500    14.841    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X4Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[0]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    14.650    AudVid/sd_spi/spiInitClock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.704ns (24.669%)  route 2.150ns (75.331%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.615     5.136    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X5Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  AudVid/sd_spi/spiInitClock/counter_reg[1]/Q
                         net (fo=8, routed)           1.096     6.688    AudVid/sd_spi/spiInitClock/counter_reg__0[1]
    SLICE_X4Y25          LUT5 (Prop_lut5_I2_O)        0.124     6.812 f  AudVid/sd_spi/spiInitClock/counter[7]_i_3/O
                         net (fo=1, routed)           0.433     7.245    AudVid/sd_spi/spiInitClock/counter[7]_i_3_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.124     7.369 r  AudVid/sd_spi/spiInitClock/counter[7]_i_1/O
                         net (fo=8, routed)           0.621     7.990    AudVid/sd_spi/spiInitClock/counter[7]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    13.250    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.500    14.841    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X4Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[2]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    14.650    AudVid/sd_spi/spiInitClock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.704ns (24.669%)  route 2.150ns (75.331%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.615     5.136    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X5Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  AudVid/sd_spi/spiInitClock/counter_reg[1]/Q
                         net (fo=8, routed)           1.096     6.688    AudVid/sd_spi/spiInitClock/counter_reg__0[1]
    SLICE_X4Y25          LUT5 (Prop_lut5_I2_O)        0.124     6.812 f  AudVid/sd_spi/spiInitClock/counter[7]_i_3/O
                         net (fo=1, routed)           0.433     7.245    AudVid/sd_spi/spiInitClock/counter[7]_i_3_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.124     7.369 r  AudVid/sd_spi/spiInitClock/counter[7]_i_1/O
                         net (fo=8, routed)           0.621     7.990    AudVid/sd_spi/spiInitClock/counter[7]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    13.250    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.500    14.841    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X4Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[3]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    14.650    AudVid/sd_spi/spiInitClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.704ns (24.669%)  route 2.150ns (75.331%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.615     5.136    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X5Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  AudVid/sd_spi/spiInitClock/counter_reg[1]/Q
                         net (fo=8, routed)           1.096     6.688    AudVid/sd_spi/spiInitClock/counter_reg__0[1]
    SLICE_X4Y25          LUT5 (Prop_lut5_I2_O)        0.124     6.812 f  AudVid/sd_spi/spiInitClock/counter[7]_i_3/O
                         net (fo=1, routed)           0.433     7.245    AudVid/sd_spi/spiInitClock/counter[7]_i_3_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.124     7.369 r  AudVid/sd_spi/spiInitClock/counter[7]_i_1/O
                         net (fo=8, routed)           0.621     7.990    AudVid/sd_spi/spiInitClock/counter[7]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    13.250    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.500    14.841    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X4Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[4]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    14.650    AudVid/sd_spi/spiInitClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.704ns (24.669%)  route 2.150ns (75.331%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.615     5.136    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X5Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  AudVid/sd_spi/spiInitClock/counter_reg[1]/Q
                         net (fo=8, routed)           1.096     6.688    AudVid/sd_spi/spiInitClock/counter_reg__0[1]
    SLICE_X4Y25          LUT5 (Prop_lut5_I2_O)        0.124     6.812 f  AudVid/sd_spi/spiInitClock/counter[7]_i_3/O
                         net (fo=1, routed)           0.433     7.245    AudVid/sd_spi/spiInitClock/counter[7]_i_3_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.124     7.369 r  AudVid/sd_spi/spiInitClock/counter[7]_i_1/O
                         net (fo=8, routed)           0.621     7.990    AudVid/sd_spi/spiInitClock/counter[7]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    13.250    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.500    14.841    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X4Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[5]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    14.650    AudVid/sd_spi/spiInitClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.686ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.704ns (24.707%)  route 2.145ns (75.293%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.615     5.136    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X5Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  AudVid/sd_spi/spiInitClock/counter_reg[1]/Q
                         net (fo=8, routed)           1.096     6.688    AudVid/sd_spi/spiInitClock/counter_reg__0[1]
    SLICE_X4Y25          LUT5 (Prop_lut5_I2_O)        0.124     6.812 f  AudVid/sd_spi/spiInitClock/counter[7]_i_3/O
                         net (fo=1, routed)           0.433     7.245    AudVid/sd_spi/spiInitClock/counter[7]_i_3_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.124     7.369 r  AudVid/sd_spi/spiInitClock/counter[7]_i_1/O
                         net (fo=8, routed)           0.616     7.986    AudVid/sd_spi/spiInitClock/counter[7]_i_1_n_0
    SLICE_X5Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    13.250    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.500    14.841    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X5Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                         clock pessimism              0.295    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X5Y24          FDRE (Setup_fdre_C_R)       -0.429    14.672    AudVid/sd_spi/spiInitClock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                  6.686    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.704ns (25.033%)  route 2.108ns (74.967%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.615     5.136    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X5Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  AudVid/sd_spi/spiInitClock/counter_reg[1]/Q
                         net (fo=8, routed)           1.096     6.688    AudVid/sd_spi/spiInitClock/counter_reg__0[1]
    SLICE_X4Y25          LUT5 (Prop_lut5_I2_O)        0.124     6.812 f  AudVid/sd_spi/spiInitClock/counter[7]_i_3/O
                         net (fo=1, routed)           0.433     7.245    AudVid/sd_spi/spiInitClock/counter[7]_i_3_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.124     7.369 r  AudVid/sd_spi/spiInitClock/counter[7]_i_1/O
                         net (fo=8, routed)           0.579     7.949    AudVid/sd_spi/spiInitClock/counter[7]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    13.250    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.502    14.843    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X3Y25          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[6]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    14.639    AudVid/sd_spi/spiInitClock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.704ns (25.033%)  route 2.108ns (74.967%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.615     5.136    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X5Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  AudVid/sd_spi/spiInitClock/counter_reg[1]/Q
                         net (fo=8, routed)           1.096     6.688    AudVid/sd_spi/spiInitClock/counter_reg__0[1]
    SLICE_X4Y25          LUT5 (Prop_lut5_I2_O)        0.124     6.812 f  AudVid/sd_spi/spiInitClock/counter[7]_i_3/O
                         net (fo=1, routed)           0.433     7.245    AudVid/sd_spi/spiInitClock/counter[7]_i_3_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.124     7.369 r  AudVid/sd_spi/spiInitClock/counter[7]_i_1/O
                         net (fo=8, routed)           0.579     7.949    AudVid/sd_spi/spiInitClock/counter[7]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    13.250    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.502    14.843    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X3Y25          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[7]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    14.639    AudVid/sd_spi/spiInitClock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.766ns (30.275%)  route 1.764ns (69.725%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.626     5.147    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X64Y95         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  AudVid/tft_spi/spiInitRegClock/counter_reg[7]/Q
                         net (fo=3, routed)           0.689     6.354    AudVid/tft_spi/spiInitRegClock/counter_reg[7]
    SLICE_X65Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.478 f  AudVid/tft_spi/spiInitRegClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.406     6.885    AudVid/tft_spi/spiInitRegClock/counter[0]_i_3_n_0
    SLICE_X65Y96         LUT6 (Prop_lut6_I3_O)        0.124     7.009 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2/O
                         net (fo=14, routed)          0.668     7.677    AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2_n_0
    SLICE_X64Y97         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    13.250    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.510    14.851    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X64Y97         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[12]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y97         FDRE (Setup_fdre_C_R)       -0.524    14.564    AudVid/tft_spi/spiInitRegClock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  6.887    

Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.766ns (30.275%)  route 1.764ns (69.725%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.626     5.147    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X64Y95         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  AudVid/tft_spi/spiInitRegClock/counter_reg[7]/Q
                         net (fo=3, routed)           0.689     6.354    AudVid/tft_spi/spiInitRegClock/counter_reg[7]
    SLICE_X65Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.478 f  AudVid/tft_spi/spiInitRegClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.406     6.885    AudVid/tft_spi/spiInitRegClock/counter[0]_i_3_n_0
    SLICE_X65Y96         LUT6 (Prop_lut6_I3_O)        0.124     7.009 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2/O
                         net (fo=14, routed)          0.668     7.677    AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2_n_0
    SLICE_X64Y97         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    13.250    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.510    14.851    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X64Y97         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[13]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y97         FDRE (Setup_fdre_C_R)       -0.524    14.564    AudVid/tft_spi/spiInitRegClock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  6.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.072%)  route 0.121ns (38.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.580     1.463    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X5Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  AudVid/sd_spi/spiInitClock/counter_reg[1]/Q
                         net (fo=8, routed)           0.121     1.725    AudVid/sd_spi/spiInitClock/counter_reg__0[1]
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.049     1.774 r  AudVid/sd_spi/spiInitClock/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.774    AudVid/sd_spi/spiInitClock/p_0_in__3[2]
    SLICE_X4Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.848     1.975    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X4Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[2]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.107     1.583    AudVid/sd_spi/spiInitClock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spiWorkClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiWorkClock/OutputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.477    AudVid/tft_spi/spiWorkClock/MasterCLK_BUFG
    SLICE_X64Y98         FDRE                                         r  AudVid/tft_spi/spiWorkClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  AudVid/tft_spi/spiWorkClock/counter_reg[1]/Q
                         net (fo=5, routed)           0.094     1.735    AudVid/tft_spi/spiWorkClock/counter_reg__0[1]
    SLICE_X65Y98         LUT4 (Prop_lut4_I2_O)        0.045     1.780 r  AudVid/tft_spi/spiWorkClock/OutputCLK_i_1__0/O
                         net (fo=1, routed)           0.000     1.780    AudVid/tft_spi/spiWorkClock/OutputCLK_i_1__0_n_0
    SLICE_X65Y98         FDRE                                         r  AudVid/tft_spi/spiWorkClock/OutputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.992    AudVid/tft_spi/spiWorkClock/MasterCLK_BUFG
    SLICE_X65Y98         FDRE                                         r  AudVid/tft_spi/spiWorkClock/OutputCLK_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X65Y98         FDRE (Hold_fdre_C_D)         0.091     1.581    AudVid/tft_spi/spiWorkClock/OutputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiWorkClock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiWorkClock/OutputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.582     1.465    AudVid/sd_spi/spiWorkClock/MasterCLK_BUFG
    SLICE_X3Y24          FDRE                                         r  AudVid/sd_spi/spiWorkClock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  AudVid/sd_spi/spiWorkClock/counter_reg[2]/Q
                         net (fo=3, routed)           0.151     1.757    AudVid/sd_spi/spiWorkClock/counter_reg_n_0_[2]
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.045     1.802 r  AudVid/sd_spi/spiWorkClock/OutputCLK_i_1__2/O
                         net (fo=1, routed)           0.000     1.802    AudVid/sd_spi/spiWorkClock/OutputCLK_i_1__2_n_0
    SLICE_X2Y24          FDRE                                         r  AudVid/sd_spi/spiWorkClock/OutputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.850     1.977    AudVid/sd_spi/spiWorkClock/MasterCLK_BUFG
    SLICE_X2Y24          FDRE                                         r  AudVid/sd_spi/spiWorkClock/OutputCLK_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.120     1.598    AudVid/sd_spi/spiWorkClock/OutputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiWorkClock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiWorkClock/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.582     1.465    AudVid/sd_spi/spiWorkClock/MasterCLK_BUFG
    SLICE_X3Y24          FDRE                                         r  AudVid/sd_spi/spiWorkClock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  AudVid/sd_spi/spiWorkClock/counter_reg[0]/Q
                         net (fo=4, routed)           0.170     1.776    AudVid/sd_spi/spiWorkClock/counter_reg_n_0_[0]
    SLICE_X3Y24          LUT3 (Prop_lut3_I1_O)        0.043     1.819 r  AudVid/sd_spi/spiWorkClock/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.819    AudVid/sd_spi/spiWorkClock/p_0_in__2[3]
    SLICE_X3Y24          FDRE                                         r  AudVid/sd_spi/spiWorkClock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.850     1.977    AudVid/sd_spi/spiWorkClock/MasterCLK_BUFG
    SLICE_X3Y24          FDRE                                         r  AudVid/sd_spi/spiWorkClock/counter_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.107     1.572    AudVid/sd_spi/spiWorkClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/OutputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.901%)  route 0.187ns (50.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.580     1.463    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X4Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  AudVid/sd_spi/spiInitClock/counter_reg[3]/Q
                         net (fo=6, routed)           0.187     1.791    AudVid/sd_spi/spiInitClock/counter_reg__0[3]
    SLICE_X4Y25          LUT5 (Prop_lut5_I3_O)        0.045     1.836 r  AudVid/sd_spi/spiInitClock/OutputCLK_i_1/O
                         net (fo=1, routed)           0.000     1.836    AudVid/sd_spi/spiInitClock/OutputCLK_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  AudVid/sd_spi/spiInitClock/OutputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.848     1.975    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X4Y25          FDRE                                         r  AudVid/sd_spi/spiInitClock/OutputCLK_reg/C
                         clock pessimism             -0.478     1.497    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.091     1.588    AudVid/sd_spi/spiInitClock/OutputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X64Y94         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  AudVid/tft_spi/spiInitRegClock/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.755    AudVid/tft_spi/spiInitRegClock/counter_reg_n_0_[2]
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  AudVid/tft_spi/spiInitRegClock/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.865    AudVid/tft_spi/spiInitRegClock/counter_reg[0]_i_2_n_5
    SLICE_X64Y94         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.863     1.991    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X64Y94         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y94         FDRE (Hold_fdre_C_D)         0.134     1.610    AudVid/tft_spi/spiInitRegClock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/OutputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.254ns (69.531%)  route 0.111ns (30.469%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X64Y96         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  AudVid/tft_spi/spiInitRegClock/counter_reg[9]/Q
                         net (fo=3, routed)           0.060     1.700    AudVid/tft_spi/spiInitRegClock/counter_reg[9]
    SLICE_X65Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.745 r  AudVid/tft_spi/spiInitRegClock/OutputCLK_i_3/O
                         net (fo=1, routed)           0.051     1.797    AudVid/tft_spi/spiInitRegClock/OutputCLK_i_3_n_0
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  AudVid/tft_spi/spiInitRegClock/OutputCLK_i_1__1/O
                         net (fo=1, routed)           0.000     1.842    AudVid/tft_spi/spiInitRegClock/OutputCLK_i_1__1_n_0
    SLICE_X65Y96         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/OutputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.863     1.991    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y96         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/OutputCLK_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X65Y96         FDRE (Hold_fdre_C_D)         0.091     1.580    AudVid/tft_spi/spiInitRegClock/OutputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiWorkClock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiWorkClock/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.582     1.465    AudVid/sd_spi/spiWorkClock/MasterCLK_BUFG
    SLICE_X3Y24          FDRE                                         r  AudVid/sd_spi/spiWorkClock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  AudVid/sd_spi/spiWorkClock/counter_reg[0]/Q
                         net (fo=4, routed)           0.170     1.776    AudVid/sd_spi/spiWorkClock/counter_reg_n_0_[0]
    SLICE_X3Y24          LUT3 (Prop_lut3_I0_O)        0.045     1.821 r  AudVid/sd_spi/spiWorkClock/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    AudVid/sd_spi/spiWorkClock/p_0_in__2[2]
    SLICE_X3Y24          FDRE                                         r  AudVid/sd_spi/spiWorkClock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.850     1.977    AudVid/sd_spi/spiWorkClock/MasterCLK_BUFG
    SLICE_X3Y24          FDRE                                         r  AudVid/sd_spi/spiWorkClock/counter_reg[2]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.092     1.557    AudVid/sd_spi/spiWorkClock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.232ns (60.470%)  route 0.152ns (39.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.580     1.463    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X4Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.128     1.591 r  AudVid/sd_spi/spiInitClock/counter_reg[2]/Q
                         net (fo=7, routed)           0.152     1.743    AudVid/sd_spi/spiInitClock/counter_reg__0[2]
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.104     1.847 r  AudVid/sd_spi/spiInitClock/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.847    AudVid/sd_spi/spiInitClock/p_0_in__3[4]
    SLICE_X4Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.848     1.975    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X4Y24          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[4]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.107     1.570    AudVid/sd_spi/spiInitClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.672%)  route 0.137ns (33.328%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X64Y95         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  AudVid/tft_spi/spiInitRegClock/counter_reg[6]/Q
                         net (fo=3, routed)           0.137     1.777    AudVid/tft_spi/spiInitRegClock/counter_reg[6]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.887 r  AudVid/tft_spi/spiInitRegClock/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    AudVid/tft_spi/spiInitRegClock/counter_reg[4]_i_1_n_5
    SLICE_X64Y95         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.863     1.991    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X64Y95         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[6]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y95         FDRE (Hold_fdre_C_D)         0.134     1.610    AudVid/tft_spi/spiInitRegClock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    MasterCLK_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y25      AudVid/sd_spi/spiInitClock/OutputCLK_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y24      AudVid/sd_spi/spiInitClock/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y24      AudVid/sd_spi/spiInitClock/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y24      AudVid/sd_spi/spiInitClock/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y24      AudVid/sd_spi/spiWorkClock/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y24      AudVid/sd_spi/spiWorkClock/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y24      AudVid/sd_spi/spiWorkClock/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y24      AudVid/sd_spi/spiWorkClock/counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y25      AudVid/sd_spi/spiInitClock/OutputCLK_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y24      AudVid/sd_spi/spiInitClock/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y24      AudVid/sd_spi/spiInitClock/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y24      AudVid/sd_spi/spiInitClock/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y24      AudVid/sd_spi/spiWorkClock/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y24      AudVid/sd_spi/spiWorkClock/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y24      AudVid/sd_spi/spiWorkClock/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y24      AudVid/sd_spi/spiWorkClock/counter_reg[3]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y25      AudVid/sd_spi/spiInitClock/OutputCLK_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y24      AudVid/sd_spi/spiInitClock/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y24      AudVid/sd_spi/spiInitClock/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y24      AudVid/sd_spi/spiInitClock/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y24      AudVid/sd_spi/spiWorkClock/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y24      AudVid/sd_spi/spiWorkClock/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y24      AudVid/sd_spi/spiWorkClock/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y24      AudVid/sd_spi/spiWorkClock/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       68.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       34.931ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             68.631ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.743ns (40.773%)  route 1.079ns (59.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 75.876 - 70.862 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.575     5.096    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.798     5.319    ClockManager/clk_out1
    SLICE_X0Y131         FDRE                                         r  ClockManager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.419     5.738 r  ClockManager/counter_reg[1]/Q
                         net (fo=3, routed)           0.697     6.435    ClockManager/counter[1]
    SLICE_X0Y131         LUT3 (Prop_lut3_I1_O)        0.324     6.759 r  ClockManager/counter[2]_i_1/O
                         net (fo=1, routed)           0.382     7.142    ClockManager/counter[2]_i_1_n_0
    SLICE_X0Y131         FDRE                                         r  ClockManager/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    74.112    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    74.203 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.457    75.660    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    74.112    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    74.203 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.673    75.876    ClockManager/clk_out1
    SLICE_X0Y131         FDRE                                         r  ClockManager/counter_reg[2]/C
                         clock pessimism              0.305    76.181    
                         clock uncertainty           -0.145    76.036    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)       -0.263    75.773    ClockManager/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         75.773    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                 68.631    

Slack (MET) :             68.877ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/I2SCLK_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.715ns (40.907%)  route 1.033ns (59.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 75.875 - 70.862 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.575     5.096    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.798     5.319    ClockManager/clk_out1
    SLICE_X0Y131         FDRE                                         r  ClockManager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.419     5.738 r  ClockManager/counter_reg[1]/Q
                         net (fo=3, routed)           0.697     6.435    ClockManager/counter[1]
    SLICE_X0Y131         LUT3 (Prop_lut3_I2_O)        0.296     6.731 r  ClockManager/I2SCLK_i_1/O
                         net (fo=2, routed)           0.336     7.067    ClockManager/I2SCLK_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  ClockManager/I2SCLK_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    74.112    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    74.203 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.457    75.660    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    74.112    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    74.203 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.672    75.875    ClockManager/clk_out1
    SLICE_X0Y130         FDRE                                         r  ClockManager/I2SCLK_reg_lopt_replica/C
                         clock pessimism              0.281    76.156    
                         clock uncertainty           -0.145    76.011    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)       -0.067    75.944    ClockManager/I2SCLK_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         75.944    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                 68.877    

Slack (MET) :             69.334ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/I2SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.715ns (50.643%)  route 0.697ns (49.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 75.876 - 70.862 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.575     5.096    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.798     5.319    ClockManager/clk_out1
    SLICE_X0Y131         FDRE                                         r  ClockManager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.419     5.738 r  ClockManager/counter_reg[1]/Q
                         net (fo=3, routed)           0.697     6.435    ClockManager/counter[1]
    SLICE_X0Y131         LUT3 (Prop_lut3_I2_O)        0.296     6.731 r  ClockManager/I2SCLK_i_1/O
                         net (fo=2, routed)           0.000     6.731    ClockManager/I2SCLK_i_1_n_0
    SLICE_X0Y131         FDRE                                         r  ClockManager/I2SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    74.112    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    74.203 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.457    75.660    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    74.112    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    74.203 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.673    75.876    ClockManager/clk_out1
    SLICE_X0Y131         FDRE                                         r  ClockManager/I2SCLK_reg/C
                         clock pessimism              0.305    76.181    
                         clock uncertainty           -0.145    76.036    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)        0.029    76.065    ClockManager/I2SCLK_reg
  -------------------------------------------------------------------
                         required time                         76.065    
                         arrival time                          -6.731    
  -------------------------------------------------------------------
                         slack                                 69.334    

Slack (MET) :             69.359ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.743ns (51.863%)  route 0.690ns (48.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 75.876 - 70.862 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.575     5.096    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.798     5.319    ClockManager/clk_out1
    SLICE_X0Y131         FDRE                                         r  ClockManager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.419     5.738 r  ClockManager/counter_reg[1]/Q
                         net (fo=3, routed)           0.690     6.428    ClockManager/counter[1]
    SLICE_X0Y131         LUT2 (Prop_lut2_I1_O)        0.324     6.752 r  ClockManager/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.752    ClockManager/counter[1]_i_1_n_0
    SLICE_X0Y131         FDRE                                         r  ClockManager/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    74.112    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    74.203 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.457    75.660    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    74.112    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    74.203 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.673    75.876    ClockManager/clk_out1
    SLICE_X0Y131         FDRE                                         r  ClockManager/counter_reg[1]/C
                         clock pessimism              0.305    76.181    
                         clock uncertainty           -0.145    76.036    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)        0.075    76.111    ClockManager/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         76.111    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                 69.359    

Slack (MET) :             69.496ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.580ns (46.336%)  route 0.672ns (53.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 75.876 - 70.862 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.575     5.096    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.798     5.319    ClockManager/clk_out1
    SLICE_X0Y131         FDRE                                         r  ClockManager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     5.775 f  ClockManager/counter_reg[0]/Q
                         net (fo=4, routed)           0.672     6.447    ClockManager/counter[0]
    SLICE_X0Y131         LUT1 (Prop_lut1_I0_O)        0.124     6.571 r  ClockManager/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.571    ClockManager/counter[0]_i_1_n_0
    SLICE_X0Y131         FDRE                                         r  ClockManager/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    74.112    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    74.203 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          1.457    75.660    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    74.112    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    74.203 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.673    75.876    ClockManager/clk_out1
    SLICE_X0Y131         FDRE                                         r  ClockManager/counter_reg[0]/C
                         clock pessimism              0.305    76.181    
                         clock uncertainty           -0.145    76.036    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)        0.031    76.067    ClockManager/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         76.067    
                         arrival time                          -6.571    
  -------------------------------------------------------------------
                         slack                                 69.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.838%)  route 0.236ns (56.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.549     1.432    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.668     1.552    ClockManager/clk_out1
    SLICE_X0Y131         FDRE                                         r  ClockManager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  ClockManager/counter_reg[0]/Q
                         net (fo=4, routed)           0.236     1.928    ClockManager/counter[0]
    SLICE_X0Y131         LUT2 (Prop_lut2_I0_O)        0.043     1.971 r  ClockManager/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.971    ClockManager/counter[1]_i_1_n_0
    SLICE_X0Y131         FDRE                                         r  ClockManager/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.817     1.944    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.941     2.069    ClockManager/clk_out1
    SLICE_X0Y131         FDRE                                         r  ClockManager/counter_reg[1]/C
                         clock pessimism             -0.517     1.552    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.107     1.659    ClockManager/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/I2SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.494%)  route 0.232ns (55.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.549     1.432    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.668     1.552    ClockManager/clk_out1
    SLICE_X0Y131         FDRE                                         r  ClockManager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  ClockManager/counter_reg[0]/Q
                         net (fo=4, routed)           0.232     1.925    ClockManager/counter[0]
    SLICE_X0Y131         LUT3 (Prop_lut3_I1_O)        0.045     1.970 r  ClockManager/I2SCLK_i_1/O
                         net (fo=2, routed)           0.000     1.970    ClockManager/I2SCLK_i_1_n_0
    SLICE_X0Y131         FDRE                                         r  ClockManager/I2SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.817     1.944    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.941     2.069    ClockManager/clk_out1
    SLICE_X0Y131         FDRE                                         r  ClockManager/I2SCLK_reg/C
                         clock pessimism             -0.517     1.552    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.091     1.643    ClockManager/I2SCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.105%)  route 0.236ns (55.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.549     1.432    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.668     1.552    ClockManager/clk_out1
    SLICE_X0Y131         FDRE                                         r  ClockManager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.141     1.693 f  ClockManager/counter_reg[0]/Q
                         net (fo=4, routed)           0.236     1.928    ClockManager/counter[0]
    SLICE_X0Y131         LUT1 (Prop_lut1_I0_O)        0.045     1.973 r  ClockManager/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.973    ClockManager/counter[0]_i_1_n_0
    SLICE_X0Y131         FDRE                                         r  ClockManager/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.817     1.944    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.941     2.069    ClockManager/clk_out1
    SLICE_X0Y131         FDRE                                         r  ClockManager/counter_reg[0]/C
                         clock pessimism             -0.517     1.552    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.092     1.644    ClockManager/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/I2SCLK_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.895%)  route 0.347ns (65.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.549     1.432    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.668     1.552    ClockManager/clk_out1
    SLICE_X0Y131         FDRE                                         r  ClockManager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  ClockManager/counter_reg[0]/Q
                         net (fo=4, routed)           0.232     1.925    ClockManager/counter[0]
    SLICE_X0Y131         LUT3 (Prop_lut3_I1_O)        0.045     1.970 r  ClockManager/I2SCLK_i_1/O
                         net (fo=2, routed)           0.115     2.085    ClockManager/I2SCLK_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  ClockManager/I2SCLK_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.817     1.944    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.940     2.068    ClockManager/clk_out1
    SLICE_X0Y130         FDRE                                         r  ClockManager/I2SCLK_reg_lopt_replica/C
                         clock pessimism             -0.503     1.565    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.070     1.635    ClockManager/I2SCLK_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.183ns (34.234%)  route 0.352ns (65.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.549     1.432    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.668     1.552    ClockManager/clk_out1
    SLICE_X0Y131         FDRE                                         r  ClockManager/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  ClockManager/counter_reg[2]/Q
                         net (fo=2, routed)           0.232     1.925    ClockManager/counter[2]
    SLICE_X0Y131         LUT3 (Prop_lut3_I2_O)        0.042     1.967 r  ClockManager/counter[2]_i_1/O
                         net (fo=1, routed)           0.119     2.086    ClockManager/counter[2]_i_1_n_0
    SLICE_X0Y131         FDRE                                         r  ClockManager/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=44, routed)          0.817     1.944    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.941     2.069    ClockManager/clk_out1
    SLICE_X0Y131         FDRE                                         r  ClockManager/counter_reg[2]/C
                         clock pessimism             -0.517     1.552    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.008     1.560    ClockManager/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.527    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 35.431 }
Period(ns):         70.862
Sources:            { ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         70.862      68.706     BUFGCTRL_X0Y3    ClockManager/Clk_wiz/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         70.862      69.613     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X0Y131     ClockManager/I2SCLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X0Y130     ClockManager/I2SCLK_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X0Y131     ClockManager/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X0Y131     ClockManager/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X0Y131     ClockManager/counter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       70.862      142.498    MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y131     ClockManager/I2SCLK_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y130     ClockManager/I2SCLK_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y130     ClockManager/I2SCLK_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y131     ClockManager/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y131     ClockManager/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y131     ClockManager/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y131     ClockManager/I2SCLK_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y131     ClockManager/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y131     ClockManager/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y131     ClockManager/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y131     ClockManager/I2SCLK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y131     ClockManager/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y131     ClockManager/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y131     ClockManager/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y130     ClockManager/I2SCLK_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y130     ClockManager/I2SCLK_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y131     ClockManager/I2SCLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y131     ClockManager/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y131     ClockManager/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y131     ClockManager/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    ClockManager/Clk_wiz/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBOUT



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Output Ports Clock-to-out

----------+--------------+--------+-------+----------------+---------+----------------+---------+--------------------+
Reference | Output       | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal           |
Clock     | Port         | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock              |
----------+--------------+--------+-------+----------------+---------+----------------+---------+--------------------+
clk100    | SD_SPI_CLK   | FDRE   | -     |     12.222 (r) | SLOW    |      3.622 (r) | FAST    |                    |
clk100    | TFT_RS       | FDRE   | -     |     12.750 (r) | SLOW    |      3.597 (r) | FAST    |                    |
clk100    | TFT_SPI_CLK  | FDRE   | -     |     11.510 (r) | SLOW    |      3.387 (r) | FAST    |                    |
clk100    | TFT_SPI_CS   | FDRE   | -     |     10.796 (r) | SLOW    |      3.129 (r) | FAST    |                    |
clk100    | TFT_SPI_MOSI | FDRE   | -     |     14.851 (r) | SLOW    |      3.711 (r) | FAST    |                    |
clk100    | DAC_I2S_CLK  | FDRE   | -     |     11.472 (r) | SLOW    |      2.830 (r) | FAST    | clk_out1_clk_wiz_0 |
----------+--------------+--------+-------+----------------+---------+----------------+---------+--------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         3.340 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



