#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\Users\JOSEAD~1\Desktop\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\JOSEAD~1\Desktop\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\JOSEAD~1\Desktop\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\JOSEAD~1\Desktop\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\JOSEAD~1\Desktop\iverilog\lib\ivl\va_math.vpi";
S_00000000011028b0 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v00000000012348c0_0 .net "DataAdr", 31 0, v00000000011287e0_0;  1 drivers
v0000000001233920_0 .net "MemWrite", 0 0, L_00000000010e6340;  1 drivers
v0000000001236ee0_0 .net "WriteData", 31 0, L_0000000001236a80;  1 drivers
v00000000012370c0_0 .var "clk", 0 0;
v0000000001237160_0 .var "reset", 0 0;
E_00000000010f51f0 .event negedge, v00000000010fa920_0;
S_00000000010be7f0 .scope module, "dut" "top" 2 8, 3 4 0, S_00000000011028b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0000000001233380_0 .net "DataAdr", 31 0, v00000000011287e0_0;  alias, 1 drivers
v00000000012332e0_0 .net "Instr", 31 0, L_0000000001294e10;  1 drivers
v0000000001234140_0 .net "MemWrite", 0 0, L_00000000010e6340;  alias, 1 drivers
v00000000012346e0_0 .net "PC", 31 0, v000000000112b6f0_0;  1 drivers
v0000000001233740_0 .net "ReadData", 31 0, L_0000000001294ef0;  1 drivers
v00000000012337e0_0 .net "WriteData", 31 0, L_0000000001236a80;  alias, 1 drivers
v0000000001233880_0 .net "clk", 0 0, v00000000012370c0_0;  1 drivers
v0000000001234780_0 .net "reset", 0 0, v0000000001237160_0;  1 drivers
S_00000000010be980 .scope module, "arm" "arm" 3 19, 4 3 0, S_00000000010be7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0000000001234320_0 .net "ALUControl", 2 0, v00000000010fba00_0;  1 drivers
v0000000001234aa0_0 .net "ALUFlags", 3 0, L_00000000012905c0;  1 drivers
v0000000001234460_0 .net "ALUResult", 31 0, v00000000011287e0_0;  alias, 1 drivers
v0000000001234b40_0 .net "ALUSrc", 0 0, L_00000000012378e0;  1 drivers
v00000000012334c0_0 .net "ImmSrc", 1 0, L_00000000012372a0;  1 drivers
v0000000001234d20_0 .net "Instr", 31 0, L_0000000001294e10;  alias, 1 drivers
v0000000001233ec0_0 .net "MemWrite", 0 0, L_00000000010e6340;  alias, 1 drivers
v00000000012331a0_0 .net "MemtoReg", 0 0, L_0000000001237840;  1 drivers
v0000000001233f60_0 .net "PC", 31 0, v000000000112b6f0_0;  alias, 1 drivers
v0000000001233420_0 .net "PCSrc", 0 0, L_00000000010e63b0;  1 drivers
v0000000001234960_0 .net "ReadData", 31 0, L_0000000001294ef0;  alias, 1 drivers
v0000000001234dc0_0 .net "RegByte", 0 0, L_00000000012368a0;  1 drivers
v0000000001233a60_0 .net "RegSrc", 1 0, L_0000000001237200;  1 drivers
v0000000001234820_0 .net "RegWrite", 0 0, L_00000000010e62d0;  1 drivers
v0000000001234500_0 .net "WriteData", 31 0, L_0000000001236a80;  alias, 1 drivers
v0000000001233560_0 .net "clk", 0 0, v00000000012370c0_0;  alias, 1 drivers
v0000000001233b00_0 .net "reset", 0 0, v0000000001237160_0;  alias, 1 drivers
L_0000000001237700 .part L_0000000001294e10, 12, 20;
S_00000000010beb10 .scope module, "c" "controller" 4 30, 5 3 0, S_00000000010be980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 3 "ALUControl";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "PCSrc";
    .port_info 12 /OUTPUT 1 "RegByte";
v0000000001128a60_0 .net "ALUControl", 2 0, v00000000010fba00_0;  alias, 1 drivers
v00000000011298c0_0 .net "ALUFlags", 3 0, L_00000000012905c0;  alias, 1 drivers
v0000000001129b40_0 .net "ALUSrc", 0 0, L_00000000012378e0;  alias, 1 drivers
v0000000001128060_0 .net "FlagW", 1 0, v00000000010fbfa0_0;  1 drivers
v0000000001128380_0 .net "ImmSrc", 1 0, L_00000000012372a0;  alias, 1 drivers
v0000000001128b00_0 .net "Instr", 31 12, L_0000000001237700;  1 drivers
v0000000001129140_0 .net "MemW", 0 0, L_0000000001236b20;  1 drivers
v0000000001129320_0 .net "MemWrite", 0 0, L_00000000010e6340;  alias, 1 drivers
v0000000001128600_0 .net "MemtoReg", 0 0, L_0000000001237840;  alias, 1 drivers
v0000000001128f60_0 .net "PCS", 0 0, L_00000000010e6ff0;  1 drivers
v0000000001129d20_0 .net "PCSrc", 0 0, L_00000000010e63b0;  alias, 1 drivers
v0000000001129be0_0 .net "RegByte", 0 0, L_00000000012368a0;  alias, 1 drivers
v0000000001128ba0_0 .net "RegSrc", 1 0, L_0000000001237200;  alias, 1 drivers
v00000000011295a0_0 .net "RegW", 0 0, L_00000000012361c0;  1 drivers
v0000000001128880_0 .net "RegWrite", 0 0, L_00000000010e62d0;  alias, 1 drivers
v0000000001128740_0 .net "clk", 0 0, v00000000012370c0_0;  alias, 1 drivers
v00000000011291e0_0 .net "reset", 0 0, v0000000001237160_0;  alias, 1 drivers
L_0000000001236da0 .part L_0000000001237700, 14, 2;
L_0000000001237340 .part L_0000000001237700, 8, 6;
L_0000000001236300 .part L_0000000001237700, 0, 4;
L_0000000001237de0 .part L_0000000001237700, 16, 4;
S_00000000010a1070 .scope module, "cl" "condlogic" 5 50, 6 3 0, S_00000000010beb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
L_00000000010e6260 .functor AND 2, v00000000010fbfa0_0, L_0000000001237660, C4<11>, C4<11>;
L_00000000010e62d0 .functor AND 1, L_00000000012361c0, v00000000010fae20_0, C4<1>, C4<1>;
L_00000000010e6340 .functor AND 1, L_0000000001236b20, v00000000010fae20_0, C4<1>, C4<1>;
L_00000000010e63b0 .functor AND 1, L_00000000010e6ff0, v00000000010fae20_0, C4<1>, C4<1>;
v00000000010fb780_0 .net "ALUFlags", 3 0, L_00000000012905c0;  alias, 1 drivers
v00000000010faa60_0 .net "Cond", 3 0, L_0000000001237de0;  1 drivers
v00000000010fb3c0_0 .net "CondEx", 0 0, v00000000010fae20_0;  1 drivers
v00000000010fbf00_0 .net "FlagW", 1 0, v00000000010fbfa0_0;  alias, 1 drivers
v00000000010fb500_0 .net "FlagWrite", 1 0, L_00000000010e6260;  1 drivers
v00000000010fa7e0_0 .net "Flags", 3 0, L_0000000001237980;  1 drivers
v00000000010fb0a0_0 .net "MemW", 0 0, L_0000000001236b20;  alias, 1 drivers
v00000000010faba0_0 .net "MemWrite", 0 0, L_00000000010e6340;  alias, 1 drivers
v00000000010fb8c0_0 .net "PCS", 0 0, L_00000000010e6ff0;  alias, 1 drivers
v00000000010fac40_0 .net "PCSrc", 0 0, L_00000000010e63b0;  alias, 1 drivers
v00000000010fb960_0 .net "RegW", 0 0, L_00000000012361c0;  alias, 1 drivers
v00000000010fbe60_0 .net "RegWrite", 0 0, L_00000000010e62d0;  alias, 1 drivers
v00000000010fbd20_0 .net *"_ivl_13", 1 0, L_0000000001237660;  1 drivers
v00000000010face0_0 .net "clk", 0 0, v00000000012370c0_0;  alias, 1 drivers
v00000000010fc220_0 .net "reset", 0 0, v0000000001237160_0;  alias, 1 drivers
L_00000000012373e0 .part L_00000000010e6260, 1, 1;
L_0000000001236580 .part L_00000000012905c0, 2, 2;
L_0000000001237520 .part L_00000000010e6260, 0, 1;
L_00000000012375c0 .part L_00000000012905c0, 0, 2;
L_0000000001237980 .concat8 [ 2 2 0 0], v00000000010fb6e0_0, v00000000010fa4c0_0;
L_0000000001237660 .concat [ 1 1 0 0], v00000000010fae20_0, v00000000010fae20_0;
S_00000000010a12c0 .scope module, "cc" "condcheck" 6 44, 7 1 0, S_00000000010a1070;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_00000000010e7060 .functor BUFZ 4, L_0000000001237980, C4<0000>, C4<0000>, C4<0000>;
L_00000000010e7140 .functor XNOR 1, L_0000000001237d40, L_0000000001237c00, C4<0>, C4<0>;
v00000000010fa6a0_0 .net "Cond", 3 0, L_0000000001237de0;  alias, 1 drivers
v00000000010fae20_0 .var "CondEx", 0 0;
v00000000010fab00_0 .net "Flags", 3 0, L_0000000001237980;  alias, 1 drivers
v00000000010fb460_0 .net *"_ivl_6", 3 0, L_00000000010e7060;  1 drivers
v00000000010fa880_0 .net "carry", 0 0, L_0000000001236620;  1 drivers
v00000000010fb000_0 .net "ge", 0 0, L_00000000010e7140;  1 drivers
v00000000010fb640_0 .net "neg", 0 0, L_0000000001237d40;  1 drivers
v00000000010fb1e0_0 .net "overflow", 0 0, L_0000000001237c00;  1 drivers
v00000000010fb820_0 .net "zero", 0 0, L_0000000001236940;  1 drivers
E_00000000010f45b0/0 .event edge, v00000000010fa6a0_0, v00000000010fb820_0, v00000000010fa880_0, v00000000010fb640_0;
E_00000000010f45b0/1 .event edge, v00000000010fb1e0_0, v00000000010fb000_0;
E_00000000010f45b0 .event/or E_00000000010f45b0/0, E_00000000010f45b0/1;
L_0000000001237d40 .part L_00000000010e7060, 3, 1;
L_0000000001236940 .part L_00000000010e7060, 2, 1;
L_0000000001236620 .part L_00000000010e7060, 1, 1;
L_0000000001237c00 .part L_00000000010e7060, 0, 1;
S_0000000001099ac0 .scope module, "flagreg0" "flopenr" 6 37, 8 1 0, S_00000000010a1070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_00000000010f4530 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v00000000010fa920_0 .net "clk", 0 0, v00000000012370c0_0;  alias, 1 drivers
v00000000010fc0e0_0 .net "d", 1 0, L_00000000012375c0;  1 drivers
v00000000010fb320_0 .net "en", 0 0, L_0000000001237520;  1 drivers
v00000000010fb6e0_0 .var "q", 1 0;
v00000000010faf60_0 .net "reset", 0 0, v0000000001237160_0;  alias, 1 drivers
E_00000000010f5f30 .event posedge, v00000000010faf60_0, v00000000010fa920_0;
S_0000000001099c50 .scope module, "flagreg1" "flopenr" 6 30, 8 1 0, S_00000000010a1070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_00000000010f5870 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v00000000010fb280_0 .net "clk", 0 0, v00000000012370c0_0;  alias, 1 drivers
v00000000010fc180_0 .net "d", 1 0, L_0000000001236580;  1 drivers
v00000000010fa9c0_0 .net "en", 0 0, L_00000000012373e0;  1 drivers
v00000000010fa4c0_0 .var "q", 1 0;
v00000000010fbb40_0 .net "reset", 0 0, v0000000001237160_0;  alias, 1 drivers
S_0000000001099de0 .scope module, "dec" "decode" 5 35, 9 1 0, S_00000000010beb10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
    .port_info 12 /OUTPUT 1 "RegByte";
L_00000000010e67a0 .functor AND 1, L_00000000012369e0, L_00000000012361c0, C4<1>, C4<1>;
L_00000000010e6ff0 .functor OR 1, L_00000000010e67a0, L_0000000001236260, C4<0>, C4<0>;
v00000000010fba00_0 .var "ALUControl", 2 0;
v00000000010fbaa0_0 .net "ALUOp", 0 0, L_0000000001237480;  1 drivers
v00000000010fbbe0_0 .net "ALUSrc", 0 0, L_00000000012378e0;  alias, 1 drivers
v00000000010fbc80_0 .net "Branch", 0 0, L_0000000001236260;  1 drivers
v00000000010fbfa0_0 .var "FlagW", 1 0;
v00000000010fc040_0 .net "Funct", 5 0, L_0000000001237340;  1 drivers
v00000000010fc2c0_0 .net "ImmSrc", 1 0, L_00000000012372a0;  alias, 1 drivers
v00000000010fc360_0 .net "MemW", 0 0, L_0000000001236b20;  alias, 1 drivers
v00000000010fa560_0 .net "MemtoReg", 0 0, L_0000000001237840;  alias, 1 drivers
v00000000010fa600_0 .net "Op", 1 0, L_0000000001236da0;  1 drivers
v00000000010fa740_0 .net "PCS", 0 0, L_00000000010e6ff0;  alias, 1 drivers
v00000000010d8ca0_0 .net "Rd", 3 0, L_0000000001236300;  1 drivers
v00000000010d9b00_0 .net "RegByte", 0 0, L_00000000012368a0;  alias, 1 drivers
v00000000010da140_0 .net "RegSrc", 1 0, L_0000000001237200;  alias, 1 drivers
v00000000010d8e80_0 .net "RegW", 0 0, L_00000000012361c0;  alias, 1 drivers
v0000000001128920_0 .net *"_ivl_11", 10 0, v00000000011286a0_0;  1 drivers
L_00000000012380e8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v00000000011290a0_0 .net/2u *"_ivl_12", 3 0, L_00000000012380e8;  1 drivers
v0000000001129aa0_0 .net *"_ivl_14", 0 0, L_00000000012369e0;  1 drivers
v0000000001129a00_0 .net *"_ivl_16", 0 0, L_00000000010e67a0;  1 drivers
v00000000011286a0_0 .var "controls", 10 0;
E_00000000010f58f0 .event edge, v00000000010fbaa0_0, v00000000010fc040_0, v00000000010fba00_0;
E_00000000010f5670 .event edge, v00000000010fa600_0, v00000000010fc040_0;
L_0000000001237200 .part v00000000011286a0_0, 9, 2;
L_00000000012372a0 .part v00000000011286a0_0, 7, 2;
L_00000000012378e0 .part v00000000011286a0_0, 6, 1;
L_0000000001237840 .part v00000000011286a0_0, 5, 1;
L_00000000012361c0 .part v00000000011286a0_0, 4, 1;
L_0000000001236b20 .part v00000000011286a0_0, 3, 1;
L_0000000001236260 .part v00000000011286a0_0, 2, 1;
L_0000000001237480 .part v00000000011286a0_0, 1, 1;
L_00000000012368a0 .part v00000000011286a0_0, 0, 1;
L_00000000012369e0 .cmp/eq 4, L_0000000001236300, L_00000000012380e8;
S_0000000001097760 .scope module, "dp" "datapath" 4 45, 10 8 0, S_00000000010be980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 3 "ALUControl";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INPUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INPUT 32 "ReadData";
    .port_info 15 /INPUT 1 "RegByte";
v000000000112d160_0 .net "ALUControl", 2 0, v00000000010fba00_0;  alias, 1 drivers
v000000000112c580_0 .net "ALUFlags", 3 0, L_00000000012905c0;  alias, 1 drivers
v000000000112c4e0_0 .net "ALUResult", 31 0, v00000000011287e0_0;  alias, 1 drivers
v000000000112c1c0_0 .net "ALUSrc", 0 0, L_00000000012378e0;  alias, 1 drivers
v000000000112ca80_0 .net "ExtImm", 31 0, v000000000112bc90_0;  1 drivers
v000000000112d5c0_0 .net "ImmSrc", 1 0, L_00000000012372a0;  alias, 1 drivers
v000000000112c260_0 .net "Instr", 31 0, L_0000000001294e10;  alias, 1 drivers
v000000000112c440_0 .net "MemtoReg", 0 0, L_0000000001237840;  alias, 1 drivers
v000000000112cb20_0 .net "MenResult", 31 0, L_0000000001236d00;  1 drivers
v000000000112d0c0_0 .net "PC", 31 0, v000000000112b6f0_0;  alias, 1 drivers
v000000000112cda0_0 .net "PCNext", 31 0, L_0000000001237fc0;  1 drivers
v000000000112d200_0 .net "PCPlus4", 31 0, L_0000000001236bc0;  1 drivers
v000000000112d7a0_0 .net "PCPlus8", 31 0, L_0000000001237e80;  1 drivers
v000000000112d2a0_0 .net "PCSrc", 0 0, L_00000000010e63b0;  alias, 1 drivers
v000000000112d340_0 .net "RA1", 3 0, L_00000000012377a0;  1 drivers
v000000000112d840_0 .net "RA2", 3 0, L_0000000001236f80;  1 drivers
v000000000112d980_0 .net "ReadData", 31 0, L_0000000001294ef0;  alias, 1 drivers
v000000000112da20_0 .net "RegByte", 0 0, L_00000000012368a0;  alias, 1 drivers
v0000000001233600_0 .net "RegSrc", 1 0, L_0000000001237200;  alias, 1 drivers
v0000000001234000_0 .net "RegWrite", 0 0, L_00000000010e62d0;  alias, 1 drivers
v00000000012343c0_0 .net "Result", 31 0, L_00000000012912e0;  1 drivers
v00000000012339c0_0 .net "SrcA", 31 0, L_0000000001236440;  1 drivers
v0000000001234280_0 .net "SrcB", 31 0, L_00000000012911a0;  1 drivers
v0000000001233c40_0 .net "WriteData", 31 0, L_0000000001236a80;  alias, 1 drivers
L_0000000001238328 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001233ce0_0 .net/2u *"_ivl_28", 23 0, L_0000000001238328;  1 drivers
v0000000001234a00_0 .net "byteResult", 7 0, L_0000000001291880;  1 drivers
v0000000001233ba0_0 .net "clk", 0 0, v00000000012370c0_0;  alias, 1 drivers
v0000000001233e20_0 .net "reset", 0 0, v0000000001237160_0;  alias, 1 drivers
L_0000000001237a20 .part L_0000000001294e10, 16, 4;
L_0000000001237ac0 .part L_0000000001237200, 0, 1;
L_0000000001237b60 .part L_0000000001294e10, 0, 4;
L_0000000001236120 .part L_0000000001294e10, 12, 4;
L_0000000001237f20 .part L_0000000001237200, 1, 1;
L_0000000001236c60 .part L_0000000001294e10, 12, 4;
L_0000000001290d40 .part L_0000000001294ef0, 0, 8;
L_0000000001291560 .part L_0000000001294ef0, 8, 8;
L_0000000001290660 .part L_0000000001294ef0, 16, 8;
L_00000000012925a0 .part L_0000000001294ef0, 24, 8;
L_0000000001291240 .part v00000000011287e0_0, 0, 2;
L_00000000012902a0 .concat [ 8 24 0 0], L_0000000001291880, L_0000000001238328;
L_0000000001292780 .part L_0000000001294e10, 0, 24;
S_000000000109e5c0 .scope module, "alu" "alu" 10 136, 11 1 0, S_0000000001097760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_00000000010bed70 .functor NOT 32, L_00000000012911a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000012384d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000012948d0 .functor XNOR 1, L_0000000001290520, L_00000000012384d8, C4<0>, C4<0>;
L_0000000001294630 .functor AND 1, L_00000000012948d0, L_00000000012903e0, C4<1>, C4<1>;
L_0000000001238520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000012941d0 .functor XNOR 1, L_00000000012908e0, L_0000000001238520, C4<0>, C4<0>;
L_0000000001294e80 .functor XOR 1, L_0000000001290980, L_0000000001292640, C4<0>, C4<0>;
L_00000000012942b0 .functor XOR 1, L_0000000001294e80, L_00000000012916a0, C4<0>, C4<0>;
L_0000000001294be0 .functor NOT 1, L_00000000012942b0, C4<0>, C4<0>, C4<0>;
L_0000000001294fd0 .functor AND 1, L_00000000012941d0, L_0000000001294be0, C4<1>, C4<1>;
L_0000000001294da0 .functor XOR 1, L_0000000001290e80, L_0000000001290700, C4<0>, C4<0>;
L_0000000001294a20 .functor AND 1, L_0000000001294fd0, L_0000000001294da0, C4<1>, C4<1>;
v0000000001129dc0_0 .net "ALUControl", 2 0, v00000000010fba00_0;  alias, 1 drivers
v00000000011293c0_0 .net "ALUFlags", 3 0, L_00000000012905c0;  alias, 1 drivers
v00000000011287e0_0 .var "Result", 31 0;
L_0000000001238370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001129c80_0 .net/2u *"_ivl_0", 0 0, L_0000000001238370;  1 drivers
v00000000011289c0_0 .net *"_ivl_10", 32 0, L_0000000001291100;  1 drivers
L_0000000001238400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001128560_0 .net/2u *"_ivl_12", 0 0, L_0000000001238400;  1 drivers
v0000000001129e60_0 .net *"_ivl_14", 32 0, L_0000000001291600;  1 drivers
v0000000001128100_0 .net *"_ivl_16", 32 0, L_0000000001290340;  1 drivers
v0000000001129f00_0 .net *"_ivl_18", 32 0, L_0000000001290de0;  1 drivers
v0000000001128c40_0 .net *"_ivl_2", 32 0, L_0000000001292320;  1 drivers
v0000000001129460_0 .net *"_ivl_21", 0 0, L_0000000001290840;  1 drivers
v0000000001129640_0 .net *"_ivl_22", 32 0, L_00000000012914c0;  1 drivers
L_0000000001238448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001129000_0 .net *"_ivl_25", 31 0, L_0000000001238448;  1 drivers
L_0000000001238490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001129500_0 .net/2u *"_ivl_30", 31 0, L_0000000001238490;  1 drivers
v00000000011296e0_0 .net *"_ivl_35", 0 0, L_0000000001290520;  1 drivers
v0000000001129780_0 .net/2u *"_ivl_36", 0 0, L_00000000012384d8;  1 drivers
v00000000011281a0_0 .net *"_ivl_38", 0 0, L_00000000012948d0;  1 drivers
v0000000001128ce0_0 .net *"_ivl_41", 0 0, L_00000000012903e0;  1 drivers
v0000000001128240_0 .net *"_ivl_45", 0 0, L_00000000012908e0;  1 drivers
v0000000001128d80_0 .net/2u *"_ivl_46", 0 0, L_0000000001238520;  1 drivers
v0000000001128e20_0 .net *"_ivl_48", 0 0, L_00000000012941d0;  1 drivers
v0000000001128ec0_0 .net *"_ivl_5", 0 0, L_00000000012923c0;  1 drivers
v0000000001129820_0 .net *"_ivl_51", 0 0, L_0000000001290980;  1 drivers
v0000000001129280_0 .net *"_ivl_53", 0 0, L_0000000001292640;  1 drivers
v0000000001129960_0 .net *"_ivl_54", 0 0, L_0000000001294e80;  1 drivers
v00000000011282e0_0 .net *"_ivl_57", 0 0, L_00000000012916a0;  1 drivers
v0000000001128420_0 .net *"_ivl_58", 0 0, L_00000000012942b0;  1 drivers
L_00000000012383b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000011284c0_0 .net/2u *"_ivl_6", 0 0, L_00000000012383b8;  1 drivers
v000000000112b830_0 .net *"_ivl_60", 0 0, L_0000000001294be0;  1 drivers
v000000000112b010_0 .net *"_ivl_62", 0 0, L_0000000001294fd0;  1 drivers
v000000000112ae30_0 .net *"_ivl_65", 0 0, L_0000000001290e80;  1 drivers
v000000000112a110_0 .net *"_ivl_67", 0 0, L_0000000001290700;  1 drivers
v000000000112b3d0_0 .net *"_ivl_68", 0 0, L_0000000001294da0;  1 drivers
v000000000112a390_0 .net *"_ivl_8", 31 0, L_00000000010bed70;  1 drivers
v000000000112aa70_0 .net "a", 31 0, L_0000000001236440;  alias, 1 drivers
v000000000112a6b0_0 .net "b", 31 0, L_00000000012911a0;  alias, 1 drivers
v000000000112bab0_0 .net "carry", 0 0, L_0000000001294630;  1 drivers
v000000000112bb50_0 .net "negative", 0 0, L_00000000012926e0;  1 drivers
v000000000112aed0_0 .net "overflow", 0 0, L_0000000001294a20;  1 drivers
v000000000112bbf0_0 .net "sum", 32 0, L_0000000001290f20;  1 drivers
v000000000112ac50_0 .net "zero", 0 0, L_0000000001290480;  1 drivers
E_00000000010f5a70 .event edge, v00000000010fba00_0, v000000000112bbf0_0, v000000000112aa70_0, v000000000112a6b0_0;
L_0000000001292320 .concat [ 32 1 0 0], L_0000000001236440, L_0000000001238370;
L_00000000012923c0 .part v00000000010fba00_0, 0, 1;
L_0000000001291100 .concat [ 32 1 0 0], L_00000000010bed70, L_00000000012383b8;
L_0000000001291600 .concat [ 32 1 0 0], L_00000000012911a0, L_0000000001238400;
L_0000000001290340 .functor MUXZ 33, L_0000000001291600, L_0000000001291100, L_00000000012923c0, C4<>;
L_0000000001290de0 .arith/sum 33, L_0000000001292320, L_0000000001290340;
L_0000000001290840 .part v00000000010fba00_0, 0, 1;
L_00000000012914c0 .concat [ 1 32 0 0], L_0000000001290840, L_0000000001238448;
L_0000000001290f20 .arith/sum 33, L_0000000001290de0, L_00000000012914c0;
L_00000000012926e0 .part v00000000011287e0_0, 31, 1;
L_0000000001290480 .cmp/eq 32, v00000000011287e0_0, L_0000000001238490;
L_0000000001290520 .part v00000000010fba00_0, 1, 1;
L_00000000012903e0 .part L_0000000001290f20, 32, 1;
L_00000000012908e0 .part v00000000010fba00_0, 1, 1;
L_0000000001290980 .part L_0000000001236440, 31, 1;
L_0000000001292640 .part L_00000000012911a0, 31, 1;
L_00000000012916a0 .part v00000000010fba00_0, 0, 1;
L_0000000001290e80 .part L_0000000001236440, 31, 1;
L_0000000001290700 .part L_0000000001290f20, 31, 1;
L_00000000012905c0 .concat [ 1 1 1 1], L_0000000001294a20, L_0000000001294630, L_0000000001290480, L_00000000012926e0;
S_000000000107bee0 .scope module, "ext" "extend" 10 125, 12 1 0, S_0000000001097760;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v000000000112bc90_0 .var "ExtImm", 31 0;
v000000000112ab10_0 .net "ImmSrc", 1 0, L_00000000012372a0;  alias, 1 drivers
v000000000112b1f0_0 .net "Instr", 23 0, L_0000000001292780;  1 drivers
E_00000000010f5370 .event edge, v00000000010fc2c0_0, v000000000112b1f0_0;
S_000000000107c070 .scope module, "muxlbr" "mux4" 10 108, 13 1 0, S_0000000001097760;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_00000000010f5530 .param/l "WIDTH" 0 13 9, +C4<00000000000000000000000000001000>;
v000000000112b0b0_0 .net *"_ivl_1", 0 0, L_0000000001236e40;  1 drivers
v000000000112b970_0 .net *"_ivl_3", 0 0, L_0000000001237020;  1 drivers
v000000000112ad90_0 .net *"_ivl_4", 7 0, L_0000000001291d80;  1 drivers
v000000000112b290_0 .net *"_ivl_7", 0 0, L_0000000001292140;  1 drivers
v000000000112b8d0_0 .net *"_ivl_8", 7 0, L_0000000001291b00;  1 drivers
v000000000112b470_0 .net "d0", 7 0, L_0000000001290d40;  1 drivers
v000000000112b510_0 .net "d1", 7 0, L_0000000001291560;  1 drivers
v000000000112abb0_0 .net "d2", 7 0, L_0000000001290660;  1 drivers
v000000000112b790_0 .net "d3", 7 0, L_00000000012925a0;  1 drivers
v000000000112a750_0 .net "s", 1 0, L_0000000001291240;  1 drivers
v000000000112a1b0_0 .net "y", 7 0, L_0000000001291880;  alias, 1 drivers
L_0000000001236e40 .part L_0000000001291240, 1, 1;
L_0000000001237020 .part L_0000000001291240, 0, 1;
L_0000000001291d80 .functor MUXZ 8, L_0000000001290660, L_00000000012925a0, L_0000000001237020, C4<>;
L_0000000001292140 .part L_0000000001291240, 0, 1;
L_0000000001291b00 .functor MUXZ 8, L_0000000001290d40, L_0000000001291560, L_0000000001292140, C4<>;
L_0000000001291880 .functor MUXZ 8, L_0000000001291b00, L_0000000001291d80, L_0000000001236e40, C4<>;
S_000000000107c200 .scope module, "pcadd1" "adder" 10 65, 14 1 0, S_0000000001097760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000000010f59b0 .param/l "WIDTH" 0 14 6, +C4<00000000000000000000000000100000>;
v000000000112ba10_0 .net "a", 31 0, v000000000112b6f0_0;  alias, 1 drivers
L_0000000001238130 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000112a070_0 .net "b", 31 0, L_0000000001238130;  1 drivers
v000000000112acf0_0 .net "y", 31 0, L_0000000001236bc0;  alias, 1 drivers
L_0000000001236bc0 .arith/sum 32, v000000000112b6f0_0, L_0000000001238130;
S_00000000010a6340 .scope module, "pcadd2" "adder" 10 70, 14 1 0, S_0000000001097760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000000010f58b0 .param/l "WIDTH" 0 14 6, +C4<00000000000000000000000000100000>;
v000000000112af70_0 .net "a", 31 0, L_0000000001236bc0;  alias, 1 drivers
L_0000000001238178 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000112b5b0_0 .net "b", 31 0, L_0000000001238178;  1 drivers
v000000000112a2f0_0 .net "y", 31 0, L_0000000001237e80;  alias, 1 drivers
L_0000000001237e80 .arith/sum 32, L_0000000001236bc0, L_0000000001238178;
S_00000000010a64d0 .scope module, "pcmux" "mux2" 10 53, 15 1 0, S_0000000001097760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000000010f5bf0 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v000000000112bd30_0 .net "d0", 31 0, L_0000000001236bc0;  alias, 1 drivers
v000000000112a250_0 .net "d1", 31 0, L_00000000012912e0;  alias, 1 drivers
v000000000112a430_0 .net "s", 0 0, L_00000000010e63b0;  alias, 1 drivers
v000000000112b650_0 .net "y", 31 0, L_0000000001237fc0;  alias, 1 drivers
L_0000000001237fc0 .functor MUXZ 32, L_0000000001236bc0, L_00000000012912e0, L_00000000010e63b0, C4<>;
S_0000000001230270 .scope module, "pcreg" "flopr" 10 59, 16 1 0, S_0000000001097760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_00000000010f5f70 .param/l "WIDTH" 0 16 7, +C4<00000000000000000000000000100000>;
v000000000112b330_0 .net "clk", 0 0, v00000000012370c0_0;  alias, 1 drivers
v000000000112bdd0_0 .net "d", 31 0, L_0000000001237fc0;  alias, 1 drivers
v000000000112b6f0_0 .var "q", 31 0;
v000000000112a890_0 .net "reset", 0 0, v0000000001237160_0;  alias, 1 drivers
S_0000000001230d60 .scope module, "prevmux" "mux2" 10 100, 15 1 0, S_0000000001097760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000000010f6230 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v000000000112be70_0 .net "d0", 31 0, v00000000011287e0_0;  alias, 1 drivers
v000000000112a930_0 .net "d1", 31 0, L_0000000001294ef0;  alias, 1 drivers
v000000000112bf10_0 .net "s", 0 0, L_0000000001237840;  alias, 1 drivers
v000000000112a4d0_0 .net "y", 31 0, L_0000000001236d00;  alias, 1 drivers
L_0000000001236d00 .functor MUXZ 32, v00000000011287e0_0, L_0000000001294ef0, L_0000000001237840, C4<>;
S_0000000001230720 .scope module, "ra1mux" "mux2" 10 75, 15 1 0, S_0000000001097760;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_00000000010f6030 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000000100>;
v000000000112a9d0_0 .net "d0", 3 0, L_0000000001237a20;  1 drivers
L_00000000012381c0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000000000112b150_0 .net "d1", 3 0, L_00000000012381c0;  1 drivers
v000000000112a570_0 .net "s", 0 0, L_0000000001237ac0;  1 drivers
v000000000112a7f0_0 .net "y", 3 0, L_00000000012377a0;  alias, 1 drivers
L_00000000012377a0 .functor MUXZ 4, L_0000000001237a20, L_00000000012381c0, L_0000000001237ac0, C4<>;
S_0000000001230a40 .scope module, "ra2mux" "mux2" 10 83, 15 1 0, S_0000000001097760;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_00000000010f5b30 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000000100>;
v000000000112a610_0 .net "d0", 3 0, L_0000000001237b60;  1 drivers
v000000000112dca0_0 .net "d1", 3 0, L_0000000001236120;  1 drivers
v000000000112c6c0_0 .net "s", 0 0, L_0000000001237f20;  1 drivers
v000000000112de80_0 .net "y", 3 0, L_0000000001236f80;  alias, 1 drivers
L_0000000001236f80 .functor MUXZ 4, L_0000000001237b60, L_0000000001236120, L_0000000001237f20, C4<>;
S_0000000001230590 .scope module, "resmux" "mux2" 10 117, 15 1 0, S_0000000001097760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000000010f5970 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v000000000112cc60_0 .net "d0", 31 0, L_0000000001236d00;  alias, 1 drivers
v000000000112c940_0 .net "d1", 31 0, L_00000000012902a0;  1 drivers
v000000000112dd40_0 .net "s", 0 0, L_00000000012368a0;  alias, 1 drivers
v000000000112d020_0 .net "y", 31 0, L_00000000012912e0;  alias, 1 drivers
L_00000000012912e0 .functor MUXZ 32, L_0000000001236d00, L_00000000012902a0, L_00000000012368a0, C4<>;
S_00000000012300e0 .scope module, "rf" "regfile" 10 89, 17 1 0, S_0000000001097760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0000000001238208 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000000000112d3e0_0 .net/2u *"_ivl_0", 3 0, L_0000000001238208;  1 drivers
L_0000000001238298 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000000000112dc00_0 .net/2u *"_ivl_12", 3 0, L_0000000001238298;  1 drivers
v000000000112d480_0 .net *"_ivl_14", 0 0, L_0000000001236760;  1 drivers
v000000000112ce40_0 .net *"_ivl_16", 31 0, L_00000000012364e0;  1 drivers
v000000000112dac0_0 .net *"_ivl_18", 5 0, L_0000000001236800;  1 drivers
v000000000112db60_0 .net *"_ivl_2", 0 0, L_0000000001237ca0;  1 drivers
L_00000000012382e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000112c300_0 .net *"_ivl_21", 1 0, L_00000000012382e0;  1 drivers
v000000000112c3a0_0 .net *"_ivl_4", 31 0, L_00000000012363a0;  1 drivers
v000000000112df20_0 .net *"_ivl_6", 5 0, L_00000000012366c0;  1 drivers
L_0000000001238250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000112c760_0 .net *"_ivl_9", 1 0, L_0000000001238250;  1 drivers
v000000000112c120_0 .net "clk", 0 0, v00000000012370c0_0;  alias, 1 drivers
v000000000112cee0_0 .net "r15", 31 0, L_0000000001237e80;  alias, 1 drivers
v000000000112c080_0 .net "ra1", 3 0, L_00000000012377a0;  alias, 1 drivers
v000000000112cbc0_0 .net "ra2", 3 0, L_0000000001236f80;  alias, 1 drivers
v000000000112d660_0 .net "rd1", 31 0, L_0000000001236440;  alias, 1 drivers
v000000000112cf80_0 .net "rd2", 31 0, L_0000000001236a80;  alias, 1 drivers
v000000000112d700 .array "rf", 0 14, 31 0;
v000000000112c9e0_0 .net "wa3", 3 0, L_0000000001236c60;  1 drivers
v000000000112c620_0 .net "wd3", 31 0, L_00000000012912e0;  alias, 1 drivers
v000000000112c800_0 .net "we3", 0 0, L_00000000010e62d0;  alias, 1 drivers
E_00000000010f5330 .event posedge, v00000000010fa920_0;
L_0000000001237ca0 .cmp/eq 4, L_00000000012377a0, L_0000000001238208;
L_00000000012363a0 .array/port v000000000112d700, L_00000000012366c0;
L_00000000012366c0 .concat [ 4 2 0 0], L_00000000012377a0, L_0000000001238250;
L_0000000001236440 .functor MUXZ 32, L_00000000012363a0, L_0000000001237e80, L_0000000001237ca0, C4<>;
L_0000000001236760 .cmp/eq 4, L_0000000001236f80, L_0000000001238298;
L_00000000012364e0 .array/port v000000000112d700, L_0000000001236800;
L_0000000001236800 .concat [ 4 2 0 0], L_0000000001236f80, L_00000000012382e0;
L_0000000001236a80 .functor MUXZ 32, L_00000000012364e0, L_0000000001237e80, L_0000000001236760, C4<>;
S_00000000012308b0 .scope module, "srcbmux" "mux2" 10 130, 15 1 0, S_0000000001097760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000000010f5c30 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v000000000112d520_0 .net "d0", 31 0, L_0000000001236a80;  alias, 1 drivers
v000000000112c8a0_0 .net "d1", 31 0, v000000000112bc90_0;  alias, 1 drivers
v000000000112cd00_0 .net "s", 0 0, L_00000000012378e0;  alias, 1 drivers
v000000000112d8e0_0 .net "y", 31 0, L_00000000012911a0;  alias, 1 drivers
L_00000000012911a0 .functor MUXZ 32, L_0000000001236a80, v000000000112bc90_0, L_00000000012378e0, C4<>;
S_0000000001230400 .scope module, "dmem" "dmem" 3 33, 18 1 0, S_00000000010be7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000000001294ef0 .functor BUFZ 32, L_0000000001292820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000001233240 .array "RAM", 0 63, 31 0;
v00000000012341e0_0 .net *"_ivl_0", 31 0, L_0000000001292820;  1 drivers
v00000000012336a0_0 .net *"_ivl_3", 29 0, L_00000000012928c0;  1 drivers
v00000000012345a0_0 .net "a", 31 0, v00000000011287e0_0;  alias, 1 drivers
v0000000001234640_0 .net "clk", 0 0, v00000000012370c0_0;  alias, 1 drivers
v0000000001234be0_0 .net "rd", 31 0, L_0000000001294ef0;  alias, 1 drivers
v0000000001234f00_0 .net "wd", 31 0, L_0000000001236a80;  alias, 1 drivers
v0000000001233d80_0 .net "we", 0 0, L_00000000010e6340;  alias, 1 drivers
L_0000000001292820 .array/port v0000000001233240, L_00000000012928c0;
L_00000000012928c0 .part v00000000011287e0_0, 2, 30;
S_0000000001230bd0 .scope module, "imem" "imem" 3 29, 19 1 0, S_00000000010be7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000000001294e10 .functor BUFZ 32, L_0000000001290fc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000001234c80 .array "RAM", 0 63, 31 0;
v0000000001233100_0 .net *"_ivl_0", 31 0, L_0000000001290fc0;  1 drivers
v00000000012340a0_0 .net *"_ivl_3", 29 0, L_0000000001290a20;  1 drivers
v0000000001234fa0_0 .net "a", 31 0, v000000000112b6f0_0;  alias, 1 drivers
v0000000001234e60_0 .net "rd", 31 0, L_0000000001294e10;  alias, 1 drivers
L_0000000001290fc0 .array/port v0000000001234c80, L_0000000001290a20;
L_0000000001290a20 .part v000000000112b6f0_0, 2, 30;
    .scope S_0000000001099de0;
T_0 ;
    %wait E_00000000010f5670;
    %load/vec4 v00000000010fa600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v00000000011286a0_0, 0, 11;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v00000000010fc040_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 82, 0, 11;
    %store/vec4 v00000000011286a0_0, 0, 11;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 18, 0, 11;
    %store/vec4 v00000000011286a0_0, 0, 11;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v00000000010fc040_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000010fc040_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 241, 0, 11;
    %store/vec4 v00000000011286a0_0, 0, 11;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v00000000010fc040_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 240, 0, 11;
    %store/vec4 v00000000011286a0_0, 0, 11;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 1256, 0, 11;
    %store/vec4 v00000000011286a0_0, 0, 11;
T_0.10 ;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 836, 0, 11;
    %store/vec4 v00000000011286a0_0, 0, 11;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000001099de0;
T_1 ;
    %wait E_00000000010f58f0;
    %load/vec4 v00000000010fbaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000000010fc040_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v00000000010fba00_0, 0, 3;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000010fba00_0, 0, 3;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000010fba00_0, 0, 3;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000010fba00_0, 0, 3;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000010fba00_0, 0, 3;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000010fba00_0, 0, 3;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %load/vec4 v00000000010fc040_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000010fbfa0_0, 4, 1;
    %load/vec4 v00000000010fc040_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000010fba00_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000010fba00_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000010fbfa0_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000010fba00_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000010fbfa0_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000001099c50;
T_2 ;
    %wait E_00000000010f5f30;
    %load/vec4 v00000000010fbb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000010fa4c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000010fa9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000000010fc180_0;
    %assign/vec4 v00000000010fa4c0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000001099ac0;
T_3 ;
    %wait E_00000000010f5f30;
    %load/vec4 v00000000010faf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000010fb6e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000010fb320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000000010fc0e0_0;
    %assign/vec4 v00000000010fb6e0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000010a12c0;
T_4 ;
    %wait E_00000000010f45b0;
    %load/vec4 v00000000010fa6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000000010fae20_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v00000000010fb820_0;
    %store/vec4 v00000000010fae20_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v00000000010fb820_0;
    %inv;
    %store/vec4 v00000000010fae20_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v00000000010fa880_0;
    %store/vec4 v00000000010fae20_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v00000000010fa880_0;
    %inv;
    %store/vec4 v00000000010fae20_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v00000000010fb640_0;
    %store/vec4 v00000000010fae20_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v00000000010fb640_0;
    %inv;
    %store/vec4 v00000000010fae20_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v00000000010fb1e0_0;
    %store/vec4 v00000000010fae20_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v00000000010fb1e0_0;
    %inv;
    %store/vec4 v00000000010fae20_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v00000000010fa880_0;
    %load/vec4 v00000000010fb820_0;
    %inv;
    %and;
    %store/vec4 v00000000010fae20_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v00000000010fa880_0;
    %load/vec4 v00000000010fb820_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v00000000010fae20_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v00000000010fb000_0;
    %store/vec4 v00000000010fae20_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v00000000010fb000_0;
    %inv;
    %store/vec4 v00000000010fae20_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v00000000010fb820_0;
    %inv;
    %load/vec4 v00000000010fb000_0;
    %and;
    %store/vec4 v00000000010fae20_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v00000000010fb820_0;
    %inv;
    %load/vec4 v00000000010fb000_0;
    %and;
    %inv;
    %store/vec4 v00000000010fae20_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010fae20_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000001230270;
T_5 ;
    %wait E_00000000010f5f30;
    %load/vec4 v000000000112a890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000112b6f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000112bdd0_0;
    %assign/vec4 v000000000112b6f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000012300e0;
T_6 ;
    %wait E_00000000010f5330;
    %load/vec4 v000000000112c800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000000000112c620_0;
    %load/vec4 v000000000112c9e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000112d700, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000107bee0;
T_7 ;
    %wait E_00000000010f5370;
    %load/vec4 v000000000112ab10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000000000112bc90_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000000000112b1f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000112bc90_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000000000112b1f0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000112bc90_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v000000000112b1f0_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v000000000112b1f0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v000000000112bc90_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000109e5c0;
T_8 ;
    %wait E_00000000010f5a70;
    %load/vec4 v0000000001129dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 3;
    %cmp/x;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_8.2, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/x;
    %jmp/1 T_8.3, 4;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v000000000112bbf0_0;
    %pad/u 32;
    %store/vec4 v00000000011287e0_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v000000000112aa70_0;
    %load/vec4 v000000000112a6b0_0;
    %and;
    %store/vec4 v00000000011287e0_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v000000000112aa70_0;
    %load/vec4 v000000000112a6b0_0;
    %or;
    %store/vec4 v00000000011287e0_0, 0, 32;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v000000000112aa70_0;
    %load/vec4 v000000000112a6b0_0;
    %xor;
    %store/vec4 v00000000011287e0_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000001230bd0;
T_9 ;
    %vpi_call 19 8 "$readmemh", "memfile2.dat", v0000000001234c80 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000000001230400;
T_10 ;
    %wait E_00000000010f5330;
    %load/vec4 v0000000001233d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000000001234f00_0;
    %load/vec4 v00000000012345a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001233240, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000011028b0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001237160_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001237160_0, 0;
    %end;
    .thread T_11;
    .scope S_00000000011028b0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012370c0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012370c0_0, 0;
    %delay 5, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000000011028b0;
T_13 ;
    %wait E_00000000010f51f0;
    %load/vec4 v0000000001233920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000000012348c0_0;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000000001236ee0_0;
    %pushi/vec4 254, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %vpi_call 2 32 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 33 "$finish" {0 0 0};
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v00000000012348c0_0;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000000001236ee0_0;
    %pushi/vec4 254, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %vpi_call 2 36 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
T_13.4 ;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000011028b0;
T_14 ;
    %vpi_call 2 42 "$dumpfile", "arm.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    ".\arm_tb2.v";
    "./top.v";
    "./arm.v";
    "./control_unit.v";
    "./condlogic.v";
    "./condcheck.v";
    "./flopenr.v";
    "./decode.v";
    "./datapath.v";
    "./alu.v";
    "./additional_hw.v";
    "./mux4.v";
    "./adder.v";
    "./mux2.v";
    "./flopr.v";
    "./regfile.v";
    "./data_mem.v";
    "./instruction_mem.v";
