# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Shift_Rows_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/AOZ/Desktop/Logic-Project {C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:56 on May 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/AOZ/Desktop/Logic-Project" C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v 
# -- Compiling module Shift_Rows
# 
# Top level modules:
# 	Shift_Rows
# End time: 01:37:56 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.Shift_Rows
# vsim work.Shift_Rows 
# Start time: 01:37:58 on May 01,2022
# Loading work.Shift_Rows
add wave -position end  sim:/Shift_Rows/arin
add wave -position end  sim:/Shift_Rows/arout
force -freeze sim:/Shift_Rows/arin 000100010010001000110011010001000101010101100110011101111000100010011001101010101011101111001100110111011110111011111111 0
add wave -position 1  sim:/Shift_Rows/ar2dout
run
# End time: 01:40:19 on May 01,2022, Elapsed time: 0:02:21
# Errors: 0, Warnings: 0
