0.6
2019.1
May 24 2019
15:06:07
Z:/25Spring/Vivado_lab/lab1/src/alu.v,1744194909,verilog,,Z:/25Spring/Vivado_lab/lab3/src/src/cla32.v,,alu,,,,,,,,
Z:/25Spring/Vivado_lab/lab2/src/immext.v,1746458126,verilog,,Z:/25Spring/Vivado_lab/lab4/src/in_port.v,,immext,,,,,,,,
Z:/25Spring/Vivado_lab/lab2/src/sc_cu.v,1746457967,verilog,,Z:/25Spring/Vivado_lab/lab4/src/sc_datamem.v,,sc_cu,,,,,,,,
Z:/25Spring/Vivado_lab/lab3/src/src/cla32.v,1586946772,verilog,,Z:/25Spring/Vivado_lab/lab4/src/clock_and_mem_clock.v,,cla32,,,,,,,,
Z:/25Spring/Vivado_lab/lab3/src/src/dff32.v,1635303180,verilog,,Z:/25Spring/Vivado_lab/lab4/src/display.v,,dff32,,,,,,,,
Z:/25Spring/Vivado_lab/lab3/src/src/mux2x32.v,1252908546,verilog,,Z:/25Spring/Vivado_lab/lab3/src/src/mux4x32.v,,mux2x32,,,,,,,,
Z:/25Spring/Vivado_lab/lab3/src/src/mux4x32.v,1252998690,verilog,,Z:/25Spring/Vivado_lab/lab4/src/out_port_hex2dec.v,,mux4x32,,,,,,,,
Z:/25Spring/Vivado_lab/lab3/src/src/regfile.v,1639981610,verilog,,Z:/25Spring/Vivado_lab/lab4/src/sc_computer_main.v,,regfile,,,,,,,,
Z:/25Spring/Vivado_lab/lab3/src/src/sc_cpu.v,1746448809,verilog,,Z:/25Spring/Vivado_lab/lab4/src/sc_cpu_iotest.v,,sc_cpu,,,,,,,,
Z:/25Spring/Vivado_lab/lab4/sim/TB_sc_computer_iotest.v,1640837674,verilog,,,,TB_sc_computer_iotest,,,,,,,,
Z:/25Spring/Vivado_lab/lab4/src/clock_and_mem_clock.v,1640255628,verilog,,Z:/25Spring/Vivado_lab/lab3/src/src/dff32.v,,clock_and_mem_clock,,,,,,,,
Z:/25Spring/Vivado_lab/lab4/src/display.v,1640246366,verilog,,Z:/25Spring/Vivado_lab/lab2/src/immext.v,,display,,,,,,,,
Z:/25Spring/Vivado_lab/lab4/src/in_port.v,1640849254,verilog,,Z:/25Spring/Vivado_lab/lab4/src_change_inport/io_input.v,,in_port,,,,,,,,
Z:/25Spring/Vivado_lab/lab4/src/io_output.v,1747190245,verilog,,Z:/25Spring/Vivado_lab/lab3/src/src/mux2x32.v,,io_output,,,,,,,,
Z:/25Spring/Vivado_lab/lab4/src/out_port_hex2dec.v,1640259722,verilog,,Z:/25Spring/Vivado_lab/lab3/src/src/regfile.v,,out_port_hex2dec,,,,,,,,
Z:/25Spring/Vivado_lab/lab4/src/sc_computer_main.v,1746587927,verilog,,Z:/25Spring/Vivado_lab/lab3/src/src/sc_cpu.v,,sc_computer_main,,,,,,,,
Z:/25Spring/Vivado_lab/lab4/src/sc_cpu_iotest.v,1746588137,verilog,,Z:/25Spring/Vivado_lab/lab2/src/sc_cu.v,,sc_cpu_iotest,,,,,,,,
Z:/25Spring/Vivado_lab/lab4/src/sc_datamem.v,1746586212,verilog,,Z:/25Spring/Vivado_lab/lab4/src/sc_instmem.v,,sc_datamem,,,,,,,,
Z:/25Spring/Vivado_lab/lab4/src/sc_instmem.v,1640261916,verilog,,Z:/25Spring/Vivado_lab/lab4/src/seg7.v,,sc_instmem,,,,,,,,
Z:/25Spring/Vivado_lab/lab4/src/seg7.v,1639380336,verilog,,Z:/25Spring/Vivado_lab/lab4/sim/TB_sc_computer_iotest.v,,seg7,,,,,,,,
Z:/25Spring/Vivado_lab/lab4/src_change_inport/io_input.v,1747189595,verilog,,Z:/25Spring/Vivado_lab/lab4/src/io_output.v,,io_input;io_input_mux,,,,,,,,
Z:/25Spring/Vivado_lab/projects/project_4_change_inport/project_4.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
Z:/25Spring/Vivado_lab/projects/project_4_change_inport/project_4.srcs/sources_1/ip/lpm_ram_dq_dram/sim/lpm_ram_dq_dram.v,1746583441,verilog,,Z:/25Spring/Vivado_lab/projects/project_4_change_inport/project_4.srcs/sources_1/ip/lpm_rom_irom/sim/lpm_rom_irom.v,,lpm_ram_dq_dram,,,,,,,,
Z:/25Spring/Vivado_lab/projects/project_4_change_inport/project_4.srcs/sources_1/ip/lpm_rom_irom/sim/lpm_rom_irom.v,1747189894,verilog,,Z:/25Spring/Vivado_lab/lab1/src/alu.v,,lpm_rom_irom,,,,,,,,
