import argparse

from m5.params import NULL  # type: ignore
from gem5.components.boards.simple_board import SimpleBoard  # type: ignore
from gem5.components.processors.base_cpu_core import BaseCPUCore  # type: ignore
from gem5.components.processors.base_cpu_processor import BaseCPUProcessor  # type: ignore
from gem5.components.memory.simple import SingleChannelSimpleMemory  # type: ignore
from gem5.components.cachehierarchies.classic.private_l1_cache_hierarchy import (  # type: ignore
    PrivateL1CacheHierarchy,
)
from gem5.isas import ISA  # type: ignore
from gem5.simulate.simulator import Simulator  # type: ignore
from gem5.resources.resource import BinaryResource  # type: ignore

from m5.objects import (  # type: ignore
    LocalBP,
    TournamentBP,
    LRURP,
    MinorFUPool,
    MinorDefaultFloatSimdFU,
    MinorDefaultPredFU,
    MinorDefaultMiscFU,
    MinorFU,
    MinorFUTiming,
    MinorOpClassSet,
    MinorOpClass,
    ReturnAddrStack,
    RiscvMinorCPU,
    SimpleBTB,
)

# =========================================================================
# Change this single constant to pick which variant runs
# =========================================================================

TEST = 1

# =========================================================================
# Test table. Each entry is (name, cpu_overrides, l1i_size, l1d_size,
#                            dcache_overrides, icache_overrides, clk_freq)
#
#   1   Baseline                                  workload: all
#   2   fetch2ToDecodeForwardDelay     1 -> 2     workload: daxpy
#   3   decodeToExecuteForwardDelay    1 -> 2     workload: daxpy
#   4   fetch1LineWidth + snap         4 -> 16    workload: icache_pressure
#   5   fetch1FetchLimit + small L1I   1 -> 4, 16KiB -> 2KiB    workload: icache_pressure
#   6   fetch2InputBufferSize          3 -> 6     workload: int_div
#   7   decodeInputBufferSize          4 -> 8     workload: int_div
#   8   executeInputBufferSize         8 -> 3     workload: int_div
#   9   dual issue 2-wide                         workload: matmul_small
#  10   executeCommitLimit 2 -> 1 on the 2-wide pipe, so commit is the binding limit (vs test 9)  workload: matmul_small
#  11   branchPred                     LocalBP -> TournamentBP  workload: branch_stress
#  12   L1D access latency             1 -> 3     workload: dcache_hit_loop
#  13   executeLSQStoreBufferSize      16 -> 2    workload: stream_store
#  14   baseline @ 47MHz (clock only)             workload: int_div
#  15   L1I access latency             1 -> 3     workload: icache_pressure
#  16   executeBranchDelay             1 -> 10    workload: branch_stress
#  17   combination: 2-wide + L1I/L1D latency 3 + fwd delays + branch delay 5 + 60MHz   workload: daxpy
# =========================================================================

TWO_WIDE = {
    "executeIssueLimit":  2,
    "executeInputWidth":  2,
    "decodeInputWidth":   2,
    "fetch1LineWidth":    8,
    "fetch1LineSnapWidth": 8,
    "fetch2CycleInput":  True,
    "decodeCycleInput":  True,
    "executeCycleInput": True,
}

TESTS = {
    1:  ("baseline",                              {},                                                 "16KiB", "32KiB", {}, {}, "100MHz"),
    2:  ("fetch2ToDecodeForwardDelay 1->2",       {"fetch2ToDecodeForwardDelay":  2},                 "16KiB", "32KiB", {}, {}, "100MHz"),
    3:  ("decodeToExecuteForwardDelay 1->2",      {"decodeToExecuteForwardDelay": 2},                 "16KiB", "32KiB", {}, {}, "100MHz"),
    4:  ("fetch1LineWidth + snap 4->16",          {"fetch1LineWidth": 16, "fetch1LineSnapWidth": 16}, "16KiB", "32KiB", {}, {}, "100MHz"),
    5:  ("fetch1FetchLimit 1->4, L1I 16K->2K",    {"fetch1FetchLimit":  4},                           "2KiB",  "32KiB", {}, {}, "100MHz"),
    6:  ("fetch2InputBufferSize 3->6",            {"fetch2InputBufferSize":  6},                      "16KiB", "32KiB", {}, {}, "100MHz"),
    7:  ("decodeInputBufferSize 4->8",            {"decodeInputBufferSize":  8},                      "16KiB", "32KiB", {}, {}, "100MHz"),
    8:  ("executeInputBufferSize 8->3",           {"executeInputBufferSize": 3},                      "16KiB", "32KiB", {}, {}, "100MHz"),
    9:  ("dual issue 2-wide",                     dict(TWO_WIDE),                                     "16KiB", "32KiB", {}, {}, "100MHz"),
    10: ("commit 2->1 on a 2-wide pipe",          {**TWO_WIDE, "executeCommitLimit": 1},              "16KiB", "32KiB", {}, {}, "100MHz"),
    11: ("branchPred LocalBP->TournamentBP",      {"branchPred": "TournamentBP"},                     "16KiB", "32KiB", {}, {}, "100MHz"),
    12: ("L1D access latency 1->3",               {},                                                 "16KiB", "32KiB",
         {"tag_latency": 3, "data_latency": 3, "response_latency": 3}, {}, "100MHz"),
    13: ("executeLSQStoreBufferSize 16->2",       {"executeLSQStoreBufferSize": 2},                   "16KiB", "32KiB", {}, {}, "100MHz"),
    14: ("baseline @ 47MHz",                      {},                                                 "16KiB", "32KiB", {}, {}, "47MHz"),
    15: ("L1I access latency 1->3",               {},                                                 "16KiB", "32KiB", {},
         {"tag_latency": 3, "data_latency": 3, "response_latency": 3}, "100MHz"),
    16: ("executeBranchDelay 1->10",              {"executeBranchDelay": 10},                         "16KiB", "32KiB", {}, {}, "100MHz"),
    17: ("combination (2-wide, slow caches, delays)",
         {**TWO_WIDE, "executeBranchDelay": 5,
          "fetch2ToDecodeForwardDelay": 2, "decodeToExecuteForwardDelay": 2},
         "16KiB", "32KiB",
         {"tag_latency": 3, "data_latency": 3, "response_latency": 3},
         {"tag_latency": 3, "data_latency": 3, "response_latency": 3},
         "60MHz"),
}


# -------------------------------------------------------------------------
# Argument parsing
# -------------------------------------------------------------------------
parser = argparse.ArgumentParser(description="Simulacion RISCV en gem5")
parser.add_argument("binary", type=str,
                    help="Ruta al binario compilado (RISC-V ELF)")
args = parser.parse_args()

# -------------------------------------------------------------------------
# Resolve the selected test
# -------------------------------------------------------------------------
if TEST not in TESTS:
    raise ValueError(
        f"TEST={TEST} is not in the test table. Valid IDs: {sorted(TESTS.keys())}")
test_name, cpu_overrides, l1i_size, l1d_size, dcache_overrides, icache_overrides, clk_freq = TESTS[
    TEST]

print("=" * 70)
print(f"   REFERENCE CORE SWEEP  -  TEST {TEST}: {test_name}")
print(f"   CPU overrides : {cpu_overrides}")
print(f"   L1I size      : {l1i_size}")
print(f"   L1D size      : {l1d_size}")
print(f"   L1D overrides : {dcache_overrides}")
print(f"   L1I overrides : {icache_overrides}")
print(f"   Clock         : {clk_freq}")
print(f"   Binary        : {args.binary}")
print("=" * 70)

# -------------------------------------------------------------------------
# Helper for op-class sets
# -------------------------------------------------------------------------


def minorMakeOpClassSet(op_classes):
    def boxOpClass(op_class):
        return MinorOpClass(opClass=op_class)
    return MinorOpClassSet(opClasses=[boxOpClass(o) for o in op_classes])

# -------------------------------------------------------------------------
# Functional unit pool
# -------------------------------------------------------------------------


class RISCVFUPool(MinorFUPool):
    def __init__(self):
        super().__init__()

        int_alu_ops = ['IntAlu']
        int_alu = MinorFU()
        int_alu.opClasses = minorMakeOpClassSet(int_alu_ops)
        int_alu.opLat = 1
        int_alu.issueLat = 1

        int_mul_ops = ['IntMult']
        int_mul = MinorFU()
        int_mul.opClasses = minorMakeOpClassSet(int_mul_ops)
        int_mul.opLat = 4
        int_mul.issueLat = 1

        int_div_ops = ['IntDiv']
        int_div = MinorFU()
        int_div.opClasses = minorMakeOpClassSet(int_div_ops)
        int_div.opLat = 20
        int_div.issueLat = 20

        fp_fast_ops_A = ['FloatAdd', 'FloatCvt']
        fp_fast_A = MinorFU(
            opClasses=minorMakeOpClassSet(fp_fast_ops_A),
            opLat=3, issueLat=1
        )

        fp_fast_ops_B = ['FloatMult', 'FloatMultAcc']
        fp_fast_B = MinorFU(
            opClasses=minorMakeOpClassSet(fp_fast_ops_B),
            opLat=4, issueLat=1
        )

        fp_sqrt = ['FloatSqrt']
        fp_sqrt = MinorFU(
            opClasses=minorMakeOpClassSet(fp_sqrt),
            opLat=30, issueLat=25
        )

        fp_div_ops = ['FloatDiv']
        fp_div = MinorFU(
            opClasses=minorMakeOpClassSet(fp_div_ops),
            opLat=25, issueLat=22
        )

        fp_cmp_ops = ['FloatCmp']
        fp_cmp = MinorFU(
            opClasses=minorMakeOpClassSet(fp_cmp_ops),
            opLat=2, issueLat=1
        )

        mem_ops = ['MemRead', 'MemWrite']
        mem_fu = MinorFU()
        mem_fu.opClasses = minorMakeOpClassSet(mem_ops)
        mem_fu.opLat = 2
        mem_fu.issueLat = 1

        simd_int_fast_ops = [
            'SimdAdd', 'SimdAlu', 'SimdCmp', 'SimdShift',
            'SimdMisc', 'SimdExt', 'SimdConfig', 'FloatMisc'
        ]
        simd_int_fast = MinorDefaultFloatSimdFU()
        simd_int_fast.opClasses = minorMakeOpClassSet(simd_int_fast_ops)
        simd_int_fast.timings = [MinorFUTiming(
            description='SimdIntFast', srcRegsRelativeLats=[2])]
        simd_int_fast.opLat = 2
        simd_int_fast.issueLat = 1

        simd_complex_ops = [
            'SimdAddAcc', 'SimdCvt', 'SimdMult', 'SimdMultAcc',
            'SimdFloatAdd', 'SimdFloatAlu', 'SimdFloatCmp', 'SimdFloatCvt',
            'SimdFloatMisc', 'SimdFloatMult', 'SimdFloatMultAcc', 'SimdFloatExt',
            'SimdReduceAdd', 'SimdReduceAlu', 'SimdReduceCmp',
            'SimdFloatReduceAdd', 'SimdFloatReduceCmp',
            'SimdAes', 'SimdAesMix', 'SimdSha1Hash', 'SimdSha1Hash2',
            'SimdSha256Hash', 'SimdSha256Hash2', 'SimdShaSigma2', 'SimdShaSigma3'
        ]
        simd_complex = MinorDefaultFloatSimdFU()
        simd_complex.opClasses = minorMakeOpClassSet(simd_complex_ops)
        simd_complex.timings = [MinorFUTiming(
            description='SimdComplex', srcRegsRelativeLats=[2])]
        simd_complex.opLat = 4
        simd_complex.issueLat = 1

        simd_matrix_ops = [
            'Matrix', 'MatrixMov', 'MatrixOP',
            'SimdMatMultAcc', 'SimdFloatMatMultAcc'
        ]
        simd_matrix = MinorDefaultFloatSimdFU()
        simd_matrix.opClasses = minorMakeOpClassSet(simd_matrix_ops)
        simd_matrix.timings = [MinorFUTiming(
            description='SimdMatrix', srcRegsRelativeLats=[2])]
        simd_matrix.opLat = 6
        simd_matrix.issueLat = 2

        simd_div_sqrt_ops = [
            'SimdDiv', 'SimdSqrt', 'SimdFloatDiv', 'SimdFloatSqrt'
        ]
        simd_div_sqrt = MinorDefaultFloatSimdFU()
        simd_div_sqrt.opClasses = minorMakeOpClassSet(simd_div_sqrt_ops)
        simd_div_sqrt.timings = [MinorFUTiming(
            description='SimdDivSqrt', srcRegsRelativeLats=[2])]
        simd_div_sqrt.opLat = 15
        simd_div_sqrt.issueLat = 12

        pred_ops = ['SimdPredAlu']
        pred = MinorDefaultPredFU()
        pred.opClasses = minorMakeOpClassSet(pred_ops)
        pred.timings = [MinorFUTiming(
            description='Pred', srcRegsRelativeLats=[2])]
        pred.opLat = 1
        pred.issueLat = 1

        vec_mem_fast_ops = [
            'FloatMemRead', 'FloatMemWrite',
            'SimdUnitStrideLoad', 'SimdUnitStrideStore',
            'SimdUnitStrideMaskLoad', 'SimdUnitStrideMaskStore',
            'SimdUnitStrideFaultOnlyFirstLoad',
            'SimdWholeRegisterLoad', 'SimdWholeRegisterStore'
        ]
        vec_mem_fast = MinorFU()
        vec_mem_fast.opClasses = minorMakeOpClassSet(vec_mem_fast_ops)
        vec_mem_fast.timings = [MinorFUTiming(
            description='VecMemFast', srcRegsRelativeLats=[1], extraAssumedLat=2)]
        vec_mem_fast.opLat = 2
        vec_mem_fast.issueLat = 1

        vec_mem_slow_ops = [
            'SimdStridedLoad', 'SimdStridedStore',
            'SimdIndexedLoad', 'SimdIndexedStore'
        ]
        vec_mem_slow = MinorFU()
        vec_mem_slow.opClasses = minorMakeOpClassSet(vec_mem_slow_ops)
        vec_mem_slow.timings = [MinorFUTiming(
            description='VecMemSlow', srcRegsRelativeLats=[1], extraAssumedLat=2)]
        vec_mem_slow.opLat = 10
        vec_mem_slow.issueLat = 4

        misc = MinorDefaultMiscFU()
        misc.opClasses = minorMakeOpClassSet(['InstPrefetch'])
        misc.opLat = 1
        misc.issueLat = 1

        self.funcUnits = [
            int_alu, int_mul, int_div, fp_fast_A, fp_fast_B,
            fp_sqrt, fp_div, fp_cmp, mem_fu, simd_int_fast,
            simd_complex, simd_matrix, simd_div_sqrt,  pred,
            vec_mem_fast, vec_mem_slow, misc,
        ]

# -------------------------------------------------------------------------
# CPU class
# -------------------------------------------------------------------------


class CPU(RiscvMinorCPU):
    def __init__(self, overrides=None):
        super().__init__()
        overrides = dict(overrides or {})

        # === Functional units ===
        self.executeFuncUnits = RISCVFUPool()

        # === Pipeline baseline ===
        self.fetch1FetchLimit = 1
        self.fetch1LineSnapWidth = 4
        self.fetch1LineWidth = 4
        self.fetch1ToFetch2ForwardDelay = 1
        self.fetch1ToFetch2BackwardDelay = 1
        self.fetch2InputBufferSize = 3
        self.fetch2ToDecodeForwardDelay = 1
        self.fetch2CycleInput = False
        self.decodeInputBufferSize = 4
        self.decodeToExecuteForwardDelay = 1
        self.decodeInputWidth = 1
        self.decodeCycleInput = False
        self.executeInputWidth = 1
        self.executeCycleInput = False
        self.executeIssueLimit = 1
        self.executeMemoryIssueLimit = 1
        self.executeCommitLimit = 2
        self.executeMemoryCommitLimit = 1
        self.executeInputBufferSize = 8
        self.executeMemoryWidth = 8
        self.executeMaxAccessesInMemory = 8
        self.executeLSQMaxStoreBufferStoresPerCycle = 1
        self.executeLSQRequestsQueueSize = 4
        self.executeLSQTransfersQueueSize = 8
        self.executeLSQStoreBufferSize = 16
        self.executeBranchDelay = 1
        self.executeSetTraceTimeOnCommit = True
        self.executeSetTraceTimeOnIssue = False
        self.executeAllowEarlyMemoryIssue = True
        self.enableIdling = False

        # === Apply per-test overrides on top of the baseline ===
        bp_class_name = overrides.pop("branchPred", "LocalBP")
        for key, value in overrides.items():
            setattr(self, key, value)

        # === Branch predictor ===
        if bp_class_name == "LocalBP":
            self.branchPred = LocalBP(
                localPredictorSize=1024,
                localCtrBits=2,
                instShiftAmt=1,
            )
        elif bp_class_name == "TournamentBP":
            self.branchPred = TournamentBP(
                instShiftAmt=1,
            )
        else:
            raise ValueError(f"Unknown branchPred class: {bp_class_name}")

        self.branchPred.btb = SimpleBTB(
            numEntries=256,
            tagBits=20,
            associativity=4,
            instShiftAmt=1,
            btbReplPolicy=LRURP(),
        )
        self.branchPred.ras = ReturnAddrStack(
            numEntries=16,
        )

# -------------------------------------------------------------------------
# Processor wrapper
# -------------------------------------------------------------------------


class Processor(BaseCPUProcessor):
    def __init__(self, cpu_overrides=None):
        cpu = CPU(overrides=cpu_overrides)
        core = BaseCPUCore(core=cpu, isa=ISA.RISCV)
        super().__init__(cores=[core])

# -------------------------------------------------------------------------
# Cache hierarchy
# -------------------------------------------------------------------------


class CacheHierarchy(PrivateL1CacheHierarchy):
    def __init__(self, l1d_size, l1i_size, dcache_overrides=None, icache_overrides=None):
        super().__init__(l1d_size=l1d_size, l1i_size=l1i_size)
        # Per-test L1D and L1I attribute overrides (e.g. tag/data/response latency).
        self._dcache_overrides = dict(dcache_overrides or {})
        self._icache_overrides = dict(icache_overrides or {})

    def incorporate_cache(self, board):
        super().incorporate_cache(board)

        for i, core in enumerate(board.get_processor().get_cores()):
            self.l1icaches[i].assoc = 4
            self.l1icaches[i].tag_latency = 1
            self.l1icaches[i].data_latency = 1
            self.l1icaches[i].response_latency = 1
            self.l1icaches[i].mshrs = 4
            self.l1icaches[i].tgts_per_mshr = 16
            self.l1icaches[i].is_read_only = True
            self.l1icaches[i].sequential_access = False
            self.l1icaches[i].writeback_clean = False

            # Apply per-test L1I overrides last so they win over the defaults.
            for key, value in self._icache_overrides.items():
                setattr(self.l1icaches[i], key, value)

            self.l1dcaches[i].assoc = 8
            self.l1dcaches[i].tag_latency = 1
            self.l1dcaches[i].data_latency = 1
            self.l1dcaches[i].response_latency = 1
            self.l1dcaches[i].mshrs = 8
            self.l1dcaches[i].tgts_per_mshr = 16
            self.l1dcaches[i].write_buffers = 8
            self.l1dcaches[i].is_read_only = False
            self.l1dcaches[i].sequential_access = False
            self.l1dcaches[i].writeback_clean = False
            self.l1dcaches[i].prefetcher = NULL

            # Apply per-test L1D overrides last so they win over the defaults.
            for key, value in self._dcache_overrides.items():
                setattr(self.l1dcaches[i], key, value)


# -------------------------------------------------------------------------
# Wire it all up
# -------------------------------------------------------------------------
binary = BinaryResource(args.binary)

processor = Processor(cpu_overrides=cpu_overrides)

cache_hierarchy = CacheHierarchy(
    l1d_size=l1d_size,
    l1i_size=l1i_size,
    dcache_overrides=dcache_overrides,
    icache_overrides=icache_overrides,
)

memory = SingleChannelSimpleMemory(
    latency="60ns",
    latency_var="0ns",
    bandwidth="1.6GiB/s",
    size="1GiB",
)

board = SimpleBoard(
    clk_freq=clk_freq,
    processor=processor,
    memory=memory,
    cache_hierarchy=cache_hierarchy,
)

board.cache_line_size = 64  # bytes
board.set_se_binary_workload(binary)

simulator = Simulator(board=board)
print("Starting Simulation")
simulator.run()
