Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab2_new_tb_behav xil_defaultlib.lab2_new_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_and2
Compiling module xil_defaultlib.design_1_xup_and2_0_0
Compiling module xil_defaultlib.design_1_xup_and2_1_0
Compiling module xil_defaultlib.design_1_xup_and2_2_0
Compiling module xil_defaultlib.xup_and3
Compiling module xil_defaultlib.design_1_xup_and3_0_0
Compiling module xil_defaultlib.design_1_xup_and3_1_0
Compiling module xil_defaultlib.xup_inv
Compiling module xil_defaultlib.design_1_xup_inv_0_0
Compiling module xil_defaultlib.design_1_xup_inv_1_0
Compiling module xil_defaultlib.design_1_xup_inv_2_0
Compiling module xil_defaultlib.xup_or2
Compiling module xil_defaultlib.design_1_xup_or2_0_1
Compiling module xil_defaultlib.design_1_xup_or2_1_0
Compiling module xil_defaultlib.xup_xor2
Compiling module xil_defaultlib.design_1_xup_xor2_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.lab2_new_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_new_tb_behav
