<stg><name>accelerator_Pipeline_VITIS_LOOP_160_9</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %n_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %output_array_new_w1_0_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_array_new_w1_0_1_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %output_array_new_w1_0_1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_array_new_w1_0_1_3"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %output_array_new_w1_1_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_array_new_w1_1_1_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %output_array_new_w1_1_1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_array_new_w1_1_1_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %output_array_new_w2_0_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_array_new_w2_0_1_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %output_array_new_w2_0_1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_array_new_w2_0_1_3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %output_array_new_w2_1_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_array_new_w2_1_1_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %output_array_new_w2_1_1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_array_new_w2_1_1_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %output_array_new_b1_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_array_new_b1_1_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %output_array_new_b1_1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_array_new_b1_1_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %output_array_new_b2_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_array_new_b2_1_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %output_array_new_b2_1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_array_new_b2_1_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %w2_local_1_0_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_1_0_5

]]></Node>
<StgValue><ssdm name="w2_local_1_0_5_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %w2_local_1_1_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_1_1_5

]]></Node>
<StgValue><ssdm name="w2_local_1_1_5_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:15 %w1_local_1_0_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_1_0_5

]]></Node>
<StgValue><ssdm name="w1_local_1_0_5_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:16 %w1_local_1_1_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_1_1_5

]]></Node>
<StgValue><ssdm name="w1_local_1_1_5_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:17 %w2_local_0_0_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_0_0_5

]]></Node>
<StgValue><ssdm name="w2_local_0_0_5_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:18 %w2_local_0_1_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_0_1_5

]]></Node>
<StgValue><ssdm name="w2_local_0_1_5_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:19 %w1_local_0_0_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_0_0_5

]]></Node>
<StgValue><ssdm name="w1_local_0_0_5_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:20 %w1_local_0_1_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_0_1_5

]]></Node>
<StgValue><ssdm name="w1_local_0_1_5_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:21 %bias_2_local_0_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_2_local_0_5

]]></Node>
<StgValue><ssdm name="bias_2_local_0_5_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:22 %bias_2_local_1_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_2_local_1_5

]]></Node>
<StgValue><ssdm name="bias_2_local_1_5_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:23 %bias_1_local_0_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_1_local_0_5

]]></Node>
<StgValue><ssdm name="bias_1_local_0_5_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:24 %bias_1_local_1_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_1_local_1_5

]]></Node>
<StgValue><ssdm name="bias_1_local_1_5_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:25 %store_ln0 = store i2 0, i2 %n_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:26 %br_ln0 = br void %VITIS_LOOP_163_10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_163_10:0 %n = load i2 %n_1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_163_10:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_163_10:2 %icmp_ln160 = icmp_eq  i2 %n, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_163_10:3 %add_ln160 = add i2 %n, i2 1

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_163_10:4 %br_ln160 = br i1 %icmp_ln160, void %VITIS_LOOP_163_10.split, void %for.end369.exitStub

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:0 %output_array_new_w1_0_1_2_load_1 = load i16 %output_array_new_w1_0_1_2

]]></Node>
<StgValue><ssdm name="output_array_new_w1_0_1_2_load_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:1 %output_array_new_w1_0_1_3_load_1 = load i16 %output_array_new_w1_0_1_3

]]></Node>
<StgValue><ssdm name="output_array_new_w1_0_1_3_load_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:2 %output_array_new_w1_1_1_2_load_1 = load i16 %output_array_new_w1_1_1_2

]]></Node>
<StgValue><ssdm name="output_array_new_w1_1_1_2_load_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:3 %output_array_new_w1_1_1_3_load_1 = load i16 %output_array_new_w1_1_1_3

]]></Node>
<StgValue><ssdm name="output_array_new_w1_1_1_3_load_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:4 %output_array_new_w2_0_1_2_load_1 = load i16 %output_array_new_w2_0_1_2

]]></Node>
<StgValue><ssdm name="output_array_new_w2_0_1_2_load_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:5 %output_array_new_w2_0_1_3_load_1 = load i16 %output_array_new_w2_0_1_3

]]></Node>
<StgValue><ssdm name="output_array_new_w2_0_1_3_load_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:6 %output_array_new_w2_1_1_2_load_1 = load i16 %output_array_new_w2_1_1_2

]]></Node>
<StgValue><ssdm name="output_array_new_w2_1_1_2_load_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:7 %output_array_new_w2_1_1_3_load_1 = load i16 %output_array_new_w2_1_1_3

]]></Node>
<StgValue><ssdm name="output_array_new_w2_1_1_3_load_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:8 %output_array_new_b1_1_2_load_1 = load i16 %output_array_new_b1_1_2

]]></Node>
<StgValue><ssdm name="output_array_new_b1_1_2_load_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:9 %output_array_new_b1_1_3_load_1 = load i16 %output_array_new_b1_1_3

]]></Node>
<StgValue><ssdm name="output_array_new_b1_1_3_load_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:10 %output_array_new_b2_1_2_load_1 = load i16 %output_array_new_b2_1_2

]]></Node>
<StgValue><ssdm name="output_array_new_b2_1_2_load_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:11 %output_array_new_b2_1_3_load_1 = load i16 %output_array_new_b2_1_3

]]></Node>
<StgValue><ssdm name="output_array_new_b2_1_3_load_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_163_10.split:12 %speclooptripcount_ln160 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln160"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_163_10.split:13 %specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln160"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="2">
<![CDATA[
VITIS_LOOP_163_10.split:14 %trunc_ln161 = trunc i2 %n

]]></Node>
<StgValue><ssdm name="trunc_ln161"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:15 %output_array_new_b1_1 = select i1 %trunc_ln161, i16 %bias_1_local_1_5_read, i16 %output_array_new_b1_1_3_load_1

]]></Node>
<StgValue><ssdm name="output_array_new_b1_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:16 %output_array_new_b1_1_4 = select i1 %trunc_ln161, i16 %output_array_new_b1_1_2_load_1, i16 %bias_1_local_0_5_read

]]></Node>
<StgValue><ssdm name="output_array_new_b1_1_4"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:17 %output_array_new_b2_1 = select i1 %trunc_ln161, i16 %bias_2_local_1_5_read, i16 %output_array_new_b2_1_3_load_1

]]></Node>
<StgValue><ssdm name="output_array_new_b2_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:18 %output_array_new_b2_1_4 = select i1 %trunc_ln161, i16 %output_array_new_b2_1_2_load_1, i16 %bias_2_local_0_5_read

]]></Node>
<StgValue><ssdm name="output_array_new_b2_1_4"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:19 %output_array_new_w1_0_1 = select i1 %trunc_ln161, i16 %w1_local_0_1_5_read, i16 %output_array_new_w1_0_1_3_load_1

]]></Node>
<StgValue><ssdm name="output_array_new_w1_0_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:20 %output_array_new_w1_0_1_4 = select i1 %trunc_ln161, i16 %output_array_new_w1_0_1_2_load_1, i16 %w1_local_0_0_5_read

]]></Node>
<StgValue><ssdm name="output_array_new_w1_0_1_4"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:21 %output_array_new_w2_0_1 = select i1 %trunc_ln161, i16 %w2_local_0_1_5_read, i16 %output_array_new_w2_0_1_3_load_1

]]></Node>
<StgValue><ssdm name="output_array_new_w2_0_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:22 %output_array_new_w2_0_1_4 = select i1 %trunc_ln161, i16 %output_array_new_w2_0_1_2_load_1, i16 %w2_local_0_0_5_read

]]></Node>
<StgValue><ssdm name="output_array_new_w2_0_1_4"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:23 %output_array_new_w1_1_1 = select i1 %trunc_ln161, i16 %w1_local_1_1_5_read, i16 %output_array_new_w1_1_1_3_load_1

]]></Node>
<StgValue><ssdm name="output_array_new_w1_1_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:24 %output_array_new_w1_1_1_4 = select i1 %trunc_ln161, i16 %output_array_new_w1_1_1_2_load_1, i16 %w1_local_1_0_5_read

]]></Node>
<StgValue><ssdm name="output_array_new_w1_1_1_4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:25 %output_array_new_w2_1_1 = select i1 %trunc_ln161, i16 %w2_local_1_1_5_read, i16 %output_array_new_w2_1_1_3_load_1

]]></Node>
<StgValue><ssdm name="output_array_new_w2_1_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_163_10.split:26 %output_array_new_w2_1_1_4 = select i1 %trunc_ln161, i16 %output_array_new_w2_1_1_2_load_1, i16 %w2_local_1_0_5_read

]]></Node>
<StgValue><ssdm name="output_array_new_w2_1_1_4"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_163_10.split:27 %store_ln160 = store i16 %output_array_new_b2_1, i16 %output_array_new_b2_1_3

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_163_10.split:28 %store_ln160 = store i16 %output_array_new_b2_1_4, i16 %output_array_new_b2_1_2

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_163_10.split:29 %store_ln160 = store i16 %output_array_new_b1_1, i16 %output_array_new_b1_1_3

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_163_10.split:30 %store_ln160 = store i16 %output_array_new_b1_1_4, i16 %output_array_new_b1_1_2

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_163_10.split:31 %store_ln160 = store i16 %output_array_new_w2_1_1, i16 %output_array_new_w2_1_1_3

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_163_10.split:32 %store_ln160 = store i16 %output_array_new_w2_1_1_4, i16 %output_array_new_w2_1_1_2

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_163_10.split:33 %store_ln160 = store i16 %output_array_new_w2_0_1, i16 %output_array_new_w2_0_1_3

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_163_10.split:34 %store_ln160 = store i16 %output_array_new_w2_0_1_4, i16 %output_array_new_w2_0_1_2

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_163_10.split:35 %store_ln160 = store i16 %output_array_new_w1_1_1, i16 %output_array_new_w1_1_1_3

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_163_10.split:36 %store_ln160 = store i16 %output_array_new_w1_1_1_4, i16 %output_array_new_w1_1_1_2

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_163_10.split:37 %store_ln160 = store i16 %output_array_new_w1_0_1, i16 %output_array_new_w1_0_1_3

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_163_10.split:38 %store_ln160 = store i16 %output_array_new_w1_0_1_4, i16 %output_array_new_w1_0_1_2

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_163_10.split:39 %store_ln160 = store i2 %add_ln160, i2 %n_1

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_163_10.split:40 %br_ln160 = br void %VITIS_LOOP_163_10

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16">
<![CDATA[
for.end369.exitStub:0 %output_array_new_w1_0_1_2_load = load i16 %output_array_new_w1_0_1_2

]]></Node>
<StgValue><ssdm name="output_array_new_w1_0_1_2_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16">
<![CDATA[
for.end369.exitStub:1 %output_array_new_w1_0_1_3_load = load i16 %output_array_new_w1_0_1_3

]]></Node>
<StgValue><ssdm name="output_array_new_w1_0_1_3_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16">
<![CDATA[
for.end369.exitStub:2 %output_array_new_w1_1_1_2_load = load i16 %output_array_new_w1_1_1_2

]]></Node>
<StgValue><ssdm name="output_array_new_w1_1_1_2_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16">
<![CDATA[
for.end369.exitStub:3 %output_array_new_w1_1_1_3_load = load i16 %output_array_new_w1_1_1_3

]]></Node>
<StgValue><ssdm name="output_array_new_w1_1_1_3_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16">
<![CDATA[
for.end369.exitStub:4 %output_array_new_w2_0_1_2_load = load i16 %output_array_new_w2_0_1_2

]]></Node>
<StgValue><ssdm name="output_array_new_w2_0_1_2_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16">
<![CDATA[
for.end369.exitStub:5 %output_array_new_w2_0_1_3_load = load i16 %output_array_new_w2_0_1_3

]]></Node>
<StgValue><ssdm name="output_array_new_w2_0_1_3_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16">
<![CDATA[
for.end369.exitStub:6 %output_array_new_w2_1_1_2_load = load i16 %output_array_new_w2_1_1_2

]]></Node>
<StgValue><ssdm name="output_array_new_w2_1_1_2_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16">
<![CDATA[
for.end369.exitStub:7 %output_array_new_w2_1_1_3_load = load i16 %output_array_new_w2_1_1_3

]]></Node>
<StgValue><ssdm name="output_array_new_w2_1_1_3_load"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16">
<![CDATA[
for.end369.exitStub:8 %output_array_new_b1_1_2_load = load i16 %output_array_new_b1_1_2

]]></Node>
<StgValue><ssdm name="output_array_new_b1_1_2_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16">
<![CDATA[
for.end369.exitStub:9 %output_array_new_b1_1_3_load = load i16 %output_array_new_b1_1_3

]]></Node>
<StgValue><ssdm name="output_array_new_b1_1_3_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16">
<![CDATA[
for.end369.exitStub:10 %output_array_new_b2_1_2_load = load i16 %output_array_new_b2_1_2

]]></Node>
<StgValue><ssdm name="output_array_new_b2_1_2_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16">
<![CDATA[
for.end369.exitStub:11 %output_array_new_b2_1_3_load = load i16 %output_array_new_b2_1_3

]]></Node>
<StgValue><ssdm name="output_array_new_b2_1_3_load"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end369.exitStub:12 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_b2_1_0459_out, i16 %output_array_new_b2_1_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end369.exitStub:13 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_b2_0_0458_out, i16 %output_array_new_b2_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end369.exitStub:14 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_b1_1_0457_out, i16 %output_array_new_b1_1_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end369.exitStub:15 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_b1_0_0456_out, i16 %output_array_new_b1_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end369.exitStub:16 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_w2_1_1_0455_out, i16 %output_array_new_w2_1_1_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end369.exitStub:17 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_w2_1_0_0454_out, i16 %output_array_new_w2_1_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end369.exitStub:18 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_w2_0_1_0453_out, i16 %output_array_new_w2_0_1_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end369.exitStub:19 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_w2_0_0_0452_out, i16 %output_array_new_w2_0_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end369.exitStub:20 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_w1_1_1_0451_out, i16 %output_array_new_w1_1_1_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end369.exitStub:21 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_w1_1_0_0450_out, i16 %output_array_new_w1_1_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end369.exitStub:22 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_w1_0_1_0449_out, i16 %output_array_new_w1_0_1_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end369.exitStub:23 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_w1_0_0_0448_out, i16 %output_array_new_w1_0_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0">
<![CDATA[
for.end369.exitStub:24 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
