<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F100xE HAL User Manual: stm32f1xx_hal_rcc_ex.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F100xE HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_87d736d687b37c2c2535f3171b4da10d.html">Firmware</a>      </li>
      <li class="navelem"><a class="el" href="dir_77a4a036479ba611396f4796e3271770.html">Drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_e90ca8f7a3453277a713b77fb925b18f.html">STM32F1xx_HAL_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_e98f162a138eafaa2fd403f595a52afa.html">Inc</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f1xx_hal_rcc_ex.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC HAL Extension module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;stm32f1xx_hal_def.h&quot;</code><br/>
</div>
<p><a href="stm32f1xx__hal__rcc__ex_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__OscInitTypeDef.html">RCC_OscInitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition.  <a href="structRCC__OscInitTypeDef.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__PeriphCLKInitTypeDef.html">RCC_PeriphCLKInitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC extended clocks structure definition.  <a href="structRCC__PeriphCLKInitTypeDef.html#details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Private__Constants.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a>&#160;&#160;&#160;((uint8_t)1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Private__Macros.html#gac11d788cab2ff6f84e2cab45da43c5d4">IS_RCC_HSE_PREDIV</a>(__DIV__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Private__Macros.html#gaaa87e62aba8556651b5d09e2f7ec4db5">IS_RCC_PLL_MUL</a>(__MUL__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Private__Macros.html#ga17690472f266a032db5324907a0ddc31">IS_RCC_MCO1SOURCE</a>(__SOURCE__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Private__Macros.html#ga755487c23148a5a52184ff6dc796c1d1">IS_RCC_ADCPLLCLK_DIV</a>(__ADCCLK__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Private__Macros.html#ga7ef5298a4d0e7b186c4a4e5471987084">IS_RCC_PERIPHCLOCK</a>(__SELECTION__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Periph__Clock__Selection.html#gaede03aaafb5319bb39767bf50182406f">RCC_PERIPHCLK_RTC</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Periph__Clock__Selection.html#gaa234e496ace2f188b106dc15a95ed6bc">RCC_PERIPHCLK_ADC</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__ADC__Prescaler.html#gabf0c62e72916675e7a7fb4d1ff6daa17">RCC_ADCPCLK2_DIV2</a>&#160;&#160;&#160;RCC_CFGR_ADCPRE_DIV2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__ADC__Prescaler.html#ga8faad39ce8c436a2db1b0c26e27ee5c3">RCC_ADCPCLK2_DIV4</a>&#160;&#160;&#160;RCC_CFGR_ADCPRE_DIV4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__ADC__Prescaler.html#gac487ed2d7f4c9d67b72c847ae2a2e292">RCC_ADCPCLK2_DIV6</a>&#160;&#160;&#160;RCC_CFGR_ADCPRE_DIV6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__ADC__Prescaler.html#gaabcb60850e93dcba0a166361166eecaf">RCC_ADCPCLK2_DIV8</a>&#160;&#160;&#160;RCC_CFGR_ADCPRE_DIV8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Prediv1__Factor.html#gaab87e46cf9de9a7bd69b5844e3fb6e8d">RCC_HSE_PREDIV_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Prediv1__Factor.html#gaac01eab0da229849f4619a7d69dda65e">RCC_HSE_PREDIV_DIV2</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Prediv1__Factor.html#ga21d9afb7cd5438365890cdb0dfb66bd4">RCC_HSE_PREDIV_DIV3</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Prediv1__Factor.html#gadd89fe878b2647bfaefd57c1de89703d">RCC_HSE_PREDIV_DIV4</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Prediv1__Factor.html#gaedc0a17db25dd50148b3fb3f84e1a863">RCC_HSE_PREDIV_DIV5</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Prediv1__Factor.html#gabf410b380d5ab856c2c37e63668d3d7b">RCC_HSE_PREDIV_DIV6</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Prediv1__Factor.html#ga16a6b373c24d0c9abb03bd3049e82b8e">RCC_HSE_PREDIV_DIV7</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Prediv1__Factor.html#gad900d15f8e083b94273bc60b3c2a4408">RCC_HSE_PREDIV_DIV8</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Prediv1__Factor.html#ga67eef0466cd83bf872fd803a0e253301">RCC_HSE_PREDIV_DIV9</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Prediv1__Factor.html#ga0d3652b80568e08739d8817019ebe603">RCC_HSE_PREDIV_DIV10</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Prediv1__Factor.html#gac6efdbd5e4f7e0982324eeaf5b4c65de">RCC_HSE_PREDIV_DIV11</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Prediv1__Factor.html#ga10ca73283fb221cedc667954f943279e">RCC_HSE_PREDIV_DIV12</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Prediv1__Factor.html#ga5004f9799373ec8bea8716c50a016507">RCC_HSE_PREDIV_DIV13</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Prediv1__Factor.html#gaa29e20bfed4699e510cd55c5d5fff9db">RCC_HSE_PREDIV_DIV14</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Prediv1__Factor.html#ga2011997a95a554617569d24f6c35bbd3">RCC_HSE_PREDIV_DIV15</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV15</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Prediv1__Factor.html#ga79d4cdf96f9d45f3aecc3962a1d85a00">RCC_HSE_PREDIV_DIV16</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__PLL__Multiplication__Factor.html#ga1ebc7b8473983247312ff095c242285f">RCC_PLL_MUL2</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__PLL__Multiplication__Factor.html#ga4ee529382af73885706795fd81538781">RCC_PLL_MUL3</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__PLL__Multiplication__Factor.html#ga2aedc8bc6552d98fb748b58a2379820b">RCC_PLL_MUL4</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__PLL__Multiplication__Factor.html#ga3b2b6019d1b1de880b009ff2a6769f03">RCC_PLL_MUL5</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__PLL__Multiplication__Factor.html#gae2f8dd748556470dcac6901ac7a3e650">RCC_PLL_MUL6</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__PLL__Multiplication__Factor.html#gae215b8ba691fe0ea413c45d56e77eca0">RCC_PLL_MUL7</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__PLL__Multiplication__Factor.html#gaddfa6ebdecba8c5951a774b271fa82eb">RCC_PLL_MUL8</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__PLL__Multiplication__Factor.html#ga653f185ecd0b9b440180433fb1a6ff3d">RCC_PLL_MUL9</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__PLL__Multiplication__Factor.html#ga07cdf351bcf4ffc95cd45a28008e43e5">RCC_PLL_MUL10</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__PLL__Multiplication__Factor.html#ga33153db08feae4d86a5c170e8a1781bd">RCC_PLL_MUL11</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__PLL__Multiplication__Factor.html#gaca5a5ddd829f682dd9a211e6a9be452a">RCC_PLL_MUL12</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__PLL__Multiplication__Factor.html#ga9b8d76a17aeb979992e61ec3a1e32a14">RCC_PLL_MUL13</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__PLL__Multiplication__Factor.html#ga6a96dc75a1fb43fb7f032a4cf34db287">RCC_PLL_MUL14</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__PLL__Multiplication__Factor.html#gaa75ceb816d75a0d384b67d1bf489bb44">RCC_PLL_MUL15</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL15</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__PLL__Multiplication__Factor.html#ga39bd735dbbdf7f4bbc122b833d2c92f3">RCC_PLL_MUL16</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__MCO1__Clock__Source.html#ga725a16362f3324ef5866dc5a1ff07cf5">RCC_MCO1SOURCE_NOCLOCK</a>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_NOCLOCK)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__MCO1__Clock__Source.html#gae8ca2959a1252ecd319843da02c79526">RCC_MCO1SOURCE_SYSCLK</a>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_SYSCLK)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__MCO1__Clock__Source.html#gad99c388c455852143220397db3730635">RCC_MCO1SOURCE_HSI</a>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_HSI)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__MCO1__Clock__Source.html#ga5582d2ab152eb440a6cc3ae4833b043f">RCC_MCO1SOURCE_HSE</a>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_HSE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__MCO1__Clock__Source.html#ga79d888f2238eaa4e4b8d02b3900ea18b">RCC_MCO1SOURCE_PLLCLK</a>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_PLLCLK_DIV2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga1b5c4bd52d8e7c70e105dd415a191afd">__HAL_RCC_DMA2_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Peripheral__Clock__Enable__Disable.html#gaa97383d7ee14e9a638eb8c9ba35658f0">__HAL_RCC_DMA2_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_DMA2EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga3fe2124975ee2cd38004d475171e82f3">__HAL_RCC_FSMC_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga9500e7516e734148a3c6a31d3e5e3238">__HAL_RCC_FSMC_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_FSMCEN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gad0ccdaf669ea327e80c455db4dc36177">__HAL_RCC_DMA2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA2EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#ga725d2a38d8519867922438d48a5885cf">__HAL_RCC_DMA2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA2EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#ga53a0af184ba69444a9e4921098f2a9f9">__HAL_RCC_FSMC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (RCC_AHBENR_FSMCEN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gac04d358ac33aee41b6be28c752aaf3e6">__HAL_RCC_FSMC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (RCC_AHBENR_FSMCEN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#gaf9b08205c361d1779b6c7a3afdb67e7c">__HAL_RCC_TIM4_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#ga12352adbb876f2b827d6ac3a04d94e26">__HAL_RCC_SPI2_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#ga34a7bf921d694c001b67dcd531c807a3">__HAL_RCC_USART3_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#ga7826848ae938c7f59984d12bc883a6f0">__HAL_RCC_I2C2_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#ga8888dfd8a1e50f8019f581506ec776d8">__HAL_RCC_TIM4_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#gabb56a85a6424a60da8edc681f3a1c918">__HAL_RCC_SPI2_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI2EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#ga5b0866dac14f73ddeafa6308ac447bec">__HAL_RCC_USART3_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART3EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#ga3ebc5988bcf1e2965ed482fd76c67b22">__HAL_RCC_I2C2_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C2EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#ga669982035ad2dd6cf095fd8b281f9dab">__HAL_RCC_TIM6_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#ga92313068bbe6883497ca424b24f31d44">__HAL_RCC_TIM7_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#gabf537ba2ca2f41342fdfb724b1f3f260">__HAL_RCC_DAC_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#gaf9c86fbf588ae5fecb93cc2228dd2e73">__HAL_RCC_CEC_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#ga1ee14a6e314a50eee7a1a09482a25abf">__HAL_RCC_TIM6_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#ga865f11c3f70a9b85ebc5f09baf60eec9">__HAL_RCC_TIM7_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM7EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#ga6817d8397756e235e5d29e980c7dbb47">__HAL_RCC_DAC_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#gaaa44f4d83019efe5a909604812851991">__HAL_RCC_CEC_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CECEN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#gab6669f7a9f892e39fb22b349c1afd78d">__HAL_RCC_TIM5_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#ga72597483d0d6da14553329d2da3ad45e">__HAL_RCC_TIM12_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#gade7a5313eb8b50127a40c5c130c7f3e1">__HAL_RCC_TIM13_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#ga28c0bd63fbc7500f9c209ef42c0931b6">__HAL_RCC_TIM14_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#ga16612e19c1a7d4cd3c601bf2be916026">__HAL_RCC_SPI3_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#ga4a09294d81a526606fb6e2a8bd8f2955">__HAL_RCC_UART4_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#ga801a26037f0fd4fa1bad78fefe677f89">__HAL_RCC_UART5_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#ga44f246a1407fadc350e416e4c3256f6e">__HAL_RCC_TIM5_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM5EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#ga40b70e57e0b7741e6f62d1f2a25b0a3e">__HAL_RCC_TIM12_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM12EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#ga501dca0467cb5d6119144dbab79243f6">__HAL_RCC_TIM13_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM13EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#ga492911cce1e54350519e7793c897102b">__HAL_RCC_TIM14_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM14EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#gadc6ab93c1c538a7f2ee24a85a6831274">__HAL_RCC_SPI3_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#ga0c7d9a072dd5ad3f28220667001bfc08">__HAL_RCC_UART4_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART4EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Clock__Enable__Disable.html#ga8a95ee8616f039fd0b00b0efa7297e6c">__HAL_RCC_UART5_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART5EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga62bee605d886067f86f890ee3af68eb5">__HAL_RCC_TIM4_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga30913be6e4b95cf2ebdf79647af18f34">__HAL_RCC_TIM4_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga282522dda9557cf715be3ee13c031a5b">__HAL_RCC_SPI2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gaab213cf8807d6e7e8b3867ffb404d763">__HAL_RCC_SPI2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga5addec8b6604857d81c1386cad21c391">__HAL_RCC_USART3_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga9c6b66352f998564a6492d3e5d6aa536">__HAL_RCC_USART3_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga2ae540056d72f4230da38c082b6c34c1">__HAL_RCC_I2C2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gae051ecb26de5c5b44f1827923c9837a5">__HAL_RCC_I2C2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gabb273361eaae66c857b5db26b639ff45">__HAL_RCC_TIM6_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga70e84a0b11a0dab64a048f8dd6bbafb2">__HAL_RCC_TIM6_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga5642c4226ce18792efeca9d39cb0c5e0">__HAL_RCC_TIM7_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gac230813514cd9ee769f8f46b83d83f23">__HAL_RCC_TIM7_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga22c9af6855a6f9f9c947497908adcc9f">__HAL_RCC_DAC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gadb2c1ec9bfcc21993094506a39e08f33">__HAL_RCC_DAC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gaeeda9e9945cc58b67cfc877118fea250">__HAL_RCC_CEC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CECEN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gad1d752e67f2432510722aa5384f5cdfc">__HAL_RCC_CEC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CECEN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga76f0a16fed0812fbab8bf15621939c8b">__HAL_RCC_TIM5_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM5EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gacbe7ae446991adf3d9d6102549a3faac">__HAL_RCC_TIM5_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM5EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga7afed5bd30e0175ae5e46e78173b112f">__HAL_RCC_TIM12_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga211c8274b7043802f9c746ac4f18e0fd">__HAL_RCC_TIM12_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gaeb7cf0d708375a807c690fbb070298dd">__HAL_RCC_TIM13_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga3b40e8e614be95d4a667a3f924ac1bb7">__HAL_RCC_TIM13_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gaf40a1f6a134b09aaa211ad159e613d1a">__HAL_RCC_TIM14_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga89072bbdf8efacb3d243c50711f60766">__HAL_RCC_TIM14_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga3de049f8b2ad6c2d4561863021f9e2f9">__HAL_RCC_SPI3_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga625e04cf32d6c74d418ba29368f680d4">__HAL_RCC_SPI3_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga76b47e85a8669651c01256ec11ebdc3f">__HAL_RCC_UART4_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga1384af5e720a24c083a2154c22e60391">__HAL_RCC_UART4_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gabb2b7e20045558372779949fb841ae00">__HAL_RCC_UART5_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga1e5611011911ef745b5e9d2c8d3160f6">__HAL_RCC_UART5_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga3f06a13164f56a48336a9c7b2ca51319">__HAL_RCC_CAN2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga9e56e6e37ebda522d1f291874fddca2b">__HAL_RCC_CAN2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Clock__Enable__Disable.html#gae809da64734c2dbfef1fb6ac8d00d39c">__HAL_RCC_TIM15_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Clock__Enable__Disable.html#ga9753b09f531d9d48d31abd4f74c26d26">__HAL_RCC_TIM16_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Clock__Enable__Disable.html#ga983ec0b6719bbf98e40818a8e6817c58">__HAL_RCC_TIM17_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Clock__Enable__Disable.html#ga71501a0d6be9e1d0a17ff4c27a7cd8e6">__HAL_RCC_TIM15_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM15EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Clock__Enable__Disable.html#ga4f23f7c1565e07731f200059c8ed4db9">__HAL_RCC_TIM16_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM16EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Clock__Enable__Disable.html#ga6c046db26bd6495179e6171dc6caeff3">__HAL_RCC_TIM17_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM17EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Clock__Enable__Disable.html#ga2cba7d47b6aee57d469f1d8972d442f1">__HAL_RCC_GPIOE_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Clock__Enable__Disable.html#gad8982750e98b22493ae0677b3021b01b">__HAL_RCC_GPIOE_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPEEN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Clock__Enable__Disable.html#ga84098c3c8735d401024a1fb762e9527f">__HAL_RCC_GPIOF_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Clock__Enable__Disable.html#gaf0816a01f8153700ff758c8783e84e9e">__HAL_RCC_GPIOG_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Clock__Enable__Disable.html#ga84c2248eab0a30bd8f4912233abbf34a">__HAL_RCC_GPIOF_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPFEN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Clock__Enable__Disable.html#ga9d4578e9566823639e049fe69cbaba69">__HAL_RCC_GPIOG_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPGEN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Peripheral__Clock__Enable__Disable__Status.html#gab8bba755c5ee38df4fb1e27d32cada06">__HAL_RCC_TIM15_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM15EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Peripheral__Clock__Enable__Disable__Status.html#gaa649af8007f817b25312fe2a82a2dc2d">__HAL_RCC_TIM15_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM15EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga52afd021e3f0970ce10549dbfb69abac">__HAL_RCC_TIM16_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM16EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga55adb9971771c35d36a549a1948b7b1e">__HAL_RCC_TIM16_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM16EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga9cb697e01267c3ee783f0fabf3eefda1">__HAL_RCC_TIM17_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM17EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Peripheral__Clock__Enable__Disable__Status.html#gaf55e3121b3ce93da44a1ac83f3cdac8a">__HAL_RCC_TIM17_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM17EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga2c0dd8ae5cf2026dab691c05f55fa384">__HAL_RCC_GPIOE_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPEEN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga04deb9fe7c5fad8f1644682c1114613f">__HAL_RCC_GPIOE_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPEEN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga5c997b15dc4bc3fd8e5b43193e4b1a2d">__HAL_RCC_GPIOF_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPFEN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga843a7fcc2441b978cadacbea548dff93">__HAL_RCC_GPIOF_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPFEN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga3770796716f63a656285dcfedf8c0651">__HAL_RCC_GPIOG_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPGEN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga56838183bdecd8b53c8b23bfcad5b28f">__HAL_RCC_GPIOG_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPGEN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#ga16ff4de009e6cf02e8bfff068866837a">__HAL_RCC_TIM4_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#ga869e4f5c1132e3dfce084099cf454c51">__HAL_RCC_SPI2_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI2RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#ga8902e16d49b4335d213b6a115c19127b">__HAL_RCC_USART3_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART3RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#gaed404dfdc9bc032cf718b7ed17f664f0">__HAL_RCC_I2C2_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C2RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#gaab43d37f4682740d15c4b1fadb908d51">__HAL_RCC_TIM4_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#gacb910fd0c3c5a27d020ef3df20fce4c7">__HAL_RCC_SPI2_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI2RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#ga25b71d0f7fb3b9455fb360fcb780c492">__HAL_RCC_USART3_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART3RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#ga2fa8cc909b285813af86c253ec110356">__HAL_RCC_I2C2_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C2RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#ga3446c3ea4d5e101b591fcb0222d0fb10">__HAL_RCC_TIM6_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#ga350e60b0e21e094ff1624e1da9855e65">__HAL_RCC_TIM7_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM7RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#gad8ea14ca039a7298fecf64b829dc6384">__HAL_RCC_DAC_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#ga0bc74333a544b2c4b8dc6eddd8fe5a8f">__HAL_RCC_CEC_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CECRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#ga7eba1763b83169bc7cec3e10bfbccf20">__HAL_RCC_TIM6_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#ga4451d9cbc82223d913fae1f6b8187996">__HAL_RCC_TIM7_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM7RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#ga1ac476b29c9395378bc16a7c4df08c7c">__HAL_RCC_DAC_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#ga6a8c5a752f83da738f47125c3d754fc9">__HAL_RCC_CEC_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CECRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#ga20ca12317dd14485d79902863aad063b">__HAL_RCC_TIM5_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM5RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#ga1c4fa1efafbaad1e9ac513412df04f21">__HAL_RCC_TIM12_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM12RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#gac3ec3222d8441040695cb64a7be91026">__HAL_RCC_TIM13_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM13RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#gaee5b3b45c9e419c7dc2815fea8ca131f">__HAL_RCC_TIM14_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM14RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#gafb0c679992eba330a2d47ac722a5c143">__HAL_RCC_SPI3_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#ga462f7bbb84307a5841556d43d7932d83">__HAL_RCC_UART4_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART4RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#ga326264be9dae134e1bdccdd0161b23d1">__HAL_RCC_UART5_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART5RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#gaf7e0cde5ea8f6425d87ebf2d91e8b360">__HAL_RCC_TIM5_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM5RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#gab26147981205dd120cfc129d3031459c">__HAL_RCC_TIM12_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM12RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#gad95dc322d87913d9bee93a1f41ff5403">__HAL_RCC_TIM13_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM13RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#ga241bf274a6fba46a49b50aedaf1e08d3">__HAL_RCC_TIM14_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM14RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#ga1fb7a5367cfed25545058af0eb4f55f1">__HAL_RCC_SPI3_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#gabbfb393dffbb0652bbd581302f4de609">__HAL_RCC_UART4_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART4RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB1__Force__Release__Reset.html#ga7009cc550412874444d1d519b0b56b07">__HAL_RCC_UART5_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART5RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Force__Release__Reset.html#gaff60b9ea69452692f5d15054cf45c0d5">__HAL_RCC_TIM15_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM15RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Force__Release__Reset.html#ga08cdf6a4295cfb02eae6a70aecf2e3ee">__HAL_RCC_TIM16_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM16RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Force__Release__Reset.html#ga829f154bfefa2317311c97650f1264aa">__HAL_RCC_TIM17_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM17RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Force__Release__Reset.html#ga2a3e73be86af6fa124bbd5447b732de4">__HAL_RCC_TIM15_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM15RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Force__Release__Reset.html#gaccce3b7168e4357d179cb5c978a7bfe6">__HAL_RCC_TIM16_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM16RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Force__Release__Reset.html#ga48ebe709fd10e1594c70752a05644a85">__HAL_RCC_TIM17_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM17RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Force__Release__Reset.html#ga00bf47b2dc642a42de9c96477db2a2c3">__HAL_RCC_GPIOE_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPERST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Force__Release__Reset.html#ga38fcc37f656d6f5e5698d9eb01d4c552">__HAL_RCC_GPIOE_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPERST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Force__Release__Reset.html#gaddfca42e493e7c163e9decf0462183df">__HAL_RCC_GPIOF_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPFRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Force__Release__Reset.html#gaf9d186d1ede1071931d87645bddb07d0">__HAL_RCC_GPIOG_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPGRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Force__Release__Reset.html#ga9f9a67f57c0ca219d0cf0c2e07114f27">__HAL_RCC_GPIOF_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPFRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__APB2__Force__Release__Reset.html#gae5e39d5fdc6dee36bba521d096ca320d">__HAL_RCC_GPIOG_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPGRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__HSE__Configuration.html#gafc6bfe4fd172ea49871172fa137b60e0">__HAL_RCC_HSE_PREDIV_CONFIG</a>(__HSE_PREDIV_VALUE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV1, (uint32_t)(__HSE_PREDIV_VALUE__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External High Speed oscillator (HSE) Predivision factor for PLL.  <a href="group/group__RCCEx__HSE__Configuration.html#gafc6bfe4fd172ea49871172fa137b60e0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__HSE__Configuration.html#ga33799456f6dcbcdb9e66374277083d4c">__HAL_RCC_HSE_GET_PREDIV</a>()&#160;&#160;&#160;READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV1)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get prediv1 factor for PLL.  <a href="group/group__RCCEx__HSE__Configuration.html#ga33799456f6dcbcdb9e66374277083d4c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Peripheral__Configuration.html#ga4c75b81d1b7d65cda934c9f1350ea97b">__HAL_RCC_ADC_CONFIG</a>(__ADCCLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_ADCPRE, (uint32_t)(__ADCCLKSOURCE__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the ADCx clock (x=1 to 3 depending on devices).  <a href="group/group__RCCEx__Peripheral__Configuration.html#ga4c75b81d1b7d65cda934c9f1350ea97b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Peripheral__Configuration.html#ga2ee9f1838a8450f949b548a06ed3bc58">__HAL_RCC_GET_ADC_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_ADCPRE)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the ADC clock (ADCxCLK, x=1 to 3 depending on devices).  <a href="group/group__RCCEx__Peripheral__Configuration.html#ga2ee9f1838a8450f949b548a06ed3bc58"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Exported__Functions__Group1.html#ga0c0f61a1e2f47cc81bc43d83ba3e0d95">HAL_RCCEx_PeriphCLKConfig</a> (<a class="el" href="structRCC__PeriphCLKInitTypeDef.html">RCC_PeriphCLKInitTypeDef</a> *PeriphClkInit)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the RCC extended peripherals clocks according to the specified parameters in the <a class="el" href="structRCC__PeriphCLKInitTypeDef.html" title="RCC extended clocks structure definition.">RCC_PeriphCLKInitTypeDef</a>.  <a href="group/group__RCCEx__Exported__Functions__Group1.html#ga0c0f61a1e2f47cc81bc43d83ba3e0d95"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Exported__Functions__Group1.html#ga754fc5136c63ad52b7c459aafc8a3927">HAL_RCCEx_GetPeriphCLKConfig</a> (<a class="el" href="structRCC__PeriphCLKInitTypeDef.html">RCC_PeriphCLKInitTypeDef</a> *PeriphClkInit)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the PeriphClkInit according to the internal RCC configuration registers.  <a href="group/group__RCCEx__Exported__Functions__Group1.html#ga754fc5136c63ad52b7c459aafc8a3927"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCCEx__Exported__Functions__Group1.html#ga14acaeb88163a6bb0839470b753ba1bd">HAL_RCCEx_GetPeriphCLKFreq</a> (uint32_t PeriphClk)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the peripheral clock frequency.  <a href="group/group__RCCEx__Exported__Functions__Group1.html#ga14acaeb88163a6bb0839470b753ba1bd"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Header file of RCC HAL Extension module. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>MCD Application Team </dd></dl>
<dl class="attention"><dt><b>Attention:</b></dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2016 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p>Definition in file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>
</div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:53:44 for STM32F100xE HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
