<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SysReg_xml-00bet19-->
  <register_group name="Timer">
    <gui_name language="en">Timer</gui_name>
    <description language="en">Timer</description>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-cntfrq_el0.html" name="CNTFRQ_EL0" size="4">
      <gui_name language="en">Counter-timer Frequency register</gui_name>
      <description language="en">This register is provided so that software can discover the frequency of the system counter. It must be programmed with this value as part of system initialization. The value of the register is not interpreted by hardware.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-cnthctl_el2.html" name="CNTHCTL_EL2" size="4">
      <gui_name language="en">Counter-timer Hypervisor Control register</gui_name>
      <description language="en">Controls the generation of an event stream from the physical counter, and access from Non-secure EL1 to the physical counter and the Non-secure EL1 physical timer.</description>
      <bitField name="EVNTI">
        <gui_name language="en">EVNTI</gui_name>
        <description language="en">Selects which bit (0 to 15) of the counter register CNTPCT_EL0 is the trigger for the event stream generated from that counter, when that stream is enabled.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField enumerationId="CNTHCTL_EL2_EVNTDIR" name="EVNTDIR">
        <gui_name language="en">EVNTDIR</gui_name>
        <description language="en">Controls which transition of the counter register CNTPCT_EL0 trigger bit, defined by EVNTI, generates an event when the event stream is enabled:</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="CNTHCTL_EL2_EVNTEN" name="EVNTEN">
        <gui_name language="en">EVNTEN</gui_name>
        <description language="en">Enables the generation of an event stream from the counter register CNTPCT_EL0:</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="CNTHCTL_EL2_EL1PCEN" name="EL1PCEN">
        <gui_name language="en">EL1PCEN</gui_name>
        <description language="en">Traps Non-secure EL0 and EL1 accesses to the physical timer registers to EL2.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="CNTHCTL_EL2_EL1PCTEN" name="EL1PCTEN">
        <gui_name language="en">EL1PCTEN</gui_name>
        <description language="en">Traps Non-secure EL0 and EL1 accesses to the physical counter register to EL2.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-cnthp_ctl_el2.html" name="CNTHP_CTL_EL2" size="4">
      <gui_name language="en">Counter-timer Hypervisor Physical Timer Control register</gui_name>
      <description language="en">Control register for the EL2 physical timer.</description>
      <bitField enumerationId="CNTHP_CTL_EL2_ISTATUS" name="ISTATUS">
        <gui_name language="en">ISTATUS</gui_name>
        <description language="en">The status of the timer.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="CNTHP_CTL_EL2_IMASK" name="IMASK">
        <gui_name language="en">IMASK</gui_name>
        <description language="en">Timer interrupt mask bit.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="CNTHP_CTL_EL2_ENABLE" name="ENABLE">
        <gui_name language="en">ENABLE</gui_name>
        <description language="en">Enables the timer.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-cnthp_cval_el2.html" name="CNTHP_CVAL_EL2" size="8">
      <gui_name language="en">Counter-timer Hypervisor Physical Timer CompareValue register</gui_name>
      <description language="en">Holds the compare value for the EL2 physical timer.</description>
      <bitField name="CompareValue">
        <gui_name language="en">CompareValue</gui_name>
        <description language="en">Holds the EL2 physical timer CompareValue.</description>
        <definition>[63:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-cnthp_tval_el2.html" name="CNTHP_TVAL_EL2" size="4">
      <gui_name language="en">Counter-timer Hypervisor Physical Timer TimerValue register</gui_name>
      <description language="en">Holds the timer value for the EL2 physical timer.</description>
      <bitField name="TimerValue">
        <gui_name language="en">TimerValue</gui_name>
        <description language="en">The TimerValue view of the EL2 physical timer.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-cntkctl_el1.html" name="CNTKCTL_EL1" size="4">
      <gui_name language="en">Counter-timer Kernel Control register</gui_name>
      <description language="en">Controls the generation of an event stream from the virtual counter, and access from EL0 to the physical counter, virtual counter, EL1 physical timers, and the virtual timer.</description>
      <bitField enumerationId="CNTKCTL_EL1_EL0PTEN" name="EL0PTEN">
        <gui_name language="en">EL0PTEN</gui_name>
        <description language="en">Traps EL0 accesses to the physical timer registers to EL1.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="CNTKCTL_EL1_EL0VTEN" name="EL0VTEN">
        <gui_name language="en">EL0VTEN</gui_name>
        <description language="en">Traps EL0 accesses to the virtual timer registers to EL1.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField name="EVNTI">
        <gui_name language="en">EVNTI</gui_name>
        <description language="en">Selects which bit (0 to 15) of the counter register CNTVCT_EL0 is the trigger for the event stream generated from that counter, when that stream is enabled.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField enumerationId="CNTKCTL_EL1_EVNTDIR" name="EVNTDIR">
        <gui_name language="en">EVNTDIR</gui_name>
        <description language="en">Controls which transition of the counter register CNTVCT_EL0 trigger bit, defined by EVNTI, generates an event when the event stream is enabled:</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="CNTKCTL_EL1_EVNTEN" name="EVNTEN">
        <gui_name language="en">EVNTEN</gui_name>
        <description language="en">Enables the generation of an event stream from the counter register CNTVCT_EL0:</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="CNTKCTL_EL1_EL0VCTEN" name="EL0VCTEN">
        <gui_name language="en">EL0VCTEN</gui_name>
        <description language="en">Traps EL0 accesses to the frequency register and virtual counter register to EL1.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="CNTKCTL_EL1_EL0PCTEN" name="EL0PCTEN">
        <gui_name language="en">EL0PCTEN</gui_name>
        <description language="en">Traps EL0 accesses to the frequency register and physical counter register to EL1.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-cntpct_el0.html" name="CNTPCT_EL0" size="8">
      <gui_name language="en">Counter-timer Physical Count register</gui_name>
      <description language="en">Holds the 64-bit physical count value.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-cntps_ctl_el1.html" name="CNTPS_CTL_EL1" size="4">
      <gui_name language="en">Counter-timer Physical Secure Timer Control register</gui_name>
      <description language="en">Control register for the secure physical timer, usually accessible at EL3 but configurably accessible at EL1 in Secure state.</description>
      <bitField enumerationId="CNTPS_CTL_EL1_ISTATUS" name="ISTATUS">
        <gui_name language="en">ISTATUS</gui_name>
        <description language="en">The status of the timer.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="CNTPS_CTL_EL1_IMASK" name="IMASK">
        <gui_name language="en">IMASK</gui_name>
        <description language="en">Timer interrupt mask bit.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="CNTPS_CTL_EL1_ENABLE" name="ENABLE">
        <gui_name language="en">ENABLE</gui_name>
        <description language="en">Enables the timer.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-cntps_cval_el1.html" name="CNTPS_CVAL_EL1" size="8">
      <gui_name language="en">Counter-timer Physical Secure Timer CompareValue register</gui_name>
      <description language="en">Holds the compare value for the secure physical timer, usually accessible at EL3 but configurably accessible at EL1 in Secure state.</description>
      <bitField name="CompareValue">
        <gui_name language="en">CompareValue</gui_name>
        <description language="en">Holds the secure physical timer CompareValue.</description>
        <definition>[63:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-cntps_tval_el1.html" name="CNTPS_TVAL_EL1" size="4">
      <gui_name language="en">Counter-timer Physical Secure Timer TimerValue register</gui_name>
      <description language="en">Holds the timer value for the secure physical timer, usually accessible at EL3 but configurably accessible at EL1 in Secure state.</description>
      <bitField name="TimerValue">
        <gui_name language="en">TimerValue</gui_name>
        <description language="en">The TimerValue view of the secure physical timer.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-cntp_ctl_el0.html" name="CNTP_CTL_EL0" size="4">
      <gui_name language="en">Counter-timer Physical Timer Control register</gui_name>
      <description language="en">Control register for the EL1 physical timer.</description>
      <bitField enumerationId="CNTP_CTL_EL0_ISTATUS" name="ISTATUS">
        <gui_name language="en">ISTATUS</gui_name>
        <description language="en">The status of the timer.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="CNTP_CTL_EL0_IMASK" name="IMASK">
        <gui_name language="en">IMASK</gui_name>
        <description language="en">Timer interrupt mask bit.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="CNTP_CTL_EL0_ENABLE" name="ENABLE">
        <gui_name language="en">ENABLE</gui_name>
        <description language="en">Enables the timer.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-cntp_cval_el0.html" name="CNTP_CVAL_EL0" size="8">
      <gui_name language="en">Counter-timer Physical Timer CompareValue register</gui_name>
      <description language="en">Holds the compare value for the EL1 physical timer.</description>
      <bitField name="CompareValue">
        <gui_name language="en">CompareValue</gui_name>
        <description language="en">Holds the EL1 physical timer CompareValue.</description>
        <definition>[63:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-cntp_tval_el0.html" name="CNTP_TVAL_EL0" size="4">
      <gui_name language="en">Counter-timer Physical Timer TimerValue register</gui_name>
      <description language="en">Holds the timer value for the EL1 physical timer.</description>
      <bitField name="TimerValue">
        <gui_name language="en">TimerValue</gui_name>
        <description language="en">The TimerValue view of the EL1 physical timer.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-cntvct_el0.html" name="CNTVCT_EL0" size="8">
      <gui_name language="en">Counter-timer Virtual Count register</gui_name>
      <description language="en">Holds the 64-bit virtual count value. The virtual count value is equal to the physical count value visible in CNTPCT_EL0 minus the virtual offset visible in CNTVOFF_EL2.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-cntvoff_el2.html" name="CNTVOFF_EL2" size="8">
      <gui_name language="en">Counter-timer Virtual Offset register</gui_name>
      <description language="en">Holds the 64-bit virtual offset. This is the offset between the physical count value visible in CNTPCT_EL0 and the virtual count value visible in CNTVCT_EL0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-cntv_ctl_el0.html" name="CNTV_CTL_EL0" size="4">
      <gui_name language="en">Counter-timer Virtual Timer Control register</gui_name>
      <description language="en">Control register for the virtual timer.</description>
      <bitField enumerationId="CNTV_CTL_EL0_ISTATUS" name="ISTATUS">
        <gui_name language="en">ISTATUS</gui_name>
        <description language="en">The status of the timer.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="CNTV_CTL_EL0_IMASK" name="IMASK">
        <gui_name language="en">IMASK</gui_name>
        <description language="en">Timer interrupt mask bit.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="CNTV_CTL_EL0_ENABLE" name="ENABLE">
        <gui_name language="en">ENABLE</gui_name>
        <description language="en">Enables the timer.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-cntv_cval_el0.html" name="CNTV_CVAL_EL0" size="8">
      <gui_name language="en">Counter-timer Virtual Timer CompareValue register</gui_name>
      <description language="en">Holds the compare value for the virtual timer.</description>
      <bitField name="CompareValue">
        <gui_name language="en">CompareValue</gui_name>
        <description language="en">Holds the EL1 virtual timer CompareValue.</description>
        <definition>[63:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-cntv_tval_el0.html" name="CNTV_TVAL_EL0" size="4">
      <gui_name language="en">Counter-timer Virtual Timer TimerValue register</gui_name>
      <description language="en">Holds the timer value for the EL1 virtual timer.</description>
      <bitField name="TimerValue">
        <gui_name language="en">TimerValue</gui_name>
        <description language="en">The TimerValue view of the EL1 virtual timer.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
  </register_group>
  <tcf:enumeration name="CNTHCTL_EL2_EVNTDIR">
    <tcf:enumItem description="A 0 to 1 transition of the trigger bit triggers an event." name="A_0_to_1_transition_of_the_trigger_bit_triggers_an_event" number="0"/>
    <tcf:enumItem description="A 1 to 0 transition of the trigger bit triggers an event." name="A_1_to_0_transition_of_the_trigger_bit_triggers_an_event" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTHCTL_EL2_EVNTEN">
    <tcf:enumItem description="Disables the event stream." name="Disables_the_event_stream" number="0"/>
    <tcf:enumItem description="Enables the event stream." name="Enables_the_event_stream" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTHCTL_EL2_EL1PCEN">
    <tcf:enumItem description="From AArch64 state: Non-secure EL0 and EL1 accesses to the CNTP_CTL_EL0, CNTP_CVAL_EL0, and CNTP_TVAL_EL0 are trapped to EL2, unless it is trapped by CNTKCTL_EL1.EL0PTEN..." name="From_AArch64_state_Non_secure_EL0_and_EL1_accesses_to_the_CNTP_CTL_EL0_CNTP_CVAL_EL0_and_CNTP_TVAL_EL0_are_trapped_to_EL2_unless_it_is_trapped_by_CNTKCTL_EL1" number="0"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTHCTL_EL2_EL1PCTEN">
    <tcf:enumItem description="From AArch64 state: Non-secure EL0 and EL1 accesses to the CNTPCT_EL0 are trapped to EL2..." name="From_AArch64_state_Non_secure_EL0_and_EL1_accesses_to_the_CNTPCT_EL0_are_trapped_to_EL2" number="0"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTHP_CTL_EL2_ISTATUS">
    <tcf:enumItem description="Timer condition is not met." name="Timer_condition_is_not_met" number="0"/>
    <tcf:enumItem description="Timer condition is met." name="Timer_condition_is_met" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTHP_CTL_EL2_IMASK">
    <tcf:enumItem description="Timer interrupt is not masked by the IMASK bit." name="Timer_interrupt_is_not_masked_by_the_IMASK_bit" number="0"/>
    <tcf:enumItem description="Timer interrupt is masked by the IMASK bit." name="Timer_interrupt_is_masked_by_the_IMASK_bit" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTHP_CTL_EL2_ENABLE">
    <tcf:enumItem description="Timer disabled." name="Timer_disabled" number="0"/>
    <tcf:enumItem description="Timer enabled." name="Timer_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTKCTL_EL1_EL0PTEN">
    <tcf:enumItem description="EL0 using AArch64: EL0 accesses to the CNTP_CTL_EL0, CNTP_CVAL_EL0, and CNTP_TVAL_EL0 registers are trapped to EL1..." name="EL0_using_AArch64_EL0_accesses_to_the_CNTP_CTL_EL0_CNTP_CVAL_EL0_and_CNTP_TVAL_EL0_registers_are_trapped_to_EL1" number="0"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTKCTL_EL1_EL0VTEN">
    <tcf:enumItem description="EL0 using AArch64: EL0 accesses to the CNTV_CTL_EL0, CNTV_CVAL_EL0, and CNTV_TVAL_EL0 registers are trapped to EL1..." name="EL0_using_AArch64_EL0_accesses_to_the_CNTV_CTL_EL0_CNTV_CVAL_EL0_and_CNTV_TVAL_EL0_registers_are_trapped_to_EL1" number="0"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTKCTL_EL1_EVNTDIR">
    <tcf:enumItem description="A 0 to 1 transition of the trigger bit triggers an event." name="A_0_to_1_transition_of_the_trigger_bit_triggers_an_event" number="0"/>
    <tcf:enumItem description="A 1 to 0 transition of the trigger bit triggers an event." name="A_1_to_0_transition_of_the_trigger_bit_triggers_an_event" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTKCTL_EL1_EVNTEN">
    <tcf:enumItem description="Disables the event stream." name="Disables_the_event_stream" number="0"/>
    <tcf:enumItem description="Enables the event stream." name="Enables_the_event_stream" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTKCTL_EL1_EL0VCTEN">
    <tcf:enumItem description="EL0 using AArch64: EL0 accesses to the CNTVCT_EL0 are trapped to EL1..." name="EL0_using_AArch64_EL0_accesses_to_the_CNTVCT_EL0_are_trapped_to_EL1" number="0"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTKCTL_EL1_EL0PCTEN">
    <tcf:enumItem description="EL0 using AArch64: EL0 accesses to the CNTPCT_EL0 are trapped to EL1..." name="EL0_using_AArch64_EL0_accesses_to_the_CNTPCT_EL0_are_trapped_to_EL1" number="0"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTPS_CTL_EL1_ISTATUS">
    <tcf:enumItem description="Timer condition is not met." name="Timer_condition_is_not_met" number="0"/>
    <tcf:enumItem description="Timer condition is met." name="Timer_condition_is_met" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTPS_CTL_EL1_IMASK">
    <tcf:enumItem description="Timer interrupt is not masked by the IMASK bit." name="Timer_interrupt_is_not_masked_by_the_IMASK_bit" number="0"/>
    <tcf:enumItem description="Timer interrupt is masked by the IMASK bit." name="Timer_interrupt_is_masked_by_the_IMASK_bit" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTPS_CTL_EL1_ENABLE">
    <tcf:enumItem description="Timer disabled." name="Timer_disabled" number="0"/>
    <tcf:enumItem description="Timer enabled." name="Timer_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTP_CTL_EL0_ISTATUS">
    <tcf:enumItem description="Timer condition is not met." name="Timer_condition_is_not_met" number="0"/>
    <tcf:enumItem description="Timer condition is met." name="Timer_condition_is_met" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTP_CTL_EL0_IMASK">
    <tcf:enumItem description="Timer interrupt is not masked by the IMASK bit." name="Timer_interrupt_is_not_masked_by_the_IMASK_bit" number="0"/>
    <tcf:enumItem description="Timer interrupt is masked by the IMASK bit." name="Timer_interrupt_is_masked_by_the_IMASK_bit" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTP_CTL_EL0_ENABLE">
    <tcf:enumItem description="Timer disabled." name="Timer_disabled" number="0"/>
    <tcf:enumItem description="Timer enabled." name="Timer_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTV_CTL_EL0_ISTATUS">
    <tcf:enumItem description="Timer condition is not met." name="Timer_condition_is_not_met" number="0"/>
    <tcf:enumItem description="Timer condition is met." name="Timer_condition_is_met" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTV_CTL_EL0_IMASK">
    <tcf:enumItem description="Timer interrupt is not masked by the IMASK bit." name="Timer_interrupt_is_not_masked_by_the_IMASK_bit" number="0"/>
    <tcf:enumItem description="Timer interrupt is masked by the IMASK bit." name="Timer_interrupt_is_masked_by_the_IMASK_bit" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTV_CTL_EL0_ENABLE">
    <tcf:enumItem description="Timer disabled." name="Timer_disabled" number="0"/>
    <tcf:enumItem description="Timer enabled." name="Timer_enabled" number="1"/>
  </tcf:enumeration>
</register_list>
