Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Jul 23 15:02:39 2024
| Host         : gonzo-VirtualBox running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file xilinx_core_v_mini_mcu_wrapper_timing_summary_routed.rpt -pb xilinx_core_v_mini_mcu_wrapper_timing_summary_routed.pb -rpx xilinx_core_v_mini_mcu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : xilinx_core_v_mini_mcu_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-14  Critical Warning  LUT on the clock tree                                             5           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       244         
DPIR-1     Warning           Asynchronous driver check                                         32          
HPDR-1     Warning           Port pin direction inconsistency                                  2           
LUTAR-1    Warning           LUT drives async reset alert                                      5           
PDRC-190   Warning           Suboptimally placed synchronized register chain                   1           
SYNTH-10   Warning           Wide multiplier                                                   3           
TIMING-20  Warning           Non-clocked latch                                                 1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
ULMTCS-1   Warning           Control Sets use limits recommend reduction                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (249)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (531)
5. checking no_input_delay (45)
6. checking no_output_delay (48)
7. checking multiple_clock (28213)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (249)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q (HIGH)

 There are 241 register/latch pins with no clock driven by root clock pin: x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/TCK (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff1_q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_reg_top_i/u_control_rx_start_channel/q_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (531)
--------------------------------------------------
 There are 531 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (45)
-------------------------------
 There are 45 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (28213)
----------------------------------
 There are 28213 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.247        0.000                      0                72678        0.018        0.000                      0                72678        1.000        0.000                       0                 28222  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                       ------------         ----------      --------------
clk_i                                       {0.000 4.000}        8.000           125.000         
  clk_out1_xilinx_clk_wizard_clk_wiz_0_0    {0.000 33.333}       66.667          15.000          
  clkfbout_xilinx_clk_wizard_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                                 {0.000 5.000}        8.000           125.000         
  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {0.000 33.333}       66.667          15.000          
  clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_out1_xilinx_clk_wizard_clk_wiz_0_0          2.247        0.000                      0                62977        0.178        0.000                      0                62977       32.833        0.000                       0                 28218  
  clkfbout_xilinx_clk_wizard_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                   1.000        0.000                       0                     1  
  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1        2.260        0.000                      0                62977        0.178        0.000                      0                62977       32.833        0.000                       0                 28218  
  clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                To Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                --------                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  clk_out1_xilinx_clk_wizard_clk_wiz_0_0          2.247        0.000                      0                62977        0.018        0.000                      0                62977  
clk_out1_xilinx_clk_wizard_clk_wiz_0_0    clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1        2.247        0.000                      0                62977        0.018        0.000                      0                62977  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                From Clock                                To Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                ----------                                --------                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                         clk_out1_xilinx_clk_wizard_clk_wiz_0_0    clk_out1_xilinx_clk_wizard_clk_wiz_0_0         14.534        0.000                      0                 9701        0.510        0.000                      0                 9701  
**async_default**                         clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  clk_out1_xilinx_clk_wizard_clk_wiz_0_0         14.534        0.000                      0                 9701        0.351        0.000                      0                 9701  
**async_default**                         clk_out1_xilinx_clk_wizard_clk_wiz_0_0    clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1       14.534        0.000                      0                 9701        0.351        0.000                      0                 9701  
**async_default**                         clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1       14.547        0.000                      0                 9701        0.510        0.000                      0                 9701  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                From Clock                                To Clock                                
----------                                ----------                                --------                                
(none)                                                                                                                        
(none)                                    clk_out1_xilinx_clk_wizard_clk_wiz_0_0                                              
(none)                                    clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1                                            
(none)                                    clkfbout_xilinx_clk_wizard_clk_wiz_0_0                                              
(none)                                    clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1                                            
(none)                                                                              clk_out1_xilinx_clk_wizard_clk_wiz_0_0    
(none)                                                                              clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        63.438ns  (logic 10.224ns (16.116%)  route 53.214ns (83.884%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.655    65.521    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[5]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X51Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[5]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.521    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        63.438ns  (logic 10.224ns (16.116%)  route 53.214ns (83.884%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.655    65.521    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[8]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X51Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[8]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.521    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        63.438ns  (logic 10.224ns (16.116%)  route 53.214ns (83.884%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.655    65.521    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[9]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X51Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[9]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.521    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        63.437ns  (logic 10.224ns (16.117%)  route 53.213ns (83.883%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.654    65.520    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[10]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X53Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[10]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.520    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        63.437ns  (logic 10.224ns (16.117%)  route 53.213ns (83.883%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.654    65.520    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[11]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X53Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[11]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.520    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        63.437ns  (logic 10.224ns (16.117%)  route 53.213ns (83.883%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.654    65.520    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[6]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X53Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[6]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.520    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        63.401ns  (logic 10.224ns (16.126%)  route 53.177ns (83.874%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.618    65.483    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[12]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X51Y26         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[12]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.483    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        63.401ns  (logic 10.224ns (16.126%)  route 53.177ns (83.874%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.618    65.483    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[13]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X51Y26         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[13]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.483    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        63.401ns  (logic 10.224ns (16.126%)  route 53.177ns (83.874%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.618    65.483    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[15]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X51Y26         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[15]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.483    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        63.401ns  (logic 10.224ns (16.126%)  route 53.177ns (83.874%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.618    65.483    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[23]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X51Y26         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[23]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.483    
  -------------------------------------------------------------------
                         slack                                  2.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_13/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.427%)  route 0.106ns (33.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.611    -0.621    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_13/clk_out1_0
    SLICE_X94Y38         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_13/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_13/q_reg[0]/Q
                         net (fo=2, routed)           0.106    -0.351    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/s_reg2hw[intrpt_lvl_high_en][13][q]
    SLICE_X96Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.306 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q_reg[0]_1
    SLICE_X96Y39         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.881    -0.859    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/clk_out1_0
    SLICE_X96Y39         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q_reg[0]/C
                         clock pessimism              0.254    -0.605    
    SLICE_X96Y39         FDCE (Hold_fdce_C_D)         0.121    -0.484    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/sreg_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.636    -0.596    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/clk_out1_0
    SLICE_X111Y32        FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/sreg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/sreg_q_reg[0]/Q
                         net (fo=1, routed)           0.130    -0.324    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/sreg_q_reg_n_0_[0]
    SLICE_X112Y33        LUT5 (Prop_lut5_I0_O)        0.045    -0.279 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_i_1/O
                         net (fo=1, routed)           0.000    -0.279    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_i_1_n_0
    SLICE_X112Y33        FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.906    -0.834    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/clk_out1_0
    SLICE_X112Y33        FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_reg/C
                         clock pessimism              0.253    -0.581    
    SLICE_X112Y33        FDPE (Hold_fdpe_C_D)         0.120    -0.461    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.220%)  route 0.104ns (35.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.583    -0.649    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/clk_out1_0
    SLICE_X69Y34         FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.508 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q_reg[13]/Q
                         net (fo=2, routed)           0.104    -0.404    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/Q[13]
    SLICE_X71Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.359 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.359    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/D[13]
    SLICE_X71Y35         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.849    -0.891    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/clk_out1_0
    SLICE_X71Y35         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[13]/C
                         clock pessimism              0.257    -0.634    
    SLICE_X71Y35         FDCE (Hold_fdce_C_D)         0.092    -0.542    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/r_shadow_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/gen_word[0].data_q_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.569%)  route 0.122ns (46.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.583ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.030    -1.201    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.175 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           0.781    -0.394    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.349 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.212    -0.137    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.111 r  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         0.572     0.461    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/i2s_sck_out_x
    SLICE_X64Y70         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/r_shadow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.141     0.602 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/r_shadow_reg[1]/Q
                         net (fo=4, routed)           0.122     0.724    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/gen_word[3].data_q_reg[3][31]_0[1]
    SLICE_X66Y69         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/gen_word[0].data_q_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.033    -1.707    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.678 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           1.100    -0.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.522 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.236    -0.286    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.257 r  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         0.840     0.583    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/i2s_sck_out_x
    SLICE_X66Y69         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/gen_word[0].data_q_reg[0][1]/C
                         clock pessimism             -0.107     0.476    
    SLICE_X66Y69         FDRE (Hold_fdre_C_D)         0.063     0.539    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/gen_word[0].data_q_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/din_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.155%)  route 0.151ns (44.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.577    -0.655    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X68Y22         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/din_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/din_data_reg[6]/Q
                         net (fo=1, routed)           0.151    -0.362    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer_reg[7]_0[6]
    SLICE_X66Y22         LUT3 (Prop_lut3_I0_O)        0.045    -0.317 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer[6]_i_1_n_0
    SLICE_X66Y22         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.840    -0.900    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/clk_out1_0
    SLICE_X66Y22         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer_reg[6]/C
                         clock pessimism              0.275    -0.625    
    SLICE_X66Y22         FDRE (Hold_fdre_C_D)         0.120    -0.505    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_clear/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.316%)  route 0.108ns (36.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.583    -0.649    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_clear/clk_out1_0
    SLICE_X71Y34         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_clear/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.508 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_clear/q_reg[10]/Q
                         net (fo=4, routed)           0.108    -0.400    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q_reg[13]_0[10]
    SLICE_X70Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.355 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/D[10]
    SLICE_X70Y34         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.848    -0.892    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/clk_out1_0
    SLICE_X70Y34         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[10]/C
                         clock pessimism              0.256    -0.636    
    SLICE_X70Y34         FDCE (Hold_fdce_C_D)         0.091    -0.545    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.626    -0.606    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/clk_out1_0
    SLICE_X5Y1           FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[11]/Q
                         net (fo=17, routed)          0.139    -0.326    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/Q[11]
    SLICE_X4Y1           LUT6 (Prop_lut6_I3_O)        0.045    -0.281 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_next[11]
    SLICE_X4Y1           FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.895    -0.845    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/clk_out1_0
    SLICE_X4Y1           FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[11]/C
                         clock pessimism              0.252    -0.593    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.121    -0.472    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[11]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_enable0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/gen_flop_intr_output.intr_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.499ns
    Source Clock Delay      (SCD):    0.395ns
    Clock Pessimism Removal (CPR):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.713    -0.518    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.473 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.267    -0.206    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.180 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.575     0.395    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_enable0/clk_cg
    SLICE_X81Y71         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_enable0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDCE (Prop_fdce_C_Q)         0.141     0.536 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_enable0/q_reg[0]/Q
                         net (fo=3, routed)           0.109     0.645    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_state0/reg2hw[intr_enable0][0][q]
    SLICE_X80Y71         LUT2 (Prop_lut2_I1_O)        0.045     0.690 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_state0/gen_flop_intr_output.intr_o[0]_i_1__25/O
                         net (fo=1, routed)           0.000     0.690    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/intr_o0
    SLICE_X80Y71         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/gen_flop_intr_output.intr_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.012    -0.728    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.672 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.300    -0.372    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.343 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.842     0.499    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/clk_cg
    SLICE_X80Y71         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism             -0.091     0.408    
    SLICE_X80Y71         FDCE (Hold_fdce_C_D)         0.091     0.499    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_en_gpio_en_23/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/serial_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.844%)  route 0.141ns (43.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.612    -0.620    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_en_gpio_en_23/clk_out1_0
    SLICE_X95Y42         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_en_gpio_en_23/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_en_gpio_en_23/q_reg[0]/Q
                         net (fo=2, routed)           0.141    -0.337    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_mode_1_mode_23/s_reg2hw[gpio_en][23][q]
    SLICE_X96Y42         LUT5 (Prop_lut5_I1_O)        0.045    -0.292 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_mode_1_mode_23/serial_q_i_1__14/O
                         net (fo=1, routed)           0.000    -0.292    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/serial_q_reg_1
    SLICE_X96Y42         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/serial_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.882    -0.858    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/clk_out1_0
    SLICE_X96Y42         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/serial_q_reg/C
                         clock pessimism              0.254    -0.604    
    SLICE_X96Y42         FDCE (Hold_fdce_C_D)         0.120    -0.484    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/serial_q_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.bank_sel_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.367%)  route 0.112ns (37.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.581    -0.651    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/clk_out1_0
    SLICE_X75Y18         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.bank_sel_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.bank_sel_q_reg[0]/Q
                         net (fo=37, routed)          0.112    -0.397    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/mem_q_reg[3][3]
    SLICE_X74Y18         LUT6 (Prop_lut6_I4_O)        0.045    -0.352 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.352    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_1
    SLICE_X74Y18         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.846    -0.894    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/clk_out1_0
    SLICE_X74Y18         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg/C
                         clock pessimism              0.256    -0.638    
    SLICE_X74Y18         FDCE (Hold_fdce_C_D)         0.092    -0.546    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xilinx_clk_wizard_clk_wiz_0_0
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.667
Sources:            { xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y4      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y4      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y3      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y3      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y2      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y2      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y1      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y1      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X4Y1      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X4Y1      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       66.667      146.693    MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y101   clk_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y101   clk_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y101   clk_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y101   clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xilinx_clk_wizard_clk_wiz_0_0
  To Clock:  clkfbout_xilinx_clk_wizard_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xilinx_clk_wizard_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         3.000       1.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         3.000       1.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        63.438ns  (logic 10.224ns (16.116%)  route 53.214ns (83.884%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.655    65.521    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[5]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.147    67.985    
    SLICE_X51Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.780    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[5]
  -------------------------------------------------------------------
                         required time                         67.780    
                         arrival time                         -65.521    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        63.438ns  (logic 10.224ns (16.116%)  route 53.214ns (83.884%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.655    65.521    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[8]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.147    67.985    
    SLICE_X51Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.780    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[8]
  -------------------------------------------------------------------
                         required time                         67.780    
                         arrival time                         -65.521    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        63.438ns  (logic 10.224ns (16.116%)  route 53.214ns (83.884%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.655    65.521    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[9]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.147    67.985    
    SLICE_X51Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.780    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[9]
  -------------------------------------------------------------------
                         required time                         67.780    
                         arrival time                         -65.521    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        63.437ns  (logic 10.224ns (16.117%)  route 53.213ns (83.883%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.654    65.520    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[10]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.147    67.985    
    SLICE_X53Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.780    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[10]
  -------------------------------------------------------------------
                         required time                         67.780    
                         arrival time                         -65.520    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        63.437ns  (logic 10.224ns (16.117%)  route 53.213ns (83.883%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.654    65.520    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[11]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.147    67.985    
    SLICE_X53Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.780    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[11]
  -------------------------------------------------------------------
                         required time                         67.780    
                         arrival time                         -65.520    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        63.437ns  (logic 10.224ns (16.117%)  route 53.213ns (83.883%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.654    65.520    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[6]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.147    67.985    
    SLICE_X53Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.780    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[6]
  -------------------------------------------------------------------
                         required time                         67.780    
                         arrival time                         -65.520    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.297ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        63.401ns  (logic 10.224ns (16.126%)  route 53.177ns (83.874%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.618    65.483    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[12]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.147    67.985    
    SLICE_X51Y26         FDCE (Setup_fdce_C_CE)      -0.205    67.780    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[12]
  -------------------------------------------------------------------
                         required time                         67.780    
                         arrival time                         -65.483    
  -------------------------------------------------------------------
                         slack                                  2.297    

Slack (MET) :             2.297ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        63.401ns  (logic 10.224ns (16.126%)  route 53.177ns (83.874%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.618    65.483    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[13]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.147    67.985    
    SLICE_X51Y26         FDCE (Setup_fdce_C_CE)      -0.205    67.780    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[13]
  -------------------------------------------------------------------
                         required time                         67.780    
                         arrival time                         -65.483    
  -------------------------------------------------------------------
                         slack                                  2.297    

Slack (MET) :             2.297ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        63.401ns  (logic 10.224ns (16.126%)  route 53.177ns (83.874%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.618    65.483    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[15]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.147    67.985    
    SLICE_X51Y26         FDCE (Setup_fdce_C_CE)      -0.205    67.780    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[15]
  -------------------------------------------------------------------
                         required time                         67.780    
                         arrival time                         -65.483    
  -------------------------------------------------------------------
                         slack                                  2.297    

Slack (MET) :             2.297ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        63.401ns  (logic 10.224ns (16.126%)  route 53.177ns (83.874%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.618    65.483    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[23]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.147    67.985    
    SLICE_X51Y26         FDCE (Setup_fdce_C_CE)      -0.205    67.780    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[23]
  -------------------------------------------------------------------
                         required time                         67.780    
                         arrival time                         -65.483    
  -------------------------------------------------------------------
                         slack                                  2.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_13/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.427%)  route 0.106ns (33.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.611    -0.621    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_13/clk_out1_0
    SLICE_X94Y38         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_13/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_13/q_reg[0]/Q
                         net (fo=2, routed)           0.106    -0.351    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/s_reg2hw[intrpt_lvl_high_en][13][q]
    SLICE_X96Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.306 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q_reg[0]_1
    SLICE_X96Y39         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.881    -0.859    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/clk_out1_0
    SLICE_X96Y39         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q_reg[0]/C
                         clock pessimism              0.254    -0.605    
    SLICE_X96Y39         FDCE (Hold_fdce_C_D)         0.121    -0.484    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/sreg_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.636    -0.596    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/clk_out1_0
    SLICE_X111Y32        FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/sreg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/sreg_q_reg[0]/Q
                         net (fo=1, routed)           0.130    -0.324    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/sreg_q_reg_n_0_[0]
    SLICE_X112Y33        LUT5 (Prop_lut5_I0_O)        0.045    -0.279 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_i_1/O
                         net (fo=1, routed)           0.000    -0.279    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_i_1_n_0
    SLICE_X112Y33        FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.906    -0.834    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/clk_out1_0
    SLICE_X112Y33        FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_reg/C
                         clock pessimism              0.253    -0.581    
    SLICE_X112Y33        FDPE (Hold_fdpe_C_D)         0.120    -0.461    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.220%)  route 0.104ns (35.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.583    -0.649    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/clk_out1_0
    SLICE_X69Y34         FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.508 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q_reg[13]/Q
                         net (fo=2, routed)           0.104    -0.404    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/Q[13]
    SLICE_X71Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.359 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.359    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/D[13]
    SLICE_X71Y35         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.849    -0.891    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/clk_out1_0
    SLICE_X71Y35         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[13]/C
                         clock pessimism              0.257    -0.634    
    SLICE_X71Y35         FDCE (Hold_fdce_C_D)         0.092    -0.542    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/r_shadow_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/gen_word[0].data_q_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.569%)  route 0.122ns (46.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.583ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.030    -1.201    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.175 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           0.781    -0.394    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.349 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.212    -0.137    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.111 r  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         0.572     0.461    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/i2s_sck_out_x
    SLICE_X64Y70         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/r_shadow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.141     0.602 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/r_shadow_reg[1]/Q
                         net (fo=4, routed)           0.122     0.724    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/gen_word[3].data_q_reg[3][31]_0[1]
    SLICE_X66Y69         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/gen_word[0].data_q_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.033    -1.707    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.678 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           1.100    -0.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.522 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.236    -0.286    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.257 r  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         0.840     0.583    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/i2s_sck_out_x
    SLICE_X66Y69         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/gen_word[0].data_q_reg[0][1]/C
                         clock pessimism             -0.107     0.476    
    SLICE_X66Y69         FDRE (Hold_fdre_C_D)         0.063     0.539    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/gen_word[0].data_q_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/din_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.155%)  route 0.151ns (44.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.577    -0.655    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X68Y22         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/din_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/din_data_reg[6]/Q
                         net (fo=1, routed)           0.151    -0.362    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer_reg[7]_0[6]
    SLICE_X66Y22         LUT3 (Prop_lut3_I0_O)        0.045    -0.317 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer[6]_i_1_n_0
    SLICE_X66Y22         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.840    -0.900    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/clk_out1_0
    SLICE_X66Y22         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer_reg[6]/C
                         clock pessimism              0.275    -0.625    
    SLICE_X66Y22         FDRE (Hold_fdre_C_D)         0.120    -0.505    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_clear/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.316%)  route 0.108ns (36.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.583    -0.649    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_clear/clk_out1_0
    SLICE_X71Y34         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_clear/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.508 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_clear/q_reg[10]/Q
                         net (fo=4, routed)           0.108    -0.400    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q_reg[13]_0[10]
    SLICE_X70Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.355 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/D[10]
    SLICE_X70Y34         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.848    -0.892    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/clk_out1_0
    SLICE_X70Y34         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[10]/C
                         clock pessimism              0.256    -0.636    
    SLICE_X70Y34         FDCE (Hold_fdce_C_D)         0.091    -0.545    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.626    -0.606    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/clk_out1_0
    SLICE_X5Y1           FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[11]/Q
                         net (fo=17, routed)          0.139    -0.326    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/Q[11]
    SLICE_X4Y1           LUT6 (Prop_lut6_I3_O)        0.045    -0.281 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_next[11]
    SLICE_X4Y1           FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.895    -0.845    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/clk_out1_0
    SLICE_X4Y1           FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[11]/C
                         clock pessimism              0.252    -0.593    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.121    -0.472    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[11]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_enable0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/gen_flop_intr_output.intr_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.499ns
    Source Clock Delay      (SCD):    0.395ns
    Clock Pessimism Removal (CPR):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.713    -0.518    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.473 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.267    -0.206    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.180 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.575     0.395    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_enable0/clk_cg
    SLICE_X81Y71         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_enable0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDCE (Prop_fdce_C_Q)         0.141     0.536 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_enable0/q_reg[0]/Q
                         net (fo=3, routed)           0.109     0.645    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_state0/reg2hw[intr_enable0][0][q]
    SLICE_X80Y71         LUT2 (Prop_lut2_I1_O)        0.045     0.690 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_state0/gen_flop_intr_output.intr_o[0]_i_1__25/O
                         net (fo=1, routed)           0.000     0.690    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/intr_o0
    SLICE_X80Y71         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/gen_flop_intr_output.intr_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.012    -0.728    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.672 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.300    -0.372    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.343 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.842     0.499    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/clk_cg
    SLICE_X80Y71         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism             -0.091     0.408    
    SLICE_X80Y71         FDCE (Hold_fdce_C_D)         0.091     0.499    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_en_gpio_en_23/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/serial_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.844%)  route 0.141ns (43.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.612    -0.620    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_en_gpio_en_23/clk_out1_0
    SLICE_X95Y42         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_en_gpio_en_23/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_en_gpio_en_23/q_reg[0]/Q
                         net (fo=2, routed)           0.141    -0.337    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_mode_1_mode_23/s_reg2hw[gpio_en][23][q]
    SLICE_X96Y42         LUT5 (Prop_lut5_I1_O)        0.045    -0.292 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_mode_1_mode_23/serial_q_i_1__14/O
                         net (fo=1, routed)           0.000    -0.292    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/serial_q_reg_1
    SLICE_X96Y42         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/serial_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.882    -0.858    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/clk_out1_0
    SLICE_X96Y42         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/serial_q_reg/C
                         clock pessimism              0.254    -0.604    
    SLICE_X96Y42         FDCE (Hold_fdce_C_D)         0.120    -0.484    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/serial_q_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.bank_sel_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.367%)  route 0.112ns (37.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.581    -0.651    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/clk_out1_0
    SLICE_X75Y18         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.bank_sel_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.bank_sel_q_reg[0]/Q
                         net (fo=37, routed)          0.112    -0.397    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/mem_q_reg[3][3]
    SLICE_X74Y18         LUT6 (Prop_lut6_I4_O)        0.045    -0.352 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.352    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_1
    SLICE_X74Y18         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.846    -0.894    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/clk_out1_0
    SLICE_X74Y18         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg/C
                         clock pessimism              0.256    -0.638    
    SLICE_X74Y18         FDCE (Hold_fdce_C_D)         0.092    -0.546    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.667
Sources:            { xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y4      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y4      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y3      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y3      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y2      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y2      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y1      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y1      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X4Y1      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X4Y1      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       66.667      146.693    MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y101   clk_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y101   clk_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y101   clk_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y101   clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1
  To Clock:  clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        63.438ns  (logic 10.224ns (16.116%)  route 53.214ns (83.884%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.655    65.521    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[5]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X51Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[5]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.521    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        63.438ns  (logic 10.224ns (16.116%)  route 53.214ns (83.884%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.655    65.521    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[8]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X51Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[8]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.521    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        63.438ns  (logic 10.224ns (16.116%)  route 53.214ns (83.884%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.655    65.521    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[9]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X51Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[9]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.521    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        63.437ns  (logic 10.224ns (16.117%)  route 53.213ns (83.883%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.654    65.520    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[10]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X53Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[10]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.520    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        63.437ns  (logic 10.224ns (16.117%)  route 53.213ns (83.883%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.654    65.520    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[11]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X53Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[11]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.520    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        63.437ns  (logic 10.224ns (16.117%)  route 53.213ns (83.883%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.654    65.520    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[6]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X53Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[6]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.520    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        63.401ns  (logic 10.224ns (16.126%)  route 53.177ns (83.874%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.618    65.483    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[12]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X51Y26         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[12]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.483    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        63.401ns  (logic 10.224ns (16.126%)  route 53.177ns (83.874%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.618    65.483    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[13]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X51Y26         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[13]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.483    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        63.401ns  (logic 10.224ns (16.126%)  route 53.177ns (83.874%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.618    65.483    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[15]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X51Y26         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[15]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.483    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        63.401ns  (logic 10.224ns (16.126%)  route 53.177ns (83.874%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.618    65.483    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[23]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X51Y26         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[23]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.483    
  -------------------------------------------------------------------
                         slack                                  2.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_13/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.427%)  route 0.106ns (33.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.611    -0.621    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_13/clk_out1_0
    SLICE_X94Y38         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_13/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_13/q_reg[0]/Q
                         net (fo=2, routed)           0.106    -0.351    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/s_reg2hw[intrpt_lvl_high_en][13][q]
    SLICE_X96Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.306 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q_reg[0]_1
    SLICE_X96Y39         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.881    -0.859    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/clk_out1_0
    SLICE_X96Y39         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q_reg[0]/C
                         clock pessimism              0.254    -0.605    
                         clock uncertainty            0.159    -0.445    
    SLICE_X96Y39         FDCE (Hold_fdce_C_D)         0.121    -0.324    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/sreg_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.636    -0.596    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/clk_out1_0
    SLICE_X111Y32        FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/sreg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/sreg_q_reg[0]/Q
                         net (fo=1, routed)           0.130    -0.324    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/sreg_q_reg_n_0_[0]
    SLICE_X112Y33        LUT5 (Prop_lut5_I0_O)        0.045    -0.279 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_i_1/O
                         net (fo=1, routed)           0.000    -0.279    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_i_1_n_0
    SLICE_X112Y33        FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.906    -0.834    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/clk_out1_0
    SLICE_X112Y33        FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_reg/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.159    -0.421    
    SLICE_X112Y33        FDPE (Hold_fdpe_C_D)         0.120    -0.301    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.220%)  route 0.104ns (35.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.583    -0.649    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/clk_out1_0
    SLICE_X69Y34         FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.508 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q_reg[13]/Q
                         net (fo=2, routed)           0.104    -0.404    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/Q[13]
    SLICE_X71Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.359 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.359    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/D[13]
    SLICE_X71Y35         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.849    -0.891    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/clk_out1_0
    SLICE_X71Y35         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[13]/C
                         clock pessimism              0.257    -0.634    
                         clock uncertainty            0.159    -0.474    
    SLICE_X71Y35         FDCE (Hold_fdce_C_D)         0.092    -0.382    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/r_shadow_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/gen_word[0].data_q_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.569%)  route 0.122ns (46.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.583ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.030    -1.201    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.175 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           0.781    -0.394    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.349 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.212    -0.137    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.111 r  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         0.572     0.461    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/i2s_sck_out_x
    SLICE_X64Y70         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/r_shadow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.141     0.602 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/r_shadow_reg[1]/Q
                         net (fo=4, routed)           0.122     0.724    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/gen_word[3].data_q_reg[3][31]_0[1]
    SLICE_X66Y69         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/gen_word[0].data_q_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.033    -1.707    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.678 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           1.100    -0.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.522 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.236    -0.286    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.257 r  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         0.840     0.583    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/i2s_sck_out_x
    SLICE_X66Y69         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/gen_word[0].data_q_reg[0][1]/C
                         clock pessimism             -0.107     0.476    
                         clock uncertainty            0.159     0.636    
    SLICE_X66Y69         FDRE (Hold_fdre_C_D)         0.063     0.699    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/gen_word[0].data_q_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/din_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.155%)  route 0.151ns (44.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.577    -0.655    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X68Y22         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/din_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/din_data_reg[6]/Q
                         net (fo=1, routed)           0.151    -0.362    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer_reg[7]_0[6]
    SLICE_X66Y22         LUT3 (Prop_lut3_I0_O)        0.045    -0.317 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer[6]_i_1_n_0
    SLICE_X66Y22         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.840    -0.900    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/clk_out1_0
    SLICE_X66Y22         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer_reg[6]/C
                         clock pessimism              0.275    -0.625    
                         clock uncertainty            0.159    -0.465    
    SLICE_X66Y22         FDRE (Hold_fdre_C_D)         0.120    -0.345    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_clear/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.316%)  route 0.108ns (36.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.583    -0.649    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_clear/clk_out1_0
    SLICE_X71Y34         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_clear/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.508 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_clear/q_reg[10]/Q
                         net (fo=4, routed)           0.108    -0.400    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q_reg[13]_0[10]
    SLICE_X70Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.355 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/D[10]
    SLICE_X70Y34         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.848    -0.892    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/clk_out1_0
    SLICE_X70Y34         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[10]/C
                         clock pessimism              0.256    -0.636    
                         clock uncertainty            0.159    -0.476    
    SLICE_X70Y34         FDCE (Hold_fdce_C_D)         0.091    -0.385    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.626    -0.606    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/clk_out1_0
    SLICE_X5Y1           FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[11]/Q
                         net (fo=17, routed)          0.139    -0.326    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/Q[11]
    SLICE_X4Y1           LUT6 (Prop_lut6_I3_O)        0.045    -0.281 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_next[11]
    SLICE_X4Y1           FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.895    -0.845    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/clk_out1_0
    SLICE_X4Y1           FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[11]/C
                         clock pessimism              0.252    -0.593    
                         clock uncertainty            0.159    -0.433    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.121    -0.312    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[11]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_enable0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/gen_flop_intr_output.intr_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.499ns
    Source Clock Delay      (SCD):    0.395ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.713    -0.518    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.473 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.267    -0.206    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.180 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.575     0.395    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_enable0/clk_cg
    SLICE_X81Y71         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_enable0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDCE (Prop_fdce_C_Q)         0.141     0.536 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_enable0/q_reg[0]/Q
                         net (fo=3, routed)           0.109     0.645    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_state0/reg2hw[intr_enable0][0][q]
    SLICE_X80Y71         LUT2 (Prop_lut2_I1_O)        0.045     0.690 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_state0/gen_flop_intr_output.intr_o[0]_i_1__25/O
                         net (fo=1, routed)           0.000     0.690    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/intr_o0
    SLICE_X80Y71         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/gen_flop_intr_output.intr_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.012    -0.728    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.672 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.300    -0.372    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.343 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.842     0.499    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/clk_cg
    SLICE_X80Y71         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism             -0.091     0.408    
                         clock uncertainty            0.159     0.567    
    SLICE_X80Y71         FDCE (Hold_fdce_C_D)         0.091     0.658    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_en_gpio_en_23/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/serial_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.844%)  route 0.141ns (43.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.612    -0.620    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_en_gpio_en_23/clk_out1_0
    SLICE_X95Y42         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_en_gpio_en_23/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_en_gpio_en_23/q_reg[0]/Q
                         net (fo=2, routed)           0.141    -0.337    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_mode_1_mode_23/s_reg2hw[gpio_en][23][q]
    SLICE_X96Y42         LUT5 (Prop_lut5_I1_O)        0.045    -0.292 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_mode_1_mode_23/serial_q_i_1__14/O
                         net (fo=1, routed)           0.000    -0.292    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/serial_q_reg_1
    SLICE_X96Y42         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/serial_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.882    -0.858    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/clk_out1_0
    SLICE_X96Y42         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/serial_q_reg/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.159    -0.444    
    SLICE_X96Y42         FDCE (Hold_fdce_C_D)         0.120    -0.324    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/serial_q_reg
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.bank_sel_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.367%)  route 0.112ns (37.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.581    -0.651    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/clk_out1_0
    SLICE_X75Y18         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.bank_sel_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.bank_sel_q_reg[0]/Q
                         net (fo=37, routed)          0.112    -0.397    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/mem_q_reg[3][3]
    SLICE_X74Y18         LUT6 (Prop_lut6_I4_O)        0.045    -0.352 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.352    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_1
    SLICE_X74Y18         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.846    -0.894    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/clk_out1_0
    SLICE_X74Y18         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg/C
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.159    -0.478    
    SLICE_X74Y18         FDCE (Hold_fdce_C_D)         0.092    -0.386    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.034    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        63.438ns  (logic 10.224ns (16.116%)  route 53.214ns (83.884%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.655    65.521    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[5]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X51Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[5]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.521    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        63.438ns  (logic 10.224ns (16.116%)  route 53.214ns (83.884%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.655    65.521    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[8]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X51Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[8]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.521    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        63.438ns  (logic 10.224ns (16.116%)  route 53.214ns (83.884%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.655    65.521    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[9]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X51Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[9]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.521    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        63.437ns  (logic 10.224ns (16.117%)  route 53.213ns (83.883%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.654    65.520    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[10]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X53Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[10]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.520    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        63.437ns  (logic 10.224ns (16.117%)  route 53.213ns (83.883%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.654    65.520    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[11]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X53Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[11]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.520    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        63.437ns  (logic 10.224ns (16.117%)  route 53.213ns (83.883%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.654    65.520    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X53Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[6]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X53Y23         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[6]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.520    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        63.401ns  (logic 10.224ns (16.126%)  route 53.177ns (83.874%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.618    65.483    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[12]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X51Y26         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[12]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.483    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        63.401ns  (logic 10.224ns (16.126%)  route 53.177ns (83.874%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.618    65.483    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[13]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X51Y26         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[13]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.483    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        63.401ns  (logic 10.224ns (16.126%)  route 53.177ns (83.874%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.618    65.483    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[15]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X51Y26         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[15]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.483    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        63.401ns  (logic 10.224ns (16.126%)  route 53.177ns (83.874%))
  Logic Levels:           57  (CARRY4=8 LUT2=5 LUT3=7 LUT4=9 LUT5=9 LUT6=19)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 67.680 - 66.667 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.725     2.083    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X83Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDCE (Prop_fdce_C_Q)         0.419     2.502 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]/Q
                         net (fo=6, routed)           1.093     3.594    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/peripheral_slave_resp[rvalid]
    SLICE_X87Y20         LUT5 (Prop_lut5_I2_O)        0.296     3.890 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___24_i_7/O
                         net (fo=14, routed)          1.372     5.262    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_11
    SLICE_X87Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.386 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___24_i_3/O
                         net (fo=35, routed)          1.570     6.957    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/rdata_q_reg[0]
    SLICE_X71Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.081 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[1].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___283_i_1/O
                         net (fo=42, routed)          1.324     8.405    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[rvalid]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.529 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i__i_1__0/O
                         net (fo=81, routed)          1.358     9.887    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.mem_result_valid
    SLICE_X53Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10/O
                         net (fo=5, routed)           1.239    11.250    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_10_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.374 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___35_i_5/O
                         net (fo=42, routed)          0.885    12.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/instr_q_reg[10]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.383 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14/O
                         net (fo=1, routed)           1.080    13.464    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_14_n_0
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.588 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___42_i_5/O
                         net (fo=134, routed)         1.357    14.945    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.069 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___240_i_10/O
                         net (fo=3, routed)           0.728    15.797    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/regfile_alu_waddr_fw[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.921 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3/O
                         net (fo=1, routed)           0.670    16.591    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.715 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___311_i_1/O
                         net (fo=4, routed)           0.878    17.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mhpmevent_jr_stall_o_reg_1
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.717 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_3/O
                         net (fo=6, routed)           0.876    18.593    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_5
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.119    18.712 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/i___24_i_10/O
                         net (fo=1, routed)           0.462    19.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2_1
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.332    19.507 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5/O
                         net (fo=1, routed)           1.090    20.597    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_5_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.721 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___24_i_2/O
                         net (fo=94, routed)          1.538    22.258    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_0
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.118    22.376 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5/O
                         net (fo=2, routed)           0.736    23.112    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_5_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.326    23.438 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3/O
                         net (fo=1, routed)           0.739    24.177    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_3_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.301 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[7]_i_2/O
                         net (fo=3, routed)           1.395    25.696    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_1
    SLICE_X66Y15         LUT4 (Prop_lut4_I2_O)        0.124    25.820 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[7]_i_1/O
                         net (fo=4, routed)           0.434    26.254    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][7]
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.378 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.378    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[2]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.893    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.007    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.121 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.874    27.995    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_2[0]
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.124    28.119 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___224_i_8/O
                         net (fo=2, routed)           0.318    28.437    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    28.561 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.726    30.286    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X89Y17         LUT3 (Prop_lut3_I0_O)        0.124    30.410 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___224_i_7/O
                         net (fo=73, routed)          1.619    32.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X70Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.154 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[7]_i_2/O
                         net (fo=11, routed)          1.389    33.542    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I4_O)        0.124    33.666 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144/O
                         net (fo=6, routed)           1.345    35.011    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_144_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    35.396 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000    35.396    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_0[0]
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.510    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.624 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X87Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.738 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.667    37.405    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X86Y19         LUT4 (Prop_lut4_I2_O)        0.150    37.555 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.808    38.363    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X85Y19         LUT6 (Prop_lut6_I0_O)        0.328    38.691 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.428    39.119    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124    39.243 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.136    40.379    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/flash_mem_slave_req[req]
    SLICE_X77Y20         LUT3 (Prop_lut3_I1_O)        0.119    40.498 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/i___224_i_12/O
                         net (fo=1, routed)           1.024    41.522    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/flash_mem_slave_resp[gnt]
    SLICE_X84Y20         LUT6 (Prop_lut6_I5_O)        0.332    41.854 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___224_i_5/O
                         net (fo=7, routed)           1.137    42.991    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_8
    SLICE_X81Y20         LUT6 (Prop_lut6_I2_O)        0.124    43.115 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/cnt_q[1]_i_2/O
                         net (fo=7, routed)           1.995    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_5/O
                         net (fo=1, routed)           1.260    46.488    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.326    46.814 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___84_i_3/O
                         net (fo=1, routed)           0.809    47.623    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_1_2
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124    47.747 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___84_i_2/O
                         net (fo=2, routed)           0.768    48.515    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/regfile_waddr_lsu_reg[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    48.639 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___84_i_1/O
                         net (fo=12, routed)          1.038    49.677    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/data_req_ex_o_reg
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.124    49.801 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9/O
                         net (fo=1, routed)           0.444    50.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_9_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.369 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4/O
                         net (fo=1, routed)           0.570    50.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_4_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.124    51.063 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/i___33_i_2/O
                         net (fo=3, routed)           0.588    51.651    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_29
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    51.775 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___234/O
                         net (fo=48, routed)          0.958    52.733    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.120    52.853 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_33/O
                         net (fo=1, routed)           0.306    53.159    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.327    53.486 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.608    54.094    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.124    54.218 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.620    54.838    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/dep_rs
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.150    54.988 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4/O
                         net (fo=7, routed)           0.773    55.762    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_4_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.332    56.094 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_mem_instr_ex_o_i_1/O
                         net (fo=12, routed)          1.934    58.028    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.150    58.178 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_8/O
                         net (fo=1, routed)           1.042    59.219    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/id_stage_i/x_mem_data_req
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    59.551 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___30_i_1/O
                         net (fo=13, routed)          1.003    60.555    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_reg[1]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.116    60.671 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/i___228_i_1/O
                         net (fo=3, routed)           1.263    61.934    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_1027
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.322    62.256 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___228/O
                         net (fo=80, routed)          1.283    63.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_valid_id_o0
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.326    63.866 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/pc_q[31]_i_1/O
                         net (fo=31, routed)          1.618    65.483    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[1]_0[0]
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    65.514    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.614 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    66.124    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.215 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.464    67.680    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/clk
    SLICE_X51Y26         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[23]/C
                         clock pessimism              0.452    68.132    
                         clock uncertainty           -0.159    67.973    
    SLICE_X51Y26         FDCE (Setup_fdce_C_CE)      -0.205    67.768    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/aligner_i/pc_q_reg[23]
  -------------------------------------------------------------------
                         required time                         67.768    
                         arrival time                         -65.483    
  -------------------------------------------------------------------
                         slack                                  2.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_13/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.427%)  route 0.106ns (33.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.611    -0.621    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_13/clk_out1_0
    SLICE_X94Y38         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_13/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_13/q_reg[0]/Q
                         net (fo=2, routed)           0.106    -0.351    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/s_reg2hw[intrpt_lvl_high_en][13][q]
    SLICE_X96Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.306 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q_reg[0]_1
    SLICE_X96Y39         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.881    -0.859    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/clk_out1_0
    SLICE_X96Y39         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q_reg[0]/C
                         clock pessimism              0.254    -0.605    
                         clock uncertainty            0.159    -0.445    
    SLICE_X96Y39         FDCE (Hold_fdce_C_D)         0.121    -0.324    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_13/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/sreg_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.636    -0.596    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/clk_out1_0
    SLICE_X111Y32        FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/sreg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/sreg_q_reg[0]/Q
                         net (fo=1, routed)           0.130    -0.324    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/sreg_q_reg_n_0_[0]
    SLICE_X112Y33        LUT5 (Prop_lut5_I0_O)        0.045    -0.279 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_i_1/O
                         net (fo=1, routed)           0.000    -0.279    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_i_1_n_0
    SLICE_X112Y33        FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.906    -0.834    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/clk_out1_0
    SLICE_X112Y33        FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_reg/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.159    -0.421    
    SLICE_X112Y33        FDPE (Hold_fdpe_C_D)         0.120    -0.301    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_tx/tx_q_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.220%)  route 0.104ns (35.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.583    -0.649    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/clk_out1_0
    SLICE_X69Y34         FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.508 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q_reg[13]/Q
                         net (fo=2, routed)           0.104    -0.404    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/Q[13]
    SLICE_X71Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.359 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.359    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/D[13]
    SLICE_X71Y35         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.849    -0.891    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/clk_out1_0
    SLICE_X71Y35         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[13]/C
                         clock pessimism              0.257    -0.634    
                         clock uncertainty            0.159    -0.474    
    SLICE_X71Y35         FDCE (Hold_fdce_C_D)         0.092    -0.382    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/r_shadow_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/gen_word[0].data_q_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.569%)  route 0.122ns (46.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.583ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.030    -1.201    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.175 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           0.781    -0.394    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.349 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.212    -0.137    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.111 r  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         0.572     0.461    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/i2s_sck_out_x
    SLICE_X64Y70         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/r_shadow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.141     0.602 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/r_shadow_reg[1]/Q
                         net (fo=4, routed)           0.122     0.724    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/gen_word[3].data_q_reg[3][31]_0[1]
    SLICE_X66Y69         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/gen_word[0].data_q_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.033    -1.707    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.678 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           1.100    -0.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.522 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.236    -0.286    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.257 r  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         0.840     0.583    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/i2s_sck_out_x
    SLICE_X66Y69         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/gen_word[0].data_q_reg[0][1]/C
                         clock pessimism             -0.107     0.476    
                         clock uncertainty            0.159     0.636    
    SLICE_X66Y69         FDRE (Hold_fdre_C_D)         0.063     0.699    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_src/gen_word[0].data_q_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/din_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.155%)  route 0.151ns (44.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.577    -0.655    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X68Y22         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/din_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/din_data_reg[6]/Q
                         net (fo=1, routed)           0.151    -0.362    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer_reg[7]_0[6]
    SLICE_X66Y22         LUT3 (Prop_lut3_I0_O)        0.045    -0.317 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer[6]_i_1_n_0
    SLICE_X66Y22         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.840    -0.900    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/clk_out1_0
    SLICE_X66Y22         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer_reg[6]/C
                         clock pessimism              0.275    -0.625    
                         clock uncertainty            0.159    -0.465    
    SLICE_X66Y22         FDRE (Hold_fdre_C_D)         0.120    -0.345    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/obuffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_clear/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.316%)  route 0.108ns (36.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.583    -0.649    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_clear/clk_out1_0
    SLICE_X71Y34         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_clear/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.508 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_clear/q_reg[10]/Q
                         net (fo=4, routed)           0.108    -0.400    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q_reg[13]_0[10]
    SLICE_X70Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.355 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_enable/q[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/D[10]
    SLICE_X70Y34         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.848    -0.892    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/clk_out1_0
    SLICE_X70Y34         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[10]/C
                         clock pessimism              0.256    -0.636    
                         clock uncertainty            0.159    -0.476    
    SLICE_X70Y34         FDCE (Hold_fdce_C_D)         0.091    -0.385    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/fast_intr_ctrl_i/fast_intr_ctrl_reg_top_i/u_fast_intr_pending/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.626    -0.606    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/clk_out1_0
    SLICE_X5Y1           FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[11]/Q
                         net (fo=17, routed)          0.139    -0.326    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/Q[11]
    SLICE_X4Y1           LUT6 (Prop_lut6_I3_O)        0.045    -0.281 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_next[11]
    SLICE_X4Y1           FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.895    -0.845    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/clk_out1_0
    SLICE_X4Y1           FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[11]/C
                         clock pessimism              0.252    -0.593    
                         clock uncertainty            0.159    -0.433    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.121    -0.312    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[11]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_enable0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/gen_flop_intr_output.intr_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.499ns
    Source Clock Delay      (SCD):    0.395ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.713    -0.518    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.473 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.267    -0.206    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.180 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.575     0.395    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_enable0/clk_cg
    SLICE_X81Y71         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_enable0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDCE (Prop_fdce_C_Q)         0.141     0.536 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_enable0/q_reg[0]/Q
                         net (fo=3, routed)           0.109     0.645    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_state0/reg2hw[intr_enable0][0][q]
    SLICE_X80Y71         LUT2 (Prop_lut2_I1_O)        0.045     0.690 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_intr_state0/gen_flop_intr_output.intr_o[0]_i_1__25/O
                         net (fo=1, routed)           0.000     0.690    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/intr_o0
    SLICE_X80Y71         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/gen_flop_intr_output.intr_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.012    -0.728    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.672 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.300    -0.372    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.343 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.842     0.499    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/clk_cg
    SLICE_X80Y71         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism             -0.091     0.408    
                         clock uncertainty            0.159     0.567    
    SLICE_X80Y71         FDCE (Hold_fdce_C_D)         0.091     0.658    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/gen_harts[0].u_intr_hw/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_en_gpio_en_23/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/serial_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.844%)  route 0.141ns (43.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.612    -0.620    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_en_gpio_en_23/clk_out1_0
    SLICE_X95Y42         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_en_gpio_en_23/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_en_gpio_en_23/q_reg[0]/Q
                         net (fo=2, routed)           0.141    -0.337    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_mode_1_mode_23/s_reg2hw[gpio_en][23][q]
    SLICE_X96Y42         LUT5 (Prop_lut5_I1_O)        0.045    -0.292 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_gpio_mode_1_mode_23/serial_q_i_1__14/O
                         net (fo=1, routed)           0.000    -0.292    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/serial_q_reg_1
    SLICE_X96Y42         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/serial_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.882    -0.858    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/clk_out1_0
    SLICE_X96Y42         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/serial_q_reg/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.159    -0.444    
    SLICE_X96Y42         FDCE (Hold_fdce_C_D)         0.120    -0.324    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/gen_gpios[23].i_sync_gpio_input/serial_q_reg
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.bank_sel_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.367%)  route 0.112ns (37.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.581    -0.651    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/clk_out1_0
    SLICE_X75Y18         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.bank_sel_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.bank_sel_q_reg[0]/Q
                         net (fo=37, routed)          0.112    -0.397    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/mem_q_reg[3][3]
    SLICE_X74Y18         LUT6 (Prop_lut6_I4_O)        0.045    -0.352 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.352    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_1
    SLICE_X74Y18         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.846    -0.894    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/clk_out1_0
    SLICE_X74Y18         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg/C
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.159    -0.478    
    SLICE_X74Y18         FDCE (Hold_fdce_C_D)         0.092    -0.386    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[5].demux_xbar_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.034    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.534ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.974ns  (logic 0.773ns (4.301%)  route 17.201ns (95.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 31.702 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       13.598    17.059    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg_0
    SLICE_X63Y59         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.538    31.702    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/clk_out1_0
    SLICE_X63Y59         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    32.155    
                         clock uncertainty           -0.159    31.995    
    SLICE_X63Y59         FDCE (Recov_fdce_C_CLR)     -0.402    31.593    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg
  -------------------------------------------------------------------
                         required time                         31.593    
                         arrival time                         -17.059    
  -------------------------------------------------------------------
                         slack                                 14.534    

Slack (MET) :             17.897ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.648ns  (logic 0.773ns (4.380%)  route 16.875ns (95.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 34.652 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       13.272    16.733    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg_2
    SLICE_X62Y63         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.133    30.298    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    30.389 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.013    32.402    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    32.502 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.521    33.023    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    33.114 f  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         1.538    34.652    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/i2s_sck_out_x
    SLICE_X62Y63         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    35.104    
                         clock uncertainty           -0.159    34.945    
    SLICE_X62Y63         FDCE (Recov_fdce_C_CLR)     -0.314    34.631    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg
  -------------------------------------------------------------------
                         required time                         34.631    
                         arrival time                         -16.733    
  -------------------------------------------------------------------
                         slack                                 17.897    

Slack (MET) :             45.648ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.044ns  (logic 0.773ns (3.354%)  route 22.271ns (96.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 67.889 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.668    22.130    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X80Y123        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.707    67.889    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X80Y123        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[10]/C
                         clock pessimism              0.452    68.342    
                         clock uncertainty           -0.159    68.182    
    SLICE_X80Y123        FDCE (Recov_fdce_C_CLR)     -0.405    67.777    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         67.777    
                         arrival time                         -22.130    
  -------------------------------------------------------------------
                         slack                                 45.648    

Slack (MET) :             45.648ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.044ns  (logic 0.773ns (3.354%)  route 22.271ns (96.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 67.889 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.668    22.130    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X80Y123        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.707    67.889    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X80Y123        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[15]/C
                         clock pessimism              0.452    68.342    
                         clock uncertainty           -0.159    68.182    
    SLICE_X80Y123        FDCE (Recov_fdce_C_CLR)     -0.405    67.777    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         67.777    
                         arrival time                         -22.130    
  -------------------------------------------------------------------
                         slack                                 45.648    

Slack (MET) :             45.648ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.044ns  (logic 0.773ns (3.354%)  route 22.271ns (96.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 67.889 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.668    22.130    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X80Y123        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.707    67.889    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X80Y123        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[26]/C
                         clock pessimism              0.452    68.342    
                         clock uncertainty           -0.159    68.182    
    SLICE_X80Y123        FDCE (Recov_fdce_C_CLR)     -0.405    67.777    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         67.777    
                         arrival time                         -22.130    
  -------------------------------------------------------------------
                         slack                                 45.648    

Slack (MET) :             45.791ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.901ns  (logic 0.773ns (3.375%)  route 22.128ns (96.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 67.890 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.526    21.987    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X81Y122        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.708    67.890    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X81Y122        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[22]/C
                         clock pessimism              0.452    68.343    
                         clock uncertainty           -0.159    68.183    
    SLICE_X81Y122        FDCE (Recov_fdce_C_CLR)     -0.405    67.778    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         67.778    
                         arrival time                         -21.987    
  -------------------------------------------------------------------
                         slack                                 45.791    

Slack (MET) :             45.791ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.901ns  (logic 0.773ns (3.375%)  route 22.128ns (96.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 67.890 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.526    21.987    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X81Y122        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.708    67.890    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X81Y122        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[23]/C
                         clock pessimism              0.452    68.343    
                         clock uncertainty           -0.159    68.183    
    SLICE_X81Y122        FDCE (Recov_fdce_C_CLR)     -0.405    67.778    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         67.778    
                         arrival time                         -21.987    
  -------------------------------------------------------------------
                         slack                                 45.791    

Slack (MET) :             45.791ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.901ns  (logic 0.773ns (3.375%)  route 22.128ns (96.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 67.890 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.526    21.987    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X81Y122        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.708    67.890    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X81Y122        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[7]/C
                         clock pessimism              0.452    68.343    
                         clock uncertainty           -0.159    68.183    
    SLICE_X81Y122        FDCE (Recov_fdce_C_CLR)     -0.405    67.778    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         67.778    
                         arrival time                         -21.987    
  -------------------------------------------------------------------
                         slack                                 45.791    

Slack (MET) :             45.807ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.019ns  (logic 0.773ns (3.861%)  route 19.246ns (96.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 65.024 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       15.644    19.105    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[31]_1
    SLICE_X65Y76         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.526    65.024    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/clk_out1_0
    SLICE_X65Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[21]/C
                         clock pessimism              0.452    65.476    
                         clock uncertainty           -0.159    65.317    
    SLICE_X65Y76         FDCE (Recov_fdce_C_CLR)     -0.405    64.912    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         64.912    
                         arrival time                         -19.105    
  -------------------------------------------------------------------
                         slack                                 45.807    

Slack (MET) :             45.807ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.019ns  (logic 0.773ns (3.861%)  route 19.246ns (96.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 65.024 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       15.644    19.105    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[31]_1
    SLICE_X65Y76         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.526    65.024    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/clk_out1_0
    SLICE_X65Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[22]/C
                         clock pessimism              0.452    65.476    
                         clock uncertainty           -0.159    65.317    
    SLICE_X65Y76         FDCE (Recov_fdce_C_CLR)     -0.405    64.912    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         64.912    
                         arrival time                         -19.105    
  -------------------------------------------------------------------
                         slack                                 45.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.226ns (10.688%)  route 1.888ns (89.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.538ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.219     1.490    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[3]_2
    SLICE_X54Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.843     0.538    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/clk
    SLICE_X54Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[18]/C
                         clock pessimism              0.509     1.047    
    SLICE_X54Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.980    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.226ns (10.688%)  route 1.888ns (89.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.538ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.219     1.490    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[3]_2
    SLICE_X54Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.843     0.538    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/clk
    SLICE_X54Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[29]/C
                         clock pessimism              0.509     1.047    
    SLICE_X54Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.980    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mscratch_q_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.226ns (10.688%)  route 1.888ns (89.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.538ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.219     1.490    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X55Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mscratch_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.843     0.538    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X55Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mscratch_q_reg[29]/C
                         clock pessimism              0.509     1.047    
    SLICE_X55Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.955    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mscratch_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_reg_top_i/u_control_rx_start_channel/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/last_data_ws_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.208ns (9.458%)  route 1.991ns (90.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.588ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.576    -0.655    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_reg_top_i/u_control_rx_start_channel/clk_out1_0
    SLICE_X66Y62         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_reg_top_i/u_control_rx_start_channel/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.491 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_reg_top_i/u_control_rx_start_channel/q_reg[0]/Q
                         net (fo=5, routed)           1.026     0.534    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/reg2hw[control][rx_start_channel][q]
    SLICE_X65Y62         LUT3 (Prop_lut3_I2_O)        0.044     0.578 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/last_data_ws_reg_LDC_i_2/O
                         net (fo=2, routed)           0.965     1.544    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/last_data_ws_reg_C_0
    SLICE_X65Y64         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/last_data_ws_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.033    -1.707    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.678 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           1.100    -0.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.522 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.236    -0.286    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.257 r  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         0.845     0.588    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/i2s_sck_out_x
    SLICE_X65Y64         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/last_data_ws_reg_C/C
                         clock pessimism              0.509     1.097    
    SLICE_X65Y64         FDCE (Remov_fdce_C_CLR)     -0.154     0.943    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/last_data_ws_reg_C
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.226ns (9.954%)  route 2.044ns (90.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.513ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.375     1.646    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X50Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.818     0.513    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X50Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[23]/C
                         clock pessimism              0.509     1.022    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.955    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.226ns (9.954%)  route 2.044ns (90.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.513ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.375     1.646    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X50Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.818     0.513    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X50Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[25]/C
                         clock pessimism              0.509     1.022    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.955    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.226ns (9.954%)  route 2.044ns (90.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.513ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.375     1.646    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X50Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.818     0.513    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X50Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[27]/C
                         clock pessimism              0.509     1.022    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.955    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.226ns (9.954%)  route 2.044ns (90.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.513ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.375     1.646    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X50Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.818     0.513    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X50Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[28]/C
                         clock pessimism              0.509     1.022    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.955    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[cause][8]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.226ns (9.803%)  route 2.079ns (90.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.540ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.410     1.681    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X58Y35         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[cause][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.845     0.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X58Y35         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[cause][8]/C
                         clock pessimism              0.509     1.049    
    SLICE_X58Y35         FDCE (Remov_fdce_C_CLR)     -0.067     0.982    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[cause][8]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/debug_force_wakeup_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.226ns (9.803%)  route 2.079ns (90.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.540ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.410     1.681    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/debug_force_wakeup_q_reg_0
    SLICE_X58Y35         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/debug_force_wakeup_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.845     0.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/clk
    SLICE_X58Y35         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/debug_force_wakeup_q_reg/C
                         clock pessimism              0.509     1.049    
    SLICE_X58Y35         FDCE (Remov_fdce_C_CLR)     -0.067     0.982    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/debug_force_wakeup_q_reg
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.699    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.534ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.974ns  (logic 0.773ns (4.301%)  route 17.201ns (95.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 31.702 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       13.598    17.059    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg_0
    SLICE_X63Y59         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.538    31.702    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/clk_out1_0
    SLICE_X63Y59         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    32.155    
                         clock uncertainty           -0.159    31.995    
    SLICE_X63Y59         FDCE (Recov_fdce_C_CLR)     -0.402    31.593    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg
  -------------------------------------------------------------------
                         required time                         31.593    
                         arrival time                         -17.059    
  -------------------------------------------------------------------
                         slack                                 14.534    

Slack (MET) :             17.897ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.648ns  (logic 0.773ns (4.380%)  route 16.875ns (95.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 34.652 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       13.272    16.733    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg_2
    SLICE_X62Y63         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.133    30.298    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    30.389 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.013    32.402    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    32.502 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.521    33.023    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    33.114 f  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         1.538    34.652    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/i2s_sck_out_x
    SLICE_X62Y63         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    35.104    
                         clock uncertainty           -0.159    34.945    
    SLICE_X62Y63         FDCE (Recov_fdce_C_CLR)     -0.314    34.631    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg
  -------------------------------------------------------------------
                         required time                         34.631    
                         arrival time                         -16.733    
  -------------------------------------------------------------------
                         slack                                 17.897    

Slack (MET) :             45.648ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.044ns  (logic 0.773ns (3.354%)  route 22.271ns (96.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 67.889 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.668    22.130    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X80Y123        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.707    67.889    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X80Y123        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[10]/C
                         clock pessimism              0.452    68.342    
                         clock uncertainty           -0.159    68.182    
    SLICE_X80Y123        FDCE (Recov_fdce_C_CLR)     -0.405    67.777    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         67.777    
                         arrival time                         -22.130    
  -------------------------------------------------------------------
                         slack                                 45.648    

Slack (MET) :             45.648ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.044ns  (logic 0.773ns (3.354%)  route 22.271ns (96.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 67.889 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.668    22.130    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X80Y123        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.707    67.889    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X80Y123        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[15]/C
                         clock pessimism              0.452    68.342    
                         clock uncertainty           -0.159    68.182    
    SLICE_X80Y123        FDCE (Recov_fdce_C_CLR)     -0.405    67.777    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         67.777    
                         arrival time                         -22.130    
  -------------------------------------------------------------------
                         slack                                 45.648    

Slack (MET) :             45.648ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.044ns  (logic 0.773ns (3.354%)  route 22.271ns (96.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 67.889 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.668    22.130    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X80Y123        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.707    67.889    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X80Y123        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[26]/C
                         clock pessimism              0.452    68.342    
                         clock uncertainty           -0.159    68.182    
    SLICE_X80Y123        FDCE (Recov_fdce_C_CLR)     -0.405    67.777    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         67.777    
                         arrival time                         -22.130    
  -------------------------------------------------------------------
                         slack                                 45.648    

Slack (MET) :             45.791ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.901ns  (logic 0.773ns (3.375%)  route 22.128ns (96.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 67.890 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.526    21.987    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X81Y122        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.708    67.890    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X81Y122        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[22]/C
                         clock pessimism              0.452    68.343    
                         clock uncertainty           -0.159    68.183    
    SLICE_X81Y122        FDCE (Recov_fdce_C_CLR)     -0.405    67.778    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         67.778    
                         arrival time                         -21.987    
  -------------------------------------------------------------------
                         slack                                 45.791    

Slack (MET) :             45.791ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.901ns  (logic 0.773ns (3.375%)  route 22.128ns (96.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 67.890 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.526    21.987    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X81Y122        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.708    67.890    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X81Y122        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[23]/C
                         clock pessimism              0.452    68.343    
                         clock uncertainty           -0.159    68.183    
    SLICE_X81Y122        FDCE (Recov_fdce_C_CLR)     -0.405    67.778    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         67.778    
                         arrival time                         -21.987    
  -------------------------------------------------------------------
                         slack                                 45.791    

Slack (MET) :             45.791ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.901ns  (logic 0.773ns (3.375%)  route 22.128ns (96.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 67.890 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.526    21.987    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X81Y122        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.708    67.890    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X81Y122        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[7]/C
                         clock pessimism              0.452    68.343    
                         clock uncertainty           -0.159    68.183    
    SLICE_X81Y122        FDCE (Recov_fdce_C_CLR)     -0.405    67.778    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         67.778    
                         arrival time                         -21.987    
  -------------------------------------------------------------------
                         slack                                 45.791    

Slack (MET) :             45.807ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.019ns  (logic 0.773ns (3.861%)  route 19.246ns (96.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 65.024 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       15.644    19.105    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[31]_1
    SLICE_X65Y76         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.526    65.024    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/clk_out1_0
    SLICE_X65Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[21]/C
                         clock pessimism              0.452    65.476    
                         clock uncertainty           -0.159    65.317    
    SLICE_X65Y76         FDCE (Recov_fdce_C_CLR)     -0.405    64.912    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         64.912    
                         arrival time                         -19.105    
  -------------------------------------------------------------------
                         slack                                 45.807    

Slack (MET) :             45.807ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.019ns  (logic 0.773ns (3.861%)  route 19.246ns (96.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 65.024 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       15.644    19.105    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[31]_1
    SLICE_X65Y76         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.526    65.024    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/clk_out1_0
    SLICE_X65Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[22]/C
                         clock pessimism              0.452    65.476    
                         clock uncertainty           -0.159    65.317    
    SLICE_X65Y76         FDCE (Recov_fdce_C_CLR)     -0.405    64.912    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         64.912    
                         arrival time                         -19.105    
  -------------------------------------------------------------------
                         slack                                 45.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.226ns (10.688%)  route 1.888ns (89.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.538ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.219     1.490    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[3]_2
    SLICE_X54Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.843     0.538    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/clk
    SLICE_X54Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[18]/C
                         clock pessimism              0.509     1.047    
                         clock uncertainty            0.159     1.206    
    SLICE_X54Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.139    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.226ns (10.688%)  route 1.888ns (89.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.538ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.219     1.490    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[3]_2
    SLICE_X54Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.843     0.538    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/clk
    SLICE_X54Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[29]/C
                         clock pessimism              0.509     1.047    
                         clock uncertainty            0.159     1.206    
    SLICE_X54Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.139    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mscratch_q_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.226ns (10.688%)  route 1.888ns (89.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.538ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.219     1.490    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X55Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mscratch_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.843     0.538    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X55Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mscratch_q_reg[29]/C
                         clock pessimism              0.509     1.047    
                         clock uncertainty            0.159     1.206    
    SLICE_X55Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.114    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mscratch_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_reg_top_i/u_control_rx_start_channel/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/last_data_ws_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.208ns (9.458%)  route 1.991ns (90.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.588ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.576    -0.655    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_reg_top_i/u_control_rx_start_channel/clk_out1_0
    SLICE_X66Y62         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_reg_top_i/u_control_rx_start_channel/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.491 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_reg_top_i/u_control_rx_start_channel/q_reg[0]/Q
                         net (fo=5, routed)           1.026     0.534    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/reg2hw[control][rx_start_channel][q]
    SLICE_X65Y62         LUT3 (Prop_lut3_I2_O)        0.044     0.578 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/last_data_ws_reg_LDC_i_2/O
                         net (fo=2, routed)           0.965     1.544    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/last_data_ws_reg_C_0
    SLICE_X65Y64         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/last_data_ws_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.033    -1.707    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.678 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           1.100    -0.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.522 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.236    -0.286    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.257 r  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         0.845     0.588    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/i2s_sck_out_x
    SLICE_X65Y64         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/last_data_ws_reg_C/C
                         clock pessimism              0.509     1.097    
                         clock uncertainty            0.159     1.256    
    SLICE_X65Y64         FDCE (Remov_fdce_C_CLR)     -0.154     1.102    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/last_data_ws_reg_C
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.226ns (9.954%)  route 2.044ns (90.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.513ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.375     1.646    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X50Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.818     0.513    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X50Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[23]/C
                         clock pessimism              0.509     1.022    
                         clock uncertainty            0.159     1.181    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.114    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.226ns (9.954%)  route 2.044ns (90.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.513ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.375     1.646    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X50Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.818     0.513    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X50Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[25]/C
                         clock pessimism              0.509     1.022    
                         clock uncertainty            0.159     1.181    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.114    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.226ns (9.954%)  route 2.044ns (90.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.513ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.375     1.646    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X50Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.818     0.513    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X50Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[27]/C
                         clock pessimism              0.509     1.022    
                         clock uncertainty            0.159     1.181    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.114    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.226ns (9.954%)  route 2.044ns (90.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.513ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.375     1.646    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X50Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.818     0.513    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X50Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[28]/C
                         clock pessimism              0.509     1.022    
                         clock uncertainty            0.159     1.181    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.114    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[cause][8]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.226ns (9.803%)  route 2.079ns (90.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.540ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.410     1.681    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X58Y35         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[cause][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.845     0.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X58Y35         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[cause][8]/C
                         clock pessimism              0.509     1.049    
                         clock uncertainty            0.159     1.208    
    SLICE_X58Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.141    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[cause][8]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/debug_force_wakeup_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.226ns (9.803%)  route 2.079ns (90.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.540ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.410     1.681    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/debug_force_wakeup_q_reg_0
    SLICE_X58Y35         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/debug_force_wakeup_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.845     0.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/clk
    SLICE_X58Y35         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/debug_force_wakeup_q_reg/C
                         clock pessimism              0.509     1.049    
                         clock uncertainty            0.159     1.208    
    SLICE_X58Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.141    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/debug_force_wakeup_q_reg
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.540    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.534ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.974ns  (logic 0.773ns (4.301%)  route 17.201ns (95.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 31.702 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       13.598    17.059    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg_0
    SLICE_X63Y59         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.538    31.702    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/clk_out1_0
    SLICE_X63Y59         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    32.155    
                         clock uncertainty           -0.159    31.995    
    SLICE_X63Y59         FDCE (Recov_fdce_C_CLR)     -0.402    31.593    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg
  -------------------------------------------------------------------
                         required time                         31.593    
                         arrival time                         -17.059    
  -------------------------------------------------------------------
                         slack                                 14.534    

Slack (MET) :             17.897ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.648ns  (logic 0.773ns (4.380%)  route 16.875ns (95.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 34.652 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       13.272    16.733    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg_2
    SLICE_X62Y63         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.133    30.298    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    30.389 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.013    32.402    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    32.502 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.521    33.023    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    33.114 f  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         1.538    34.652    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/i2s_sck_out_x
    SLICE_X62Y63         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    35.104    
                         clock uncertainty           -0.159    34.945    
    SLICE_X62Y63         FDCE (Recov_fdce_C_CLR)     -0.314    34.631    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg
  -------------------------------------------------------------------
                         required time                         34.631    
                         arrival time                         -16.733    
  -------------------------------------------------------------------
                         slack                                 17.897    

Slack (MET) :             45.648ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.044ns  (logic 0.773ns (3.354%)  route 22.271ns (96.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 67.889 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.668    22.130    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X80Y123        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.707    67.889    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X80Y123        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[10]/C
                         clock pessimism              0.452    68.342    
                         clock uncertainty           -0.159    68.182    
    SLICE_X80Y123        FDCE (Recov_fdce_C_CLR)     -0.405    67.777    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         67.777    
                         arrival time                         -22.130    
  -------------------------------------------------------------------
                         slack                                 45.648    

Slack (MET) :             45.648ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.044ns  (logic 0.773ns (3.354%)  route 22.271ns (96.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 67.889 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.668    22.130    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X80Y123        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.707    67.889    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X80Y123        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[15]/C
                         clock pessimism              0.452    68.342    
                         clock uncertainty           -0.159    68.182    
    SLICE_X80Y123        FDCE (Recov_fdce_C_CLR)     -0.405    67.777    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         67.777    
                         arrival time                         -22.130    
  -------------------------------------------------------------------
                         slack                                 45.648    

Slack (MET) :             45.648ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.044ns  (logic 0.773ns (3.354%)  route 22.271ns (96.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 67.889 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.668    22.130    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X80Y123        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.707    67.889    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X80Y123        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[26]/C
                         clock pessimism              0.452    68.342    
                         clock uncertainty           -0.159    68.182    
    SLICE_X80Y123        FDCE (Recov_fdce_C_CLR)     -0.405    67.777    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         67.777    
                         arrival time                         -22.130    
  -------------------------------------------------------------------
                         slack                                 45.648    

Slack (MET) :             45.791ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.901ns  (logic 0.773ns (3.375%)  route 22.128ns (96.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 67.890 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.526    21.987    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X81Y122        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.708    67.890    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X81Y122        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[22]/C
                         clock pessimism              0.452    68.343    
                         clock uncertainty           -0.159    68.183    
    SLICE_X81Y122        FDCE (Recov_fdce_C_CLR)     -0.405    67.778    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         67.778    
                         arrival time                         -21.987    
  -------------------------------------------------------------------
                         slack                                 45.791    

Slack (MET) :             45.791ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.901ns  (logic 0.773ns (3.375%)  route 22.128ns (96.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 67.890 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.526    21.987    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X81Y122        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.708    67.890    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X81Y122        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[23]/C
                         clock pessimism              0.452    68.343    
                         clock uncertainty           -0.159    68.183    
    SLICE_X81Y122        FDCE (Recov_fdce_C_CLR)     -0.405    67.778    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         67.778    
                         arrival time                         -21.987    
  -------------------------------------------------------------------
                         slack                                 45.791    

Slack (MET) :             45.791ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.901ns  (logic 0.773ns (3.375%)  route 22.128ns (96.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 67.890 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.526    21.987    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X81Y122        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.708    67.890    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X81Y122        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[7]/C
                         clock pessimism              0.452    68.343    
                         clock uncertainty           -0.159    68.183    
    SLICE_X81Y122        FDCE (Recov_fdce_C_CLR)     -0.405    67.778    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         67.778    
                         arrival time                         -21.987    
  -------------------------------------------------------------------
                         slack                                 45.791    

Slack (MET) :             45.807ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.019ns  (logic 0.773ns (3.861%)  route 19.246ns (96.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 65.024 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       15.644    19.105    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[31]_1
    SLICE_X65Y76         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.526    65.024    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/clk_out1_0
    SLICE_X65Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[21]/C
                         clock pessimism              0.452    65.476    
                         clock uncertainty           -0.159    65.317    
    SLICE_X65Y76         FDCE (Recov_fdce_C_CLR)     -0.405    64.912    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         64.912    
                         arrival time                         -19.105    
  -------------------------------------------------------------------
                         slack                                 45.807    

Slack (MET) :             45.807ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.019ns  (logic 0.773ns (3.861%)  route 19.246ns (96.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 65.024 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       15.644    19.105    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[31]_1
    SLICE_X65Y76         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.526    65.024    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/clk_out1_0
    SLICE_X65Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[22]/C
                         clock pessimism              0.452    65.476    
                         clock uncertainty           -0.159    65.317    
    SLICE_X65Y76         FDCE (Recov_fdce_C_CLR)     -0.405    64.912    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         64.912    
                         arrival time                         -19.105    
  -------------------------------------------------------------------
                         slack                                 45.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.226ns (10.688%)  route 1.888ns (89.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.538ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.219     1.490    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[3]_2
    SLICE_X54Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.843     0.538    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/clk
    SLICE_X54Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[18]/C
                         clock pessimism              0.509     1.047    
                         clock uncertainty            0.159     1.206    
    SLICE_X54Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.139    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.226ns (10.688%)  route 1.888ns (89.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.538ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.219     1.490    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[3]_2
    SLICE_X54Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.843     0.538    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/clk
    SLICE_X54Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[29]/C
                         clock pessimism              0.509     1.047    
                         clock uncertainty            0.159     1.206    
    SLICE_X54Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.139    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mscratch_q_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.226ns (10.688%)  route 1.888ns (89.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.538ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.219     1.490    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X55Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mscratch_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.843     0.538    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X55Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mscratch_q_reg[29]/C
                         clock pessimism              0.509     1.047    
                         clock uncertainty            0.159     1.206    
    SLICE_X55Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.114    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mscratch_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_reg_top_i/u_control_rx_start_channel/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/last_data_ws_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.208ns (9.458%)  route 1.991ns (90.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.588ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.576    -0.655    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_reg_top_i/u_control_rx_start_channel/clk_out1_0
    SLICE_X66Y62         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_reg_top_i/u_control_rx_start_channel/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.491 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_reg_top_i/u_control_rx_start_channel/q_reg[0]/Q
                         net (fo=5, routed)           1.026     0.534    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/reg2hw[control][rx_start_channel][q]
    SLICE_X65Y62         LUT3 (Prop_lut3_I2_O)        0.044     0.578 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/last_data_ws_reg_LDC_i_2/O
                         net (fo=2, routed)           0.965     1.544    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/last_data_ws_reg_C_0
    SLICE_X65Y64         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/last_data_ws_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.033    -1.707    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.678 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           1.100    -0.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.522 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.236    -0.286    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.257 r  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         0.845     0.588    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/i2s_sck_out_x
    SLICE_X65Y64         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/last_data_ws_reg_C/C
                         clock pessimism              0.509     1.097    
                         clock uncertainty            0.159     1.256    
    SLICE_X65Y64         FDCE (Remov_fdce_C_CLR)     -0.154     1.102    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/last_data_ws_reg_C
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.226ns (9.954%)  route 2.044ns (90.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.513ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.375     1.646    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X50Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.818     0.513    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X50Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[23]/C
                         clock pessimism              0.509     1.022    
                         clock uncertainty            0.159     1.181    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.114    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.226ns (9.954%)  route 2.044ns (90.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.513ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.375     1.646    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X50Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.818     0.513    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X50Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[25]/C
                         clock pessimism              0.509     1.022    
                         clock uncertainty            0.159     1.181    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.114    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.226ns (9.954%)  route 2.044ns (90.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.513ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.375     1.646    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X50Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.818     0.513    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X50Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[27]/C
                         clock pessimism              0.509     1.022    
                         clock uncertainty            0.159     1.181    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.114    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.226ns (9.954%)  route 2.044ns (90.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.513ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.375     1.646    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X50Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.818     0.513    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X50Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[28]/C
                         clock pessimism              0.509     1.022    
                         clock uncertainty            0.159     1.181    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.114    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[cause][8]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.226ns (9.803%)  route 2.079ns (90.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.540ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.410     1.681    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X58Y35         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[cause][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.845     0.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X58Y35         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[cause][8]/C
                         clock pessimism              0.509     1.049    
                         clock uncertainty            0.159     1.208    
    SLICE_X58Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.141    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[cause][8]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/debug_force_wakeup_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.226ns (9.803%)  route 2.079ns (90.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.540ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.410     1.681    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/debug_force_wakeup_q_reg_0
    SLICE_X58Y35         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/debug_force_wakeup_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.845     0.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/clk
    SLICE_X58Y35         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/debug_force_wakeup_q_reg/C
                         clock pessimism              0.509     1.049    
                         clock uncertainty            0.159     1.208    
    SLICE_X58Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.141    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/debug_force_wakeup_q_reg
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.540    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.547ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.974ns  (logic 0.773ns (4.301%)  route 17.201ns (95.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 31.702 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       13.598    17.059    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg_0
    SLICE_X63Y59         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.538    31.702    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/clk_out1_0
    SLICE_X63Y59         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    32.155    
                         clock uncertainty           -0.147    32.008    
    SLICE_X63Y59         FDCE (Recov_fdce_C_CLR)     -0.402    31.606    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg
  -------------------------------------------------------------------
                         required time                         31.606    
                         arrival time                         -17.059    
  -------------------------------------------------------------------
                         slack                                 14.547    

Slack (MET) :             17.910ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.648ns  (logic 0.773ns (4.380%)  route 16.875ns (95.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 34.652 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       13.272    16.733    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg_2
    SLICE_X62Y63         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.133    30.298    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    30.389 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.013    32.402    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    32.502 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.521    33.023    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    33.114 f  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         1.538    34.652    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/i2s_sck_out_x
    SLICE_X62Y63         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    35.104    
                         clock uncertainty           -0.147    34.957    
    SLICE_X62Y63         FDCE (Recov_fdce_C_CLR)     -0.314    34.643    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg
  -------------------------------------------------------------------
                         required time                         34.643    
                         arrival time                         -16.733    
  -------------------------------------------------------------------
                         slack                                 17.910    

Slack (MET) :             45.660ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.044ns  (logic 0.773ns (3.354%)  route 22.271ns (96.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 67.889 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.668    22.130    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X80Y123        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.707    67.889    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X80Y123        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[10]/C
                         clock pessimism              0.452    68.342    
                         clock uncertainty           -0.147    68.195    
    SLICE_X80Y123        FDCE (Recov_fdce_C_CLR)     -0.405    67.790    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         67.790    
                         arrival time                         -22.130    
  -------------------------------------------------------------------
                         slack                                 45.660    

Slack (MET) :             45.660ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.044ns  (logic 0.773ns (3.354%)  route 22.271ns (96.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 67.889 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.668    22.130    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X80Y123        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.707    67.889    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X80Y123        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[15]/C
                         clock pessimism              0.452    68.342    
                         clock uncertainty           -0.147    68.195    
    SLICE_X80Y123        FDCE (Recov_fdce_C_CLR)     -0.405    67.790    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         67.790    
                         arrival time                         -22.130    
  -------------------------------------------------------------------
                         slack                                 45.660    

Slack (MET) :             45.660ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.044ns  (logic 0.773ns (3.354%)  route 22.271ns (96.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 67.889 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.668    22.130    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X80Y123        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.707    67.889    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X80Y123        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[26]/C
                         clock pessimism              0.452    68.342    
                         clock uncertainty           -0.147    68.195    
    SLICE_X80Y123        FDCE (Recov_fdce_C_CLR)     -0.405    67.790    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         67.790    
                         arrival time                         -22.130    
  -------------------------------------------------------------------
                         slack                                 45.660    

Slack (MET) :             45.804ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.901ns  (logic 0.773ns (3.375%)  route 22.128ns (96.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 67.890 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.526    21.987    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X81Y122        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.708    67.890    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X81Y122        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[22]/C
                         clock pessimism              0.452    68.343    
                         clock uncertainty           -0.147    68.196    
    SLICE_X81Y122        FDCE (Recov_fdce_C_CLR)     -0.405    67.791    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         67.791    
                         arrival time                         -21.987    
  -------------------------------------------------------------------
                         slack                                 45.804    

Slack (MET) :             45.804ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.901ns  (logic 0.773ns (3.375%)  route 22.128ns (96.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 67.890 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.526    21.987    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X81Y122        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.708    67.890    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X81Y122        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[23]/C
                         clock pessimism              0.452    68.343    
                         clock uncertainty           -0.147    68.196    
    SLICE_X81Y122        FDCE (Recov_fdce_C_CLR)     -0.405    67.791    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         67.791    
                         arrival time                         -21.987    
  -------------------------------------------------------------------
                         slack                                 45.804    

Slack (MET) :             45.804ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.901ns  (logic 0.773ns (3.375%)  route 22.128ns (96.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 67.890 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       18.526    21.987    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/depth_q_reg[2]_1
    SLICE_X81Y122        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.639    66.091    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.182 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.708    67.890    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X81Y122        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[7]/C
                         clock pessimism              0.452    68.343    
                         clock uncertainty           -0.147    68.196    
    SLICE_X81Y122        FDCE (Recov_fdce_C_CLR)     -0.405    67.791    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         67.791    
                         arrival time                         -21.987    
  -------------------------------------------------------------------
                         slack                                 45.804    

Slack (MET) :             45.819ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.019ns  (logic 0.773ns (3.861%)  route 19.246ns (96.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 65.024 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       15.644    19.105    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[31]_1
    SLICE_X65Y76         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.526    65.024    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/clk_out1_0
    SLICE_X65Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[21]/C
                         clock pessimism              0.452    65.476    
                         clock uncertainty           -0.147    65.329    
    SLICE_X65Y76         FDCE (Recov_fdce_C_CLR)     -0.405    64.924    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         64.924    
                         arrival time                         -19.105    
  -------------------------------------------------------------------
                         slack                                 45.819    

Slack (MET) :             45.819ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.019ns  (logic 0.773ns (3.861%)  route 19.246ns (96.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 65.024 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X96Y5          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.603     3.166    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X102Y34        LUT2 (Prop_lut2_I1_O)        0.295     3.461 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)       15.644    19.105    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[31]_1
    SLICE_X65Y76         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.526    65.024    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/clk_out1_0
    SLICE_X65Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[22]/C
                         clock pessimism              0.452    65.476    
                         clock uncertainty           -0.147    65.329    
    SLICE_X65Y76         FDCE (Recov_fdce_C_CLR)     -0.405    64.924    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         64.924    
                         arrival time                         -19.105    
  -------------------------------------------------------------------
                         slack                                 45.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.226ns (10.688%)  route 1.888ns (89.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.538ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.219     1.490    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[3]_2
    SLICE_X54Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.843     0.538    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/clk
    SLICE_X54Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[18]/C
                         clock pessimism              0.509     1.047    
    SLICE_X54Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.980    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.226ns (10.688%)  route 1.888ns (89.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.538ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.219     1.490    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[3]_2
    SLICE_X54Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.843     0.538    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/clk
    SLICE_X54Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[29]/C
                         clock pessimism              0.509     1.047    
    SLICE_X54Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.980    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/irq_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mscratch_q_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.226ns (10.688%)  route 1.888ns (89.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.538ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.219     1.490    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X55Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mscratch_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.843     0.538    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X55Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mscratch_q_reg[29]/C
                         clock pessimism              0.509     1.047    
    SLICE_X55Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.955    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mscratch_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_reg_top_i/u_control_rx_start_channel/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/last_data_ws_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.208ns (9.458%)  route 1.991ns (90.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.588ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.576    -0.655    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_reg_top_i/u_control_rx_start_channel/clk_out1_0
    SLICE_X66Y62         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_reg_top_i/u_control_rx_start_channel/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.491 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_reg_top_i/u_control_rx_start_channel/q_reg[0]/Q
                         net (fo=5, routed)           1.026     0.534    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/reg2hw[control][rx_start_channel][q]
    SLICE_X65Y62         LUT3 (Prop_lut3_I2_O)        0.044     0.578 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/last_data_ws_reg_LDC_i_2/O
                         net (fo=2, routed)           0.965     1.544    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/last_data_ws_reg_C_0
    SLICE_X65Y64         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/last_data_ws_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.033    -1.707    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.678 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           1.100    -0.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.522 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.236    -0.286    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.257 r  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         0.845     0.588    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/i2s_sck_out_x
    SLICE_X65Y64         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/last_data_ws_reg_C/C
                         clock pessimism              0.509     1.097    
    SLICE_X65Y64         FDCE (Remov_fdce_C_CLR)     -0.154     0.943    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_rx_channel_i/last_data_ws_reg_C
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.226ns (9.954%)  route 2.044ns (90.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.513ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.375     1.646    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X50Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.818     0.513    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X50Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[23]/C
                         clock pessimism              0.509     1.022    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.955    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.226ns (9.954%)  route 2.044ns (90.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.513ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.375     1.646    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X50Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.818     0.513    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X50Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[25]/C
                         clock pessimism              0.509     1.022    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.955    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.226ns (9.954%)  route 2.044ns (90.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.513ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.375     1.646    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X50Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.818     0.513    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X50Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[27]/C
                         clock pessimism              0.509     1.022    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.955    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.226ns (9.954%)  route 2.044ns (90.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.513ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.375     1.646    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X50Y36         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.818     0.513    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X50Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[28]/C
                         clock pessimism              0.509     1.022    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.955    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/mie_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[cause][8]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.226ns (9.803%)  route 2.079ns (90.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.540ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.410     1.681    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_2
    SLICE_X58Y35         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[cause][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.845     0.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X58Y35         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[cause][8]/C
                         clock pessimism              0.509     1.049    
    SLICE_X58Y35         FDCE (Remov_fdce_C_CLR)     -0.067     0.982    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[cause][8]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/debug_force_wakeup_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.226ns (9.803%)  route 2.079ns (90.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.540ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.607    -0.625    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X95Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.669     0.172    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X92Y31         LUT2 (Prop_lut2_I0_O)        0.098     0.270 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2185, routed)        1.410     1.681    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/debug_force_wakeup_q_reg_0
    SLICE_X58Y35         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/debug_force_wakeup_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.237    -0.334    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.305 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        0.845     0.540    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/clk
    SLICE_X58Y35         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/debug_force_wakeup_q_reg/C
                         clock pessimism              0.509     1.049    
    SLICE_X58Y35         FDCE (Remov_fdce_C_CLR)     -0.067     0.982    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/debug_force_wakeup_q_reg
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.699    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           523 Endpoints
Min Delay           523 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.246ns  (logic 5.277ns (46.927%)  route 5.968ns (53.073%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  uart_rx_i (INOUT)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    V16                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  uart_rx_i_IBUF_inst/O
                         net (fo=2, routed)           2.419     3.917    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_ctrl_llpbk/uart_rx_i
    SLICE_X111Y34        LUT3 (Prop_lut3_I0_O)        0.124     4.041 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_ctrl_llpbk/uart_tx_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.550     7.591    uart_tx_o_OBUF
    W14                  OBUF (Prop_obuf_I_O)         3.655    11.246 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000    11.246    uart_tx_o
    W14                                                               r  uart_tx_o (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            rst_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.164ns  (logic 5.213ns (51.283%)  route 4.952ns (48.717%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  rst_i (INOUT)
                         net (fo=0)                   0.000     0.000    rst_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  rst_i_IBUF_inst/O
                         net (fo=1515, routed)        3.077     4.584    rst_i_IBUF
    SLICE_X113Y98        LUT1 (Prop_lut1_I0_O)        0.124     4.708 r  rst_led_o_OBUF_inst_i_1/O
                         net (fo=4, routed)           1.875     6.583    rst_led_o_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.581    10.164 r  rst_led_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.164    rst_led_o
    M14                                                               r  rst_led_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.482ns  (logic 0.605ns (6.381%)  route 8.877ns (93.619%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/UPDATE
                         net (fo=13, routed)          4.962     4.962    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/update
    SLICE_X107Y1         LUT4 (Prop_lut4_I1_O)        0.149     5.111 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          1.717     6.828    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X110Y4         LUT6 (Prop_lut6_I0_O)        0.332     7.160 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          2.198     9.358    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X113Y11        LUT3 (Prop_lut3_I1_O)        0.124     9.482 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_5/O
                         net (fo=1, routed)           0.000     9.482    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][27]
    SLICE_X113Y11        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.327ns  (logic 0.605ns (6.487%)  route 8.722ns (93.513%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/UPDATE
                         net (fo=13, routed)          4.962     4.962    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/update
    SLICE_X107Y1         LUT4 (Prop_lut4_I1_O)        0.149     5.111 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          1.717     6.828    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X110Y4         LUT6 (Prop_lut6_I0_O)        0.332     7.160 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          2.043     9.203    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X112Y14        LUT3 (Prop_lut3_I1_O)        0.124     9.327 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_1/O
                         net (fo=1, routed)           0.000     9.327    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][31]
    SLICE_X112Y14        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.245ns  (logic 0.605ns (6.544%)  route 8.640ns (93.456%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/UPDATE
                         net (fo=13, routed)          4.962     4.962    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/update
    SLICE_X107Y1         LUT4 (Prop_lut4_I1_O)        0.149     5.111 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          1.717     6.828    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X110Y4         LUT6 (Prop_lut6_I0_O)        0.332     7.160 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          1.961     9.121    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X113Y11        LUT3 (Prop_lut3_I1_O)        0.124     9.245 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_8/O
                         net (fo=1, routed)           0.000     9.245    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][24]
    SLICE_X113Y11        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.200ns  (logic 0.605ns (6.576%)  route 8.595ns (93.424%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/UPDATE
                         net (fo=13, routed)          4.962     4.962    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/update
    SLICE_X107Y1         LUT4 (Prop_lut4_I1_O)        0.149     5.111 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          1.717     6.828    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X110Y4         LUT6 (Prop_lut6_I0_O)        0.332     7.160 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          1.916     9.076    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X100Y0         LUT3 (Prop_lut3_I1_O)        0.124     9.200 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_31/O
                         net (fo=1, routed)           0.000     9.200    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][1]
    SLICE_X100Y0         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.182ns  (logic 0.605ns (6.589%)  route 8.577ns (93.411%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/UPDATE
                         net (fo=13, routed)          4.962     4.962    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/update
    SLICE_X107Y1         LUT4 (Prop_lut4_I1_O)        0.149     5.111 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          1.717     6.828    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X110Y4         LUT6 (Prop_lut6_I0_O)        0.332     7.160 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          1.898     9.058    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X101Y0         LUT3 (Prop_lut3_I1_O)        0.124     9.182 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_30/O
                         net (fo=1, routed)           0.000     9.182    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][2]
    SLICE_X101Y0         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.181ns  (logic 0.605ns (6.590%)  route 8.576ns (93.410%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/UPDATE
                         net (fo=13, routed)          4.962     4.962    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/update
    SLICE_X107Y1         LUT4 (Prop_lut4_I1_O)        0.149     5.111 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          1.717     6.828    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X110Y4         LUT6 (Prop_lut6_I0_O)        0.332     7.160 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          1.897     9.057    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X100Y0         LUT3 (Prop_lut3_I1_O)        0.124     9.181 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_29/O
                         net (fo=1, routed)           0.000     9.181    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][3]
    SLICE_X100Y0         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.177ns  (logic 0.605ns (6.593%)  route 8.572ns (93.407%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/UPDATE
                         net (fo=13, routed)          4.962     4.962    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/update
    SLICE_X107Y1         LUT4 (Prop_lut4_I1_O)        0.149     5.111 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          1.717     6.828    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X110Y4         LUT6 (Prop_lut6_I0_O)        0.332     7.160 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          1.893     9.053    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X101Y0         LUT3 (Prop_lut3_I1_O)        0.124     9.177 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_28/O
                         net (fo=1, routed)           0.000     9.177    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][4]
    SLICE_X101Y0         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.172ns  (logic 0.605ns (6.596%)  route 8.567ns (93.404%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/UPDATE
                         net (fo=13, routed)          4.962     4.962    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/update
    SLICE_X107Y1         LUT4 (Prop_lut4_I1_O)        0.149     5.111 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          1.717     6.828    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X110Y4         LUT6 (Prop_lut6_I0_O)        0.332     7.160 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          1.888     9.048    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X100Y0         LUT3 (Prop_lut3_I1_O)        0.124     9.172 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_24/O
                         net (fo=1, routed)           0.000     9.172    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][8]
    SLICE_X100Y0         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y5         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/C
    SLICE_X110Y5         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.062     0.190    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q[0]
    SLICE_X110Y5         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y5         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C
    SLICE_X113Y5         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q[0]
    SLICE_X113Y5         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y0         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C
    SLICE_X112Y0         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q[0]
    SLICE_X112Y0         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y0         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C
    SLICE_X112Y0         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q[0]
    SLICE_X112Y0         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y3         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/C
    SLICE_X108Y3         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q[0]
    SLICE_X108Y3         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/dr_q_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/dr_q_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y12        FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/dr_q_reg[27]/C
    SLICE_X110Y12        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/dr_q_reg[27]/Q
                         net (fo=2, routed)           0.063     0.204    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/Q[27]
    SLICE_X111Y12        LUT5 (Prop_lut5_I4_O)        0.045     0.249 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/dr_q[26]_i_1/O
                         net (fo=1, routed)           0.000     0.249    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/dr_d[26]
    SLICE_X111Y12        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/dr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/dr_q_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y2         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/dr_q_reg[11]/C
    SLICE_X105Y2         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/dr_q_reg[11]/Q
                         net (fo=2, routed)           0.063     0.204    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][9]
    SLICE_X104Y2         LUT6 (Prop_lut6_I5_O)        0.045     0.249 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_q[9]_i_1__5/O
                         net (fo=1, routed)           0.000     0.249    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_d[9]
    SLICE_X104Y2         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.094%)  route 0.065ns (25.906%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y11        FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][27]/C
    SLICE_X110Y11        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][27]/Q
                         net (fo=2, routed)           0.065     0.206    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][27]
    SLICE_X111Y11        LUT6 (Prop_lut6_I4_O)        0.045     0.251 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_q[27]_i_1__5/O
                         net (fo=1, routed)           0.000     0.251    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_d[27]
    SLICE_X111Y11        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y5         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[14]/C
    SLICE_X105Y5         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[14]/Q
                         net (fo=2, routed)           0.066     0.207    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]_0[14]
    SLICE_X104Y5         LUT3 (Prop_lut3_I0_O)        0.045     0.252 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_18/O
                         net (fo=1, routed)           0.000     0.252    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][14]
    SLICE_X104Y5         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y5         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[13]/C
    SLICE_X105Y5         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[13]/Q
                         net (fo=2, routed)           0.066     0.207    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]_0[13]
    SLICE_X104Y5         LUT3 (Prop_lut3_I0_O)        0.045     0.252 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_19/O
                         net (fo=1, routed)           0.000     0.252    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][13]
    SLICE_X104Y5         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  To Clock:  

Max Delay           229 Endpoints
Min Delay           229 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            i2s_sck_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.885ns  (logic 4.663ns (29.356%)  route 11.222ns (70.644%))
  Logic Levels:           5  (BUFGCTRL=2 LUT2=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.712    32.329    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/clk_out1_0
    SLICE_X63Y59         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDCE (Prop_fdce_C_Q)         0.459    32.788 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/Q
                         net (fo=2, routed)           1.540    34.328    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_2
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124    34.452 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_i_1/O
                         net (fo=1, routed)           0.719    35.171    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/odd_clk
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    35.272 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=1, routed)           0.146    35.418    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/generated_clock
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    35.519 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.318    37.837    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I0_O)        0.152    37.989 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/xilinx_iobuf_i_i_1__30/O
                         net (fo=1, routed)           6.498    44.488    x_heep_system_i/pad_ring_i/pad_i2s_sck_i/xilinx_iobuf_i/I
    B19                  OBUFT (Prop_obuft_I_O)       3.726    48.214 r  x_heep_system_i/pad_ring_i/pad_i2s_sck_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    48.214    i2s_sck_io
    B19                                                               r  i2s_sck_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            i2s_ws_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.687ns  (logic 4.173ns (39.047%)  route 6.514ns (60.953%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.146    30.763    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    30.864 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.318    33.182    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    33.306 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.590    33.896    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    33.997 f  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         1.712    35.709    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/i2s_sck_out_x
    SLICE_X62Y63         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.524    36.233 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/Q
                         net (fo=9, routed)           0.935    37.168    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg_0
    SLICE_X66Y62         LUT4 (Prop_lut4_I0_O)        0.124    37.292 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/xilinx_iobuf_i_i_1__29/O
                         net (fo=1, routed)           5.579    42.871    x_heep_system_i/pad_ring_i/pad_i2s_ws_i/xilinx_iobuf_i/I
    B20                  OBUFT (Prop_obuft_I_O)       3.525    46.396 r  x_heep_system_i/pad_ring_i/pad_i2s_ws_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    46.396    i2s_ws_io
    B20                                                               r  i2s_ws_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io0_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.397ns  (logic 4.493ns (43.216%)  route 5.904ns (56.784%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.712    32.329    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X65Y25         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io0_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.459    32.788 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io0_90_reg/Q
                         net (fo=1, routed)           0.726    33.514    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io0_90
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.124    33.638 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__0/O
                         net (fo=1, routed)           1.176    34.814    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__0_n_0
    SLICE_X65Y46         LUT3 (Prop_lut3_I0_O)        0.150    34.964 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_1/O
                         net (fo=1, routed)           4.001    38.966    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_0_i/xilinx_iobuf_i/I
    U19                  OBUFT (Prop_obuft_I_O)       3.760    42.726 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_0_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    42.726    spi_flash_sd_io[0]
    U19                                                               r  spi_flash_sd_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io3_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.147ns  (logic 4.396ns (43.322%)  route 5.751ns (56.678%))
  Logic Levels:           3  (LUT5=2 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.718    32.335    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X66Y28         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io3_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y28         FDRE (Prop_fdre_C_Q)         0.524    32.859 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io3_90_reg/Q
                         net (fo=1, routed)           0.296    33.155    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io3_90
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.124    33.279 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__1/O
                         net (fo=1, routed)           0.813    34.093    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__1_n_0
    SLICE_X69Y27         LUT5 (Prop_lut5_I0_O)        0.124    34.217 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_1__0/O
                         net (fo=1, routed)           4.642    38.858    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_3_i/xilinx_iobuf_i/I
    Y16                  OBUFT (Prop_obuft_I_O)       3.624    42.482 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_3_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    42.482    spi_flash_sd_io[3]
    Y16                                                               r  spi_flash_sd_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io1_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.891ns  (logic 4.280ns (43.275%)  route 5.611ns (56.725%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.712    32.329    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X65Y25         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io1_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.459    32.788 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io1_90_reg/Q
                         net (fo=1, routed)           0.573    33.361    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io1_90
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.124    33.485 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3/O
                         net (fo=1, routed)           1.182    34.667    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_shift_reg/xilinx_iobuf_i_1
    SLICE_X63Y46         LUT6 (Prop_lut6_I4_O)        0.124    34.791 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_shift_reg/xilinx_iobuf_i_i_1__17/O
                         net (fo=1, routed)           3.856    38.647    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_1_i/xilinx_iobuf_i/I
    Y19                  OBUFT (Prop_obuft_I_O)       3.573    42.220 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_1_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    42.220    spi_flash_sd_io[1]
    Y19                                                               r  spi_flash_sd_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io2_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.494ns  (logic 4.317ns (45.472%)  route 5.177ns (54.528%))
  Logic Levels:           3  (LUT5=2 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.712    32.329    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X66Y25         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io2_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y25         FDRE (Prop_fdre_C_Q)         0.524    32.853 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io2_90_reg/Q
                         net (fo=1, routed)           0.715    33.568    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io2_90
    SLICE_X66Y25         LUT5 (Prop_lut5_I0_O)        0.124    33.692 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__2/O
                         net (fo=1, routed)           1.000    34.692    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__2_n_0
    SLICE_X67Y32         LUT5 (Prop_lut5_I0_O)        0.124    34.816 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_1__1/O
                         net (fo=1, routed)           3.462    38.278    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_2_i/xilinx_iobuf_i/I
    W18                  OBUFT (Prop_obuft_I_O)       3.545    41.823 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_2_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    41.823    spi_flash_sd_io[2]
    W18                                                               r  spi_flash_sd_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_sd_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.853ns  (logic 6.762ns (18.860%)  route 29.091ns (81.140%))
  Logic Levels:           17  (CARRY4=4 LUT3=4 LUT4=1 LUT5=3 LUT6=4 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.722     2.080    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X81Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y29         FDCE (Prop_fdce_C_Q)         0.456     2.536 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/Q
                         net (fo=122, routed)         2.466     5.002    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_30_0
    SLICE_X79Y23         LUT5 (Prop_lut5_I2_O)        0.124     5.126 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_370__0/O
                         net (fo=1, routed)           0.000     5.126    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_370__0_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.658 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_295/CO[3]
                         net (fo=1, routed)           0.000     5.658    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_295_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.772 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.009     5.781    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_203_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.895 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_92__0/CO[3]
                         net (fo=1, routed)           0.000     5.895    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_92__0_n_0
    SLICE_X79Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.009 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_27/CO[3]
                         net (fo=2, routed)           1.534     7.542    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o28_in
    SLICE_X82Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.666 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35/O
                         net (fo=1, routed)           0.286     7.953    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35_n_0
    SLICE_X82Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.077 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1/O
                         net (fo=5, routed)           0.860     8.937    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1_n_0
    SLICE_X81Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.061 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_8__4/O
                         net (fo=112, routed)         5.685    14.745    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_8__4_n_0
    SLICE_X86Y92         LUT4 (Prop_lut4_I1_O)        0.117    14.862 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___51_i_2__1/O
                         net (fo=148, routed)         2.363    17.226    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[addr][4]_0
    SLICE_X87Y106        LUT6 (Prop_lut6_I3_O)        0.331    17.557 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___181_i_2__1/O
                         net (fo=71, routed)          0.806    18.363    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/gen_normal_fifo.rdata_int1__0
    SLICE_X88Y103        LUT5 (Prop_lut5_I1_O)        0.124    18.487 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___181/O
                         net (fo=2, routed)           2.654    21.141    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___181_n_0
    SLICE_X85Y44         LUT3 (Prop_lut3_I0_O)        0.150    21.291 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___47/O
                         net (fo=5, routed)           3.383    24.673    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_2
    SLICE_X86Y105        LUT6 (Prop_lut6_I4_O)        0.326    24.999 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__0/O
                         net (fo=82, routed)          1.721    26.720    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X86Y109        LUT3 (Prop_lut3_I1_O)        0.124    26.844 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/cpha_q_i_1__0/O
                         net (fo=13, routed)          1.220    28.065    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/cpha
    SLICE_X82Y103        LUT3 (Prop_lut3_I1_O)        0.124    28.189 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/i___40_i_2__0/O
                         net (fo=19, routed)          1.821    30.010    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core_n_47
    SLICE_X67Y105        LUT3 (Prop_lut3_I0_O)        0.124    30.134 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___46/O
                         net (fo=1, routed)           4.283    34.417    x_heep_system_i/pad_ring_i/pad_spi_sd_2_i/xilinx_iobuf_i/I
    P18                  OBUFT (Prop_obuft_I_O)       3.516    37.932 r  x_heep_system_i/pad_ring_i/pad_spi_sd_2_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    37.932    spi_sd_io[2]
    P18                                                               r  spi_sd_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_sd_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.611ns  (logic 6.777ns (19.030%)  route 28.835ns (80.970%))
  Logic Levels:           17  (CARRY4=4 LUT3=4 LUT4=1 LUT5=3 LUT6=4 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.722     2.080    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X81Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y29         FDCE (Prop_fdce_C_Q)         0.456     2.536 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/Q
                         net (fo=122, routed)         2.466     5.002    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_30_0
    SLICE_X79Y23         LUT5 (Prop_lut5_I2_O)        0.124     5.126 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_370__0/O
                         net (fo=1, routed)           0.000     5.126    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_370__0_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.658 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_295/CO[3]
                         net (fo=1, routed)           0.000     5.658    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_295_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.772 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.009     5.781    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_203_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.895 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_92__0/CO[3]
                         net (fo=1, routed)           0.000     5.895    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_92__0_n_0
    SLICE_X79Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.009 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_27/CO[3]
                         net (fo=2, routed)           1.534     7.542    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o28_in
    SLICE_X82Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.666 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35/O
                         net (fo=1, routed)           0.286     7.953    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35_n_0
    SLICE_X82Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.077 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1/O
                         net (fo=5, routed)           0.860     8.937    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1_n_0
    SLICE_X81Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.061 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_8__4/O
                         net (fo=112, routed)         5.685    14.745    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_8__4_n_0
    SLICE_X86Y92         LUT4 (Prop_lut4_I1_O)        0.117    14.862 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___51_i_2__1/O
                         net (fo=148, routed)         2.363    17.226    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[addr][4]_0
    SLICE_X87Y106        LUT6 (Prop_lut6_I3_O)        0.331    17.557 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___181_i_2__1/O
                         net (fo=71, routed)          0.806    18.363    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/gen_normal_fifo.rdata_int1__0
    SLICE_X88Y103        LUT5 (Prop_lut5_I1_O)        0.124    18.487 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___181/O
                         net (fo=2, routed)           2.654    21.141    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___181_n_0
    SLICE_X85Y44         LUT3 (Prop_lut3_I0_O)        0.150    21.291 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___47/O
                         net (fo=5, routed)           3.383    24.673    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_2
    SLICE_X86Y105        LUT6 (Prop_lut6_I4_O)        0.326    24.999 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__0/O
                         net (fo=82, routed)          1.721    26.720    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X86Y109        LUT3 (Prop_lut3_I1_O)        0.124    26.844 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/cpha_q_i_1__0/O
                         net (fo=13, routed)          1.220    28.065    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/cpha
    SLICE_X82Y103        LUT3 (Prop_lut3_I1_O)        0.124    28.189 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/i___40_i_2__0/O
                         net (fo=19, routed)          1.430    29.619    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/speed_cpha1_reg[0]_0
    SLICE_X67Y104        LUT3 (Prop_lut3_I1_O)        0.124    29.743 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/xilinx_iobuf_i_i_1__6/O
                         net (fo=1, routed)           4.417    34.160    x_heep_system_i/pad_ring_i/pad_spi_sd_3_i/xilinx_iobuf_i/I
    N17                  OBUFT (Prop_obuft_I_O)       3.531    37.691 r  x_heep_system_i/pad_ring_i/pad_spi_sd_3_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    37.691    spi_sd_io[3]
    N17                                                               r  spi_sd_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_sd_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.085ns  (logic 7.108ns (20.258%)  route 27.977ns (79.742%))
  Logic Levels:           17  (CARRY4=4 LUT3=3 LUT4=2 LUT5=3 LUT6=4 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.722     2.080    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X81Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y29         FDCE (Prop_fdce_C_Q)         0.456     2.536 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/Q
                         net (fo=122, routed)         2.466     5.002    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_30_0
    SLICE_X79Y23         LUT5 (Prop_lut5_I2_O)        0.124     5.126 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_370__0/O
                         net (fo=1, routed)           0.000     5.126    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_370__0_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.658 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_295/CO[3]
                         net (fo=1, routed)           0.000     5.658    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_295_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.772 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.009     5.781    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_203_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.895 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_92__0/CO[3]
                         net (fo=1, routed)           0.000     5.895    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_92__0_n_0
    SLICE_X79Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.009 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_27/CO[3]
                         net (fo=2, routed)           1.534     7.542    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o28_in
    SLICE_X82Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.666 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35/O
                         net (fo=1, routed)           0.286     7.953    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35_n_0
    SLICE_X82Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.077 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1/O
                         net (fo=5, routed)           0.860     8.937    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1_n_0
    SLICE_X81Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.061 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_8__4/O
                         net (fo=112, routed)         5.685    14.745    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_8__4_n_0
    SLICE_X86Y92         LUT4 (Prop_lut4_I1_O)        0.117    14.862 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___51_i_2__1/O
                         net (fo=148, routed)         2.363    17.226    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[addr][4]_0
    SLICE_X87Y106        LUT6 (Prop_lut6_I3_O)        0.331    17.557 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___181_i_2__1/O
                         net (fo=71, routed)          0.806    18.363    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/gen_normal_fifo.rdata_int1__0
    SLICE_X88Y103        LUT5 (Prop_lut5_I1_O)        0.124    18.487 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___181/O
                         net (fo=2, routed)           2.654    21.141    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___181_n_0
    SLICE_X85Y44         LUT3 (Prop_lut3_I0_O)        0.150    21.291 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___47/O
                         net (fo=5, routed)           3.383    24.673    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_2
    SLICE_X86Y105        LUT6 (Prop_lut6_I4_O)        0.326    24.999 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__0/O
                         net (fo=82, routed)          1.721    26.720    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X86Y109        LUT3 (Prop_lut3_I1_O)        0.124    26.844 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/cpha_q_i_1__0/O
                         net (fo=13, routed)          1.220    28.065    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/cpha
    SLICE_X82Y103        LUT3 (Prop_lut3_I1_O)        0.124    28.189 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/i___40_i_2__0/O
                         net (fo=19, routed)          1.430    29.619    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_shift_reg/xilinx_iobuf_i
    SLICE_X67Y104        LUT4 (Prop_lut4_I2_O)        0.150    29.769 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_shift_reg/xilinx_iobuf_i_i_1__5/O
                         net (fo=1, routed)           3.560    33.329    x_heep_system_i/pad_ring_i/pad_spi_sd_1_i/xilinx_iobuf_i/I
    W15                  OBUFT (Prop_obuft_I_O)       3.836    37.165 r  x_heep_system_i/pad_ring_i/pad_spi_sd_1_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    37.165    spi_sd_io[1]
    W15                                                               r  spi_sd_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_sd_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.789ns  (logic 7.101ns (20.412%)  route 27.687ns (79.588%))
  Logic Levels:           17  (CARRY4=4 LUT3=3 LUT4=1 LUT5=4 LUT6=4 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.722     2.080    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X81Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y29         FDCE (Prop_fdce_C_Q)         0.456     2.536 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/Q
                         net (fo=122, routed)         2.466     5.002    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_30_0
    SLICE_X79Y23         LUT5 (Prop_lut5_I2_O)        0.124     5.126 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_370__0/O
                         net (fo=1, routed)           0.000     5.126    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_370__0_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.658 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_295/CO[3]
                         net (fo=1, routed)           0.000     5.658    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_295_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.772 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.009     5.781    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_203_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.895 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_92__0/CO[3]
                         net (fo=1, routed)           0.000     5.895    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_92__0_n_0
    SLICE_X79Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.009 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_27/CO[3]
                         net (fo=2, routed)           1.534     7.542    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o28_in
    SLICE_X82Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.666 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35/O
                         net (fo=1, routed)           0.286     7.953    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35_n_0
    SLICE_X82Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.077 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1/O
                         net (fo=5, routed)           0.860     8.937    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1_n_0
    SLICE_X81Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.061 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_8__4/O
                         net (fo=112, routed)         5.685    14.745    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_8__4_n_0
    SLICE_X86Y92         LUT4 (Prop_lut4_I1_O)        0.117    14.862 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___51_i_2__1/O
                         net (fo=148, routed)         2.363    17.226    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[addr][4]_0
    SLICE_X87Y106        LUT6 (Prop_lut6_I3_O)        0.331    17.557 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___181_i_2__1/O
                         net (fo=71, routed)          0.806    18.363    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/gen_normal_fifo.rdata_int1__0
    SLICE_X88Y103        LUT5 (Prop_lut5_I1_O)        0.124    18.487 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___181/O
                         net (fo=2, routed)           2.654    21.141    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___181_n_0
    SLICE_X85Y44         LUT3 (Prop_lut3_I0_O)        0.150    21.291 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___47/O
                         net (fo=5, routed)           3.383    24.673    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_2
    SLICE_X86Y105        LUT6 (Prop_lut6_I4_O)        0.326    24.999 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__0/O
                         net (fo=82, routed)          1.721    26.720    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X86Y109        LUT3 (Prop_lut3_I1_O)        0.124    26.844 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/cpha_q_i_1__0/O
                         net (fo=13, routed)          1.220    28.065    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/cpha
    SLICE_X82Y103        LUT3 (Prop_lut3_I1_O)        0.124    28.189 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/i___40_i_2__0/O
                         net (fo=19, routed)          1.821    30.010    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_shift_reg/xilinx_iobuf_i
    SLICE_X67Y105        LUT5 (Prop_lut5_I1_O)        0.152    30.162 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_shift_reg/xilinx_iobuf_i_i_1__4/O
                         net (fo=1, routed)           2.879    33.041    x_heep_system_i/pad_ring_i/pad_spi_sd_0_i/xilinx_iobuf_i/I
    T12                  OBUFT (Prop_obuft_I_O)       3.827    36.868 r  x_heep_system_i/pad_ring_i/pad_spi_sd_0_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    36.868    spi_sd_io[0]
    T12                                                               r  spi_sd_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.656ns  (logic 0.518ns (78.938%)  route 0.138ns (21.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.626    -1.542    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X102Y1         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y1         FDRE (Prop_fdre_C_Q)         0.418    -1.124 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/Q
                         net (fo=2, routed)           0.138    -0.986    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[4]
    SLICE_X103Y1         LUT5 (Prop_lut5_I4_O)        0.100    -0.886 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_28/O
                         net (fo=1, routed)           0.000    -0.886    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][4]
    SLICE_X103Y1         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.610ns  (logic 0.467ns (76.531%)  route 0.143ns (23.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.700    -1.468    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X109Y5         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y5         FDRE (Prop_fdre_C_Q)         0.367    -1.101 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/Q
                         net (fo=2, routed)           0.143    -0.958    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]_0[0]
    SLICE_X108Y5         LUT5 (Prop_lut5_I4_O)        0.100    -0.858 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[resp]_inferred_i_2/O
                         net (fo=1, routed)           0.000    -0.858    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[resp][0]
    SLICE_X108Y5         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.664ns  (logic 0.337ns (50.759%)  route 0.327ns (49.241%))
  Logic Levels:           0  
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.702    -1.466    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X110Y4         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDCE (Prop_fdce_C_Q)         0.337    -1.129 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/Q
                         net (fo=44, routed)          0.327    -0.802    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/D[0]
    SLICE_X110Y5         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.745ns  (logic 0.518ns (69.511%)  route 0.227ns (30.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.626    -1.542    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X104Y4         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y4         FDRE (Prop_fdre_C_Q)         0.418    -1.124 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][6]/Q
                         net (fo=2, routed)           0.227    -0.897    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[6]
    SLICE_X105Y4         LUT5 (Prop_lut5_I4_O)        0.100    -0.797 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_26/O
                         net (fo=1, routed)           0.000    -0.797    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][6]
    SLICE_X105Y4         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.672ns  (logic 0.418ns (62.186%)  route 0.254ns (37.814%))
  Logic Levels:           0  
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.703    -1.465    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/clk_out1_0
    SLICE_X112Y1         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y1         FDCE (Prop_fdce_C_Q)         0.418    -1.047 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.254    -0.793    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]_0[0]
    SLICE_X112Y0         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.697ns  (logic 0.418ns (59.956%)  route 0.279ns (40.044%))
  Logic Levels:           0  
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.700    -1.468    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X108Y4         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y4         FDCE (Prop_fdce_C_Q)         0.418    -1.050 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/Q
                         net (fo=4, routed)           0.279    -0.771    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/D[0]
    SLICE_X108Y3         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.716ns  (logic 0.467ns (65.217%)  route 0.249ns (34.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.698    -1.470    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X107Y10        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y10        FDRE (Prop_fdre_C_Q)         0.367    -1.103 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/Q
                         net (fo=2, routed)           0.249    -0.854    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[26]
    SLICE_X109Y10        LUT5 (Prop_lut5_I4_O)        0.100    -0.754 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_6/O
                         net (fo=1, routed)           0.000    -0.754    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][26]
    SLICE_X109Y10        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.795ns  (logic 0.518ns (65.147%)  route 0.277ns (34.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.626    -1.542    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X102Y1         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y1         FDRE (Prop_fdre_C_Q)         0.418    -1.124 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/Q
                         net (fo=2, routed)           0.277    -0.847    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[8]
    SLICE_X104Y1         LUT5 (Prop_lut5_I4_O)        0.100    -0.747 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_24/O
                         net (fo=1, routed)           0.000    -0.747    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][8]
    SLICE_X104Y1         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][17]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.724ns  (logic 0.467ns (64.494%)  route 0.257ns (35.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.700    -1.468    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X106Y5         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y5         FDRE (Prop_fdre_C_Q)         0.367    -1.101 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/Q
                         net (fo=2, routed)           0.257    -0.844    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[17]
    SLICE_X107Y6         LUT5 (Prop_lut5_I4_O)        0.100    -0.744 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_15/O
                         net (fo=1, routed)           0.000    -0.744    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][17]
    SLICE_X107Y6         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.729ns  (logic 0.467ns (64.103%)  route 0.262ns (35.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.699    -1.469    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X107Y7         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y7         FDRE (Prop_fdre_C_Q)         0.367    -1.102 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/Q
                         net (fo=2, routed)           0.262    -0.841    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[12]
    SLICE_X107Y5         LUT5 (Prop_lut5_I4_O)        0.100    -0.741 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_20/O
                         net (fo=1, routed)           0.000    -0.741    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][12]
    SLICE_X107Y5         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  To Clock:  

Max Delay           229 Endpoints
Min Delay           229 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            i2s_sck_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.885ns  (logic 4.663ns (29.356%)  route 11.222ns (70.644%))
  Logic Levels:           5  (BUFGCTRL=2 LUT2=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.712    32.329    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/clk_out1_0
    SLICE_X63Y59         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDCE (Prop_fdce_C_Q)         0.459    32.788 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/Q
                         net (fo=2, routed)           1.540    34.328    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_2
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124    34.452 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_i_1/O
                         net (fo=1, routed)           0.719    35.171    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/odd_clk
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    35.272 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=1, routed)           0.146    35.418    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/generated_clock
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    35.519 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.318    37.837    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I0_O)        0.152    37.989 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/xilinx_iobuf_i_i_1__30/O
                         net (fo=1, routed)           6.498    44.488    x_heep_system_i/pad_ring_i/pad_i2s_sck_i/xilinx_iobuf_i/I
    B19                  OBUFT (Prop_obuft_I_O)       3.726    48.214 r  x_heep_system_i/pad_ring_i/pad_i2s_sck_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    48.214    i2s_sck_io
    B19                                                               r  i2s_sck_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            i2s_ws_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.687ns  (logic 4.173ns (39.047%)  route 6.514ns (60.953%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.146    30.763    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    30.864 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.318    33.182    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    33.306 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.590    33.896    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    33.997 f  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         1.712    35.709    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/i2s_sck_out_x
    SLICE_X62Y63         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.524    36.233 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/Q
                         net (fo=9, routed)           0.935    37.168    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg_0
    SLICE_X66Y62         LUT4 (Prop_lut4_I0_O)        0.124    37.292 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/xilinx_iobuf_i_i_1__29/O
                         net (fo=1, routed)           5.579    42.871    x_heep_system_i/pad_ring_i/pad_i2s_ws_i/xilinx_iobuf_i/I
    B20                  OBUFT (Prop_obuft_I_O)       3.525    46.396 r  x_heep_system_i/pad_ring_i/pad_i2s_ws_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    46.396    i2s_ws_io
    B20                                                               r  i2s_ws_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io0_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.397ns  (logic 4.493ns (43.216%)  route 5.904ns (56.784%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.712    32.329    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X65Y25         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io0_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.459    32.788 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io0_90_reg/Q
                         net (fo=1, routed)           0.726    33.514    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io0_90
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.124    33.638 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__0/O
                         net (fo=1, routed)           1.176    34.814    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__0_n_0
    SLICE_X65Y46         LUT3 (Prop_lut3_I0_O)        0.150    34.964 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_1/O
                         net (fo=1, routed)           4.001    38.966    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_0_i/xilinx_iobuf_i/I
    U19                  OBUFT (Prop_obuft_I_O)       3.760    42.726 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_0_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    42.726    spi_flash_sd_io[0]
    U19                                                               r  spi_flash_sd_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io3_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.147ns  (logic 4.396ns (43.322%)  route 5.751ns (56.678%))
  Logic Levels:           3  (LUT5=2 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.718    32.335    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X66Y28         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io3_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y28         FDRE (Prop_fdre_C_Q)         0.524    32.859 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io3_90_reg/Q
                         net (fo=1, routed)           0.296    33.155    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io3_90
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.124    33.279 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__1/O
                         net (fo=1, routed)           0.813    34.093    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__1_n_0
    SLICE_X69Y27         LUT5 (Prop_lut5_I0_O)        0.124    34.217 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_1__0/O
                         net (fo=1, routed)           4.642    38.858    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_3_i/xilinx_iobuf_i/I
    Y16                  OBUFT (Prop_obuft_I_O)       3.624    42.482 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_3_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    42.482    spi_flash_sd_io[3]
    Y16                                                               r  spi_flash_sd_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io1_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.891ns  (logic 4.280ns (43.275%)  route 5.611ns (56.725%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.712    32.329    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X65Y25         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io1_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.459    32.788 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io1_90_reg/Q
                         net (fo=1, routed)           0.573    33.361    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io1_90
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.124    33.485 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3/O
                         net (fo=1, routed)           1.182    34.667    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_shift_reg/xilinx_iobuf_i_1
    SLICE_X63Y46         LUT6 (Prop_lut6_I4_O)        0.124    34.791 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_shift_reg/xilinx_iobuf_i_i_1__17/O
                         net (fo=1, routed)           3.856    38.647    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_1_i/xilinx_iobuf_i/I
    Y19                  OBUFT (Prop_obuft_I_O)       3.573    42.220 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_1_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    42.220    spi_flash_sd_io[1]
    Y19                                                               r  spi_flash_sd_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io2_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.494ns  (logic 4.317ns (45.472%)  route 5.177ns (54.528%))
  Logic Levels:           3  (LUT5=2 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.712    32.329    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X66Y25         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io2_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y25         FDRE (Prop_fdre_C_Q)         0.524    32.853 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io2_90_reg/Q
                         net (fo=1, routed)           0.715    33.568    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io2_90
    SLICE_X66Y25         LUT5 (Prop_lut5_I0_O)        0.124    33.692 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__2/O
                         net (fo=1, routed)           1.000    34.692    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__2_n_0
    SLICE_X67Y32         LUT5 (Prop_lut5_I0_O)        0.124    34.816 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_1__1/O
                         net (fo=1, routed)           3.462    38.278    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_2_i/xilinx_iobuf_i/I
    W18                  OBUFT (Prop_obuft_I_O)       3.545    41.823 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_2_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    41.823    spi_flash_sd_io[2]
    W18                                                               r  spi_flash_sd_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_sd_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.853ns  (logic 6.762ns (18.860%)  route 29.091ns (81.140%))
  Logic Levels:           17  (CARRY4=4 LUT3=4 LUT4=1 LUT5=3 LUT6=4 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.722     2.080    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X81Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y29         FDCE (Prop_fdce_C_Q)         0.456     2.536 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/Q
                         net (fo=122, routed)         2.466     5.002    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_30_0
    SLICE_X79Y23         LUT5 (Prop_lut5_I2_O)        0.124     5.126 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_370__0/O
                         net (fo=1, routed)           0.000     5.126    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_370__0_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.658 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_295/CO[3]
                         net (fo=1, routed)           0.000     5.658    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_295_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.772 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.009     5.781    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_203_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.895 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_92__0/CO[3]
                         net (fo=1, routed)           0.000     5.895    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_92__0_n_0
    SLICE_X79Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.009 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_27/CO[3]
                         net (fo=2, routed)           1.534     7.542    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o28_in
    SLICE_X82Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.666 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35/O
                         net (fo=1, routed)           0.286     7.953    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35_n_0
    SLICE_X82Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.077 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1/O
                         net (fo=5, routed)           0.860     8.937    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1_n_0
    SLICE_X81Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.061 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_8__4/O
                         net (fo=112, routed)         5.685    14.745    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_8__4_n_0
    SLICE_X86Y92         LUT4 (Prop_lut4_I1_O)        0.117    14.862 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___51_i_2__1/O
                         net (fo=148, routed)         2.363    17.226    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[addr][4]_0
    SLICE_X87Y106        LUT6 (Prop_lut6_I3_O)        0.331    17.557 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___181_i_2__1/O
                         net (fo=71, routed)          0.806    18.363    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/gen_normal_fifo.rdata_int1__0
    SLICE_X88Y103        LUT5 (Prop_lut5_I1_O)        0.124    18.487 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___181/O
                         net (fo=2, routed)           2.654    21.141    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___181_n_0
    SLICE_X85Y44         LUT3 (Prop_lut3_I0_O)        0.150    21.291 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___47/O
                         net (fo=5, routed)           3.383    24.673    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_2
    SLICE_X86Y105        LUT6 (Prop_lut6_I4_O)        0.326    24.999 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__0/O
                         net (fo=82, routed)          1.721    26.720    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X86Y109        LUT3 (Prop_lut3_I1_O)        0.124    26.844 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/cpha_q_i_1__0/O
                         net (fo=13, routed)          1.220    28.065    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/cpha
    SLICE_X82Y103        LUT3 (Prop_lut3_I1_O)        0.124    28.189 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/i___40_i_2__0/O
                         net (fo=19, routed)          1.821    30.010    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core_n_47
    SLICE_X67Y105        LUT3 (Prop_lut3_I0_O)        0.124    30.134 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___46/O
                         net (fo=1, routed)           4.283    34.417    x_heep_system_i/pad_ring_i/pad_spi_sd_2_i/xilinx_iobuf_i/I
    P18                  OBUFT (Prop_obuft_I_O)       3.516    37.932 r  x_heep_system_i/pad_ring_i/pad_spi_sd_2_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    37.932    spi_sd_io[2]
    P18                                                               r  spi_sd_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_sd_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.611ns  (logic 6.777ns (19.030%)  route 28.835ns (80.970%))
  Logic Levels:           17  (CARRY4=4 LUT3=4 LUT4=1 LUT5=3 LUT6=4 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.722     2.080    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X81Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y29         FDCE (Prop_fdce_C_Q)         0.456     2.536 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/Q
                         net (fo=122, routed)         2.466     5.002    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_30_0
    SLICE_X79Y23         LUT5 (Prop_lut5_I2_O)        0.124     5.126 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_370__0/O
                         net (fo=1, routed)           0.000     5.126    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_370__0_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.658 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_295/CO[3]
                         net (fo=1, routed)           0.000     5.658    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_295_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.772 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.009     5.781    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_203_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.895 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_92__0/CO[3]
                         net (fo=1, routed)           0.000     5.895    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_92__0_n_0
    SLICE_X79Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.009 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_27/CO[3]
                         net (fo=2, routed)           1.534     7.542    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o28_in
    SLICE_X82Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.666 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35/O
                         net (fo=1, routed)           0.286     7.953    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35_n_0
    SLICE_X82Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.077 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1/O
                         net (fo=5, routed)           0.860     8.937    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1_n_0
    SLICE_X81Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.061 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_8__4/O
                         net (fo=112, routed)         5.685    14.745    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_8__4_n_0
    SLICE_X86Y92         LUT4 (Prop_lut4_I1_O)        0.117    14.862 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___51_i_2__1/O
                         net (fo=148, routed)         2.363    17.226    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[addr][4]_0
    SLICE_X87Y106        LUT6 (Prop_lut6_I3_O)        0.331    17.557 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___181_i_2__1/O
                         net (fo=71, routed)          0.806    18.363    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/gen_normal_fifo.rdata_int1__0
    SLICE_X88Y103        LUT5 (Prop_lut5_I1_O)        0.124    18.487 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___181/O
                         net (fo=2, routed)           2.654    21.141    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___181_n_0
    SLICE_X85Y44         LUT3 (Prop_lut3_I0_O)        0.150    21.291 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___47/O
                         net (fo=5, routed)           3.383    24.673    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_2
    SLICE_X86Y105        LUT6 (Prop_lut6_I4_O)        0.326    24.999 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__0/O
                         net (fo=82, routed)          1.721    26.720    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X86Y109        LUT3 (Prop_lut3_I1_O)        0.124    26.844 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/cpha_q_i_1__0/O
                         net (fo=13, routed)          1.220    28.065    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/cpha
    SLICE_X82Y103        LUT3 (Prop_lut3_I1_O)        0.124    28.189 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/i___40_i_2__0/O
                         net (fo=19, routed)          1.430    29.619    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/speed_cpha1_reg[0]_0
    SLICE_X67Y104        LUT3 (Prop_lut3_I1_O)        0.124    29.743 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/xilinx_iobuf_i_i_1__6/O
                         net (fo=1, routed)           4.417    34.160    x_heep_system_i/pad_ring_i/pad_spi_sd_3_i/xilinx_iobuf_i/I
    N17                  OBUFT (Prop_obuft_I_O)       3.531    37.691 r  x_heep_system_i/pad_ring_i/pad_spi_sd_3_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    37.691    spi_sd_io[3]
    N17                                                               r  spi_sd_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_sd_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.085ns  (logic 7.108ns (20.258%)  route 27.977ns (79.742%))
  Logic Levels:           17  (CARRY4=4 LUT3=3 LUT4=2 LUT5=3 LUT6=4 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.722     2.080    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X81Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y29         FDCE (Prop_fdce_C_Q)         0.456     2.536 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/Q
                         net (fo=122, routed)         2.466     5.002    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_30_0
    SLICE_X79Y23         LUT5 (Prop_lut5_I2_O)        0.124     5.126 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_370__0/O
                         net (fo=1, routed)           0.000     5.126    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_370__0_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.658 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_295/CO[3]
                         net (fo=1, routed)           0.000     5.658    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_295_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.772 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.009     5.781    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_203_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.895 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_92__0/CO[3]
                         net (fo=1, routed)           0.000     5.895    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_92__0_n_0
    SLICE_X79Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.009 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_27/CO[3]
                         net (fo=2, routed)           1.534     7.542    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o28_in
    SLICE_X82Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.666 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35/O
                         net (fo=1, routed)           0.286     7.953    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35_n_0
    SLICE_X82Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.077 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1/O
                         net (fo=5, routed)           0.860     8.937    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1_n_0
    SLICE_X81Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.061 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_8__4/O
                         net (fo=112, routed)         5.685    14.745    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_8__4_n_0
    SLICE_X86Y92         LUT4 (Prop_lut4_I1_O)        0.117    14.862 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___51_i_2__1/O
                         net (fo=148, routed)         2.363    17.226    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[addr][4]_0
    SLICE_X87Y106        LUT6 (Prop_lut6_I3_O)        0.331    17.557 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___181_i_2__1/O
                         net (fo=71, routed)          0.806    18.363    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/gen_normal_fifo.rdata_int1__0
    SLICE_X88Y103        LUT5 (Prop_lut5_I1_O)        0.124    18.487 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___181/O
                         net (fo=2, routed)           2.654    21.141    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___181_n_0
    SLICE_X85Y44         LUT3 (Prop_lut3_I0_O)        0.150    21.291 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___47/O
                         net (fo=5, routed)           3.383    24.673    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_2
    SLICE_X86Y105        LUT6 (Prop_lut6_I4_O)        0.326    24.999 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__0/O
                         net (fo=82, routed)          1.721    26.720    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X86Y109        LUT3 (Prop_lut3_I1_O)        0.124    26.844 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/cpha_q_i_1__0/O
                         net (fo=13, routed)          1.220    28.065    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/cpha
    SLICE_X82Y103        LUT3 (Prop_lut3_I1_O)        0.124    28.189 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/i___40_i_2__0/O
                         net (fo=19, routed)          1.430    29.619    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_shift_reg/xilinx_iobuf_i
    SLICE_X67Y104        LUT4 (Prop_lut4_I2_O)        0.150    29.769 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_shift_reg/xilinx_iobuf_i_i_1__5/O
                         net (fo=1, routed)           3.560    33.329    x_heep_system_i/pad_ring_i/pad_spi_sd_1_i/xilinx_iobuf_i/I
    W15                  OBUFT (Prop_obuft_I_O)       3.836    37.165 r  x_heep_system_i/pad_ring_i/pad_spi_sd_1_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    37.165    spi_sd_io[1]
    W15                                                               r  spi_sd_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_sd_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.789ns  (logic 7.101ns (20.412%)  route 27.687ns (79.588%))
  Logic Levels:           17  (CARRY4=4 LUT3=3 LUT4=1 LUT5=4 LUT6=4 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.118    -0.599    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.475 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.731     0.257    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.358 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.722     2.080    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X81Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y29         FDCE (Prop_fdce_C_Q)         0.456     2.536 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep/Q
                         net (fo=122, routed)         2.466     5.002    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_30_0
    SLICE_X79Y23         LUT5 (Prop_lut5_I2_O)        0.124     5.126 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_370__0/O
                         net (fo=1, routed)           0.000     5.126    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_370__0_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.658 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_295/CO[3]
                         net (fo=1, routed)           0.000     5.658    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_295_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.772 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.009     5.781    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_203_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.895 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_92__0/CO[3]
                         net (fo=1, routed)           0.000     5.895    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_92__0_n_0
    SLICE_X79Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.009 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_27/CO[3]
                         net (fo=2, routed)           1.534     7.542    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o28_in
    SLICE_X82Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.666 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35/O
                         net (fo=1, routed)           0.286     7.953    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35_n_0
    SLICE_X82Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.077 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1/O
                         net (fo=5, routed)           0.860     8.937    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1_n_0
    SLICE_X81Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.061 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_8__4/O
                         net (fo=112, routed)         5.685    14.745    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_8__4_n_0
    SLICE_X86Y92         LUT4 (Prop_lut4_I1_O)        0.117    14.862 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___51_i_2__1/O
                         net (fo=148, routed)         2.363    17.226    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[addr][4]_0
    SLICE_X87Y106        LUT6 (Prop_lut6_I3_O)        0.331    17.557 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___181_i_2__1/O
                         net (fo=71, routed)          0.806    18.363    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/gen_normal_fifo.rdata_int1__0
    SLICE_X88Y103        LUT5 (Prop_lut5_I1_O)        0.124    18.487 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___181/O
                         net (fo=2, routed)           2.654    21.141    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___181_n_0
    SLICE_X85Y44         LUT3 (Prop_lut3_I0_O)        0.150    21.291 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___47/O
                         net (fo=5, routed)           3.383    24.673    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_2
    SLICE_X86Y105        LUT6 (Prop_lut6_I4_O)        0.326    24.999 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__0/O
                         net (fo=82, routed)          1.721    26.720    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X86Y109        LUT3 (Prop_lut3_I1_O)        0.124    26.844 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/cpha_q_i_1__0/O
                         net (fo=13, routed)          1.220    28.065    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/cpha
    SLICE_X82Y103        LUT3 (Prop_lut3_I1_O)        0.124    28.189 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_fsm/i___40_i_2__0/O
                         net (fo=19, routed)          1.821    30.010    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_shift_reg/xilinx_iobuf_i
    SLICE_X67Y105        LUT5 (Prop_lut5_I1_O)        0.152    30.162 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_shift_reg/xilinx_iobuf_i_i_1__4/O
                         net (fo=1, routed)           2.879    33.041    x_heep_system_i/pad_ring_i/pad_spi_sd_0_i/xilinx_iobuf_i/I
    T12                  OBUFT (Prop_obuft_I_O)       3.827    36.868 r  x_heep_system_i/pad_ring_i/pad_spi_sd_0_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    36.868    spi_sd_io[0]
    T12                                                               r  spi_sd_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.656ns  (logic 0.518ns (78.938%)  route 0.138ns (21.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.626    -1.542    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X102Y1         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y1         FDRE (Prop_fdre_C_Q)         0.418    -1.124 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/Q
                         net (fo=2, routed)           0.138    -0.986    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[4]
    SLICE_X103Y1         LUT5 (Prop_lut5_I4_O)        0.100    -0.886 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_28/O
                         net (fo=1, routed)           0.000    -0.886    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][4]
    SLICE_X103Y1         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.610ns  (logic 0.467ns (76.531%)  route 0.143ns (23.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.700    -1.468    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X109Y5         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y5         FDRE (Prop_fdre_C_Q)         0.367    -1.101 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/Q
                         net (fo=2, routed)           0.143    -0.958    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]_0[0]
    SLICE_X108Y5         LUT5 (Prop_lut5_I4_O)        0.100    -0.858 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[resp]_inferred_i_2/O
                         net (fo=1, routed)           0.000    -0.858    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[resp][0]
    SLICE_X108Y5         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.664ns  (logic 0.337ns (50.759%)  route 0.327ns (49.241%))
  Logic Levels:           0  
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.702    -1.466    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X110Y4         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDCE (Prop_fdce_C_Q)         0.337    -1.129 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/Q
                         net (fo=44, routed)          0.327    -0.802    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/D[0]
    SLICE_X110Y5         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.745ns  (logic 0.518ns (69.511%)  route 0.227ns (30.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.626    -1.542    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X104Y4         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y4         FDRE (Prop_fdre_C_Q)         0.418    -1.124 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][6]/Q
                         net (fo=2, routed)           0.227    -0.897    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[6]
    SLICE_X105Y4         LUT5 (Prop_lut5_I4_O)        0.100    -0.797 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_26/O
                         net (fo=1, routed)           0.000    -0.797    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][6]
    SLICE_X105Y4         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.672ns  (logic 0.418ns (62.186%)  route 0.254ns (37.814%))
  Logic Levels:           0  
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.703    -1.465    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/clk_out1_0
    SLICE_X112Y1         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y1         FDCE (Prop_fdce_C_Q)         0.418    -1.047 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.254    -0.793    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]_0[0]
    SLICE_X112Y0         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.697ns  (logic 0.418ns (59.956%)  route 0.279ns (40.044%))
  Logic Levels:           0  
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.700    -1.468    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X108Y4         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y4         FDCE (Prop_fdce_C_Q)         0.418    -1.050 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/Q
                         net (fo=4, routed)           0.279    -0.771    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/D[0]
    SLICE_X108Y3         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.716ns  (logic 0.467ns (65.217%)  route 0.249ns (34.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.698    -1.470    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X107Y10        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y10        FDRE (Prop_fdre_C_Q)         0.367    -1.103 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/Q
                         net (fo=2, routed)           0.249    -0.854    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[26]
    SLICE_X109Y10        LUT5 (Prop_lut5_I4_O)        0.100    -0.754 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_6/O
                         net (fo=1, routed)           0.000    -0.754    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][26]
    SLICE_X109Y10        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.795ns  (logic 0.518ns (65.147%)  route 0.277ns (34.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.626    -1.542    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X102Y1         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y1         FDRE (Prop_fdre_C_Q)         0.418    -1.124 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/Q
                         net (fo=2, routed)           0.277    -0.847    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[8]
    SLICE_X104Y1         LUT5 (Prop_lut5_I4_O)        0.100    -0.747 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_24/O
                         net (fo=1, routed)           0.000    -0.747    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][8]
    SLICE_X104Y1         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][17]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.724ns  (logic 0.467ns (64.494%)  route 0.257ns (35.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.700    -1.468    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X106Y5         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y5         FDRE (Prop_fdre_C_Q)         0.367    -1.101 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/Q
                         net (fo=2, routed)           0.257    -0.844    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[17]
    SLICE_X107Y6         LUT5 (Prop_lut5_I4_O)        0.100    -0.744 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_15/O
                         net (fo=1, routed)           0.000    -0.744    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][17]
    SLICE_X107Y6         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.729ns  (logic 0.467ns (64.103%)  route 0.262ns (35.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.699    -1.469    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X107Y7         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y7         FDRE (Prop_fdre_C_Q)         0.367    -1.102 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/Q
                         net (fo=2, routed)           0.262    -0.841    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[12]
    SLICE_X107Y5         LUT5 (Prop_lut5_I4_O)        0.100    -0.741 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_20/O
                         net (fo=1, routed)           0.000    -0.741    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][12]
    SLICE_X107Y5         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_xilinx_clk_wizard_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_xilinx_clk_wizard_clk_wiz_0_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  clk_i (INOUT)
                         net (fo=0)                   0.000    20.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    14.977 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    17.183    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    17.284 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    19.264    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_buf_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_xilinx_clk_wizard_clk_wiz_0_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_buf_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  clk_i (INOUT)
                         net (fo=0)                   0.000    20.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    14.977 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    17.183    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    17.284 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    19.264    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_buf_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_buf_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0

Max Delay          5173 Endpoints
Min Delay          5173 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[6].mem_reg[6][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.155ns  (logic 14.229ns (34.575%)  route 26.926ns (65.425%))
  Logic Levels:           55  (CARRY4=29 DSP48E1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=4 LUT6=12)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.750     5.391    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.124     5.515 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.515    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.065 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     6.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.009     6.188    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.302    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.416 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.416    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.530 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.530    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.644    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.758 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.758    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.872    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.986    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     7.100    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     7.214    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.442    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.827 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.298     9.126    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.368     9.494 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.556    11.049    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.358    11.407 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.002    12.410    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.328    12.738 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.936    13.673    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.124    13.797 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.759    14.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.150    14.706 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_237/O
                         net (fo=8, routed)           1.056    15.762    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[4]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326    16.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879/O
                         net (fo=1, routed)           0.000    16.088    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.621    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.768    17.546    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.332    17.878 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.473    18.351    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I3_O)        0.124    18.475 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.083    19.558    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.124    19.682 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741/O
                         net (fo=4, routed)           0.959    20.641    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    20.765 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447/O
                         net (fo=2, routed)           0.829    21.594    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.218    22.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.059 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.180    24.240    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.364 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.784    25.148    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X16Y26         LUT2 (Prop_lut2_I0_O)        0.124    25.272 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    25.272    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.785 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    25.785    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.902 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    25.902    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.019 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.019    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.073    27.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.310    27.632 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.433    28.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124    28.189 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.435    28.624    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I4_O)        0.124    28.748 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.286    30.035    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X16Y25         LUT3 (Prop_lut3_I0_O)        0.148    30.183 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.474    30.656    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I2_O)        0.328    30.984 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    30.984    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.516 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.516    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.630    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.744    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.858    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.972 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.972    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.086    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.200    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           0.944    33.478    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X15Y14         LUT6 (Prop_lut6_I4_O)        0.303    33.781 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.342    35.124    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    35.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_14/O
                         net (fo=1, routed)           1.165    36.412    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.150    36.562 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7/O
                         net (fo=1, routed)           1.796    38.358    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.326    38.684 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___325_i_2/O
                         net (fo=40, routed)          1.444    40.128    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_10
    SLICE_X20Y36         LUT3 (Prop_lut3_I0_O)        0.156    40.284 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[6].mem[6][29]_i_1/O
                         net (fo=1, routed)           0.871    41.155    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[6].mem_reg[6][29]_0[18]
    SLICE_X21Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[6].mem_reg[6][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    -1.153    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.053 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    -0.542    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.451 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.568     1.117    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X21Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[6].mem_reg[6][29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.000ns  (logic 14.533ns (35.446%)  route 26.467ns (64.554%))
  Logic Levels:           57  (CARRY4=29 DSP48E1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=4 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.750     5.391    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.124     5.515 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.515    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.065 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     6.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.009     6.188    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.302    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.416 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.416    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.530 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.530    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.644    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.758 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.758    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.872    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.986    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     7.100    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     7.214    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.442    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.827 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.298     9.126    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.368     9.494 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.556    11.049    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.358    11.407 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.002    12.410    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.328    12.738 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.936    13.673    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.124    13.797 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.759    14.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.150    14.706 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_237/O
                         net (fo=8, routed)           1.056    15.762    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[4]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326    16.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879/O
                         net (fo=1, routed)           0.000    16.088    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.621    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.768    17.546    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.332    17.878 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.473    18.351    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I3_O)        0.124    18.475 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.083    19.558    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.124    19.682 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741/O
                         net (fo=4, routed)           0.959    20.641    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    20.765 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447/O
                         net (fo=2, routed)           0.829    21.594    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.218    22.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.059 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.180    24.240    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.364 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.784    25.148    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X16Y26         LUT2 (Prop_lut2_I0_O)        0.124    25.272 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    25.272    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.785 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    25.785    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.902 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    25.902    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.019 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.019    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.073    27.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.310    27.632 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.433    28.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124    28.189 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.435    28.624    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I4_O)        0.124    28.748 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.286    30.035    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X16Y25         LUT3 (Prop_lut3_I0_O)        0.148    30.183 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.474    30.656    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I2_O)        0.328    30.984 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    30.984    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.516 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.516    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.630    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.744    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.858    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.972 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.972    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.086    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.200    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           0.944    33.478    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X15Y14         LUT6 (Prop_lut6_I4_O)        0.303    33.781 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.342    35.124    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    35.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_14/O
                         net (fo=1, routed)           1.165    36.412    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.150    36.562 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7/O
                         net (fo=1, routed)           1.796    38.358    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.326    38.684 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___325_i_2/O
                         net (fo=40, routed)          1.056    39.740    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_i/regfile_alu_wdata_fw[29]
    SLICE_X26Y32         LUT6 (Prop_lut6_I3_O)        0.124    39.864 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___325/O
                         net (fo=3, routed)           0.800    40.664    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_operand_b_ex_o_reg[29]
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.124    40.788 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_operand_b_ex_o[29]_i_2/O
                         net (fo=1, routed)           0.000    40.788    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_b_ex_o_reg[29]
    SLICE_X29Y29         MUXF7 (Prop_muxf7_I0_O)      0.212    41.000 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_b_ex_o_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    41.000    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[30]_0[28]
    SLICE_X29Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    -1.153    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.053 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    -0.542    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.451 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.557     1.106    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X29Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[22].mem_reg[22][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.939ns  (logic 14.225ns (34.746%)  route 26.714ns (65.254%))
  Logic Levels:           55  (CARRY4=29 DSP48E1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=4 LUT6=12)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.750     5.391    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.124     5.515 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.515    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.065 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     6.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.009     6.188    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.302    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.416 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.416    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.530 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.530    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.644    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.758 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.758    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.872    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.986    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     7.100    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     7.214    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.442    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.827 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.298     9.126    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.368     9.494 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.556    11.049    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.358    11.407 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.002    12.410    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.328    12.738 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.936    13.673    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.124    13.797 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.759    14.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.150    14.706 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_237/O
                         net (fo=8, routed)           1.056    15.762    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[4]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326    16.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879/O
                         net (fo=1, routed)           0.000    16.088    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.621    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.768    17.546    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.332    17.878 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.473    18.351    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I3_O)        0.124    18.475 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.083    19.558    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.124    19.682 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741/O
                         net (fo=4, routed)           0.959    20.641    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    20.765 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447/O
                         net (fo=2, routed)           0.829    21.594    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.218    22.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.059 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.180    24.240    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.364 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.784    25.148    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X16Y26         LUT2 (Prop_lut2_I0_O)        0.124    25.272 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    25.272    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.785 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    25.785    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.902 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    25.902    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.019 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.019    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.073    27.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.310    27.632 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.433    28.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124    28.189 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.435    28.624    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I4_O)        0.124    28.748 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.286    30.035    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X16Y25         LUT3 (Prop_lut3_I0_O)        0.148    30.183 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.474    30.656    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I2_O)        0.328    30.984 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    30.984    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.516 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.516    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.630    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.744    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.858    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.972 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.972    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.086    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.200    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           0.944    33.478    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X15Y14         LUT6 (Prop_lut6_I4_O)        0.303    33.781 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.342    35.124    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    35.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_14/O
                         net (fo=1, routed)           1.165    36.412    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.150    36.562 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7/O
                         net (fo=1, routed)           1.796    38.358    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.326    38.684 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___325_i_2/O
                         net (fo=40, routed)          1.401    40.085    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_10
    SLICE_X23Y35         LUT3 (Prop_lut3_I0_O)        0.152    40.237 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[22].mem[22][29]_i_1/O
                         net (fo=1, routed)           0.703    40.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[22].mem_reg[22][29]_0[18]
    SLICE_X25Y35         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[22].mem_reg[22][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    -1.153    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.053 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    -0.542    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.451 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.564     1.113    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X25Y35         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[22].mem_reg[22][29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[24].mem_reg[24][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.937ns  (logic 14.192ns (34.668%)  route 26.745ns (65.332%))
  Logic Levels:           55  (CARRY4=29 DSP48E1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=4 LUT6=12)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.750     5.391    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.124     5.515 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.515    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.065 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     6.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.009     6.188    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.302    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.416 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.416    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.530 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.530    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.644    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.758 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.758    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.872    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.986    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     7.100    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     7.214    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.442    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.827 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.298     9.126    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.368     9.494 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.556    11.049    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.358    11.407 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.002    12.410    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.328    12.738 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.936    13.673    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.124    13.797 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.759    14.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.150    14.706 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_237/O
                         net (fo=8, routed)           1.056    15.762    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[4]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326    16.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879/O
                         net (fo=1, routed)           0.000    16.088    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.621    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.768    17.546    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.332    17.878 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.473    18.351    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I3_O)        0.124    18.475 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.083    19.558    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.124    19.682 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741/O
                         net (fo=4, routed)           0.959    20.641    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    20.765 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447/O
                         net (fo=2, routed)           0.829    21.594    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.218    22.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.059 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.180    24.240    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.364 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.784    25.148    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X16Y26         LUT2 (Prop_lut2_I0_O)        0.124    25.272 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    25.272    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.785 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    25.785    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.902 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    25.902    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.019 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.019    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.073    27.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.310    27.632 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.433    28.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124    28.189 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.435    28.624    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I4_O)        0.124    28.748 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.286    30.035    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X16Y25         LUT3 (Prop_lut3_I0_O)        0.148    30.183 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.474    30.656    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I2_O)        0.328    30.984 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    30.984    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.516 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.516    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.630    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.744    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.858    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.972 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.972    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.086    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.200    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           0.944    33.478    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X15Y14         LUT6 (Prop_lut6_I4_O)        0.303    33.781 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.342    35.124    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    35.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_14/O
                         net (fo=1, routed)           1.165    36.412    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.150    36.562 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7/O
                         net (fo=1, routed)           1.796    38.358    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.326    38.684 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___325_i_2/O
                         net (fo=40, routed)          1.420    40.104    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_10
    SLICE_X23Y34         LUT3 (Prop_lut3_I0_O)        0.119    40.223 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[24].mem[24][29]_i_1/O
                         net (fo=1, routed)           0.714    40.937    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[24].mem_reg[24][29]_0[18]
    SLICE_X23Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[24].mem_reg[24][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    -1.153    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.053 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    -0.542    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.451 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.568     1.117    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X23Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[24].mem_reg[24][29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[13].mem_reg[13][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.924ns  (logic 14.222ns (34.753%)  route 26.702ns (65.247%))
  Logic Levels:           55  (CARRY4=29 DSP48E1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=4 LUT6=12)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.750     5.391    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.124     5.515 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.515    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.065 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     6.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.009     6.188    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.302    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.416 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.416    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.530 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.530    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.644    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.758 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.758    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.872    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.986    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     7.100    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     7.214    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.442    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.827 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.298     9.126    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.368     9.494 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.556    11.049    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.358    11.407 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.002    12.410    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.328    12.738 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.936    13.673    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.124    13.797 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.759    14.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.150    14.706 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_237/O
                         net (fo=8, routed)           1.056    15.762    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[4]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326    16.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879/O
                         net (fo=1, routed)           0.000    16.088    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.621    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.768    17.546    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.332    17.878 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.473    18.351    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I3_O)        0.124    18.475 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.083    19.558    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.124    19.682 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741/O
                         net (fo=4, routed)           0.959    20.641    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    20.765 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447/O
                         net (fo=2, routed)           0.829    21.594    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.218    22.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.059 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.180    24.240    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.364 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.784    25.148    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X16Y26         LUT2 (Prop_lut2_I0_O)        0.124    25.272 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    25.272    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.785 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    25.785    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.902 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    25.902    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.019 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.019    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.073    27.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.310    27.632 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.433    28.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124    28.189 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.435    28.624    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I4_O)        0.124    28.748 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.286    30.035    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X16Y25         LUT3 (Prop_lut3_I0_O)        0.148    30.183 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.474    30.656    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I2_O)        0.328    30.984 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    30.984    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.516 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.516    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.630    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.744    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.858    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.972 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.972    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.086    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.200    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           0.944    33.478    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X15Y14         LUT6 (Prop_lut6_I4_O)        0.303    33.781 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.342    35.124    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    35.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_14/O
                         net (fo=1, routed)           1.165    36.412    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.150    36.562 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7/O
                         net (fo=1, routed)           1.796    38.358    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.326    38.684 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___325_i_2/O
                         net (fo=40, routed)          1.382    40.066    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_10
    SLICE_X24Y34         LUT3 (Prop_lut3_I0_O)        0.149    40.215 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[13].mem[13][29]_i_1/O
                         net (fo=1, routed)           0.709    40.924    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[13].mem_reg[13][29]_0[18]
    SLICE_X22Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[13].mem_reg[13][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    -1.153    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.053 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    -0.542    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.451 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.568     1.117    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X22Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[13].mem_reg[13][29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[20].mem_reg[20][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.841ns  (logic 14.225ns (34.830%)  route 26.616ns (65.170%))
  Logic Levels:           55  (CARRY4=29 DSP48E1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=4 LUT6=12)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.750     5.391    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.124     5.515 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.515    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.065 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     6.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.009     6.188    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.302    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.416 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.416    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.530 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.530    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.644    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.758 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.758    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.872    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.986    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     7.100    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     7.214    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.442    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.827 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.298     9.126    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.368     9.494 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.556    11.049    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.358    11.407 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.002    12.410    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.328    12.738 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.936    13.673    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.124    13.797 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.759    14.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.150    14.706 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_237/O
                         net (fo=8, routed)           1.056    15.762    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[4]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326    16.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879/O
                         net (fo=1, routed)           0.000    16.088    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.621    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.768    17.546    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.332    17.878 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.473    18.351    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I3_O)        0.124    18.475 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.083    19.558    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.124    19.682 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741/O
                         net (fo=4, routed)           0.959    20.641    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    20.765 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447/O
                         net (fo=2, routed)           0.829    21.594    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.218    22.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.059 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.180    24.240    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.364 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.784    25.148    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X16Y26         LUT2 (Prop_lut2_I0_O)        0.124    25.272 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    25.272    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.785 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    25.785    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.902 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    25.902    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.019 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.019    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.073    27.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.310    27.632 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.433    28.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124    28.189 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.435    28.624    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I4_O)        0.124    28.748 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.286    30.035    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X16Y25         LUT3 (Prop_lut3_I0_O)        0.148    30.183 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.474    30.656    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I2_O)        0.328    30.984 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    30.984    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.516 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.516    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.630    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.744    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.858    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.972 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.972    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.086    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.200    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           0.944    33.478    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X15Y14         LUT6 (Prop_lut6_I4_O)        0.303    33.781 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.342    35.124    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    35.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_14/O
                         net (fo=1, routed)           1.165    36.412    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.150    36.562 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7/O
                         net (fo=1, routed)           1.796    38.358    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.326    38.684 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___325_i_2/O
                         net (fo=40, routed)          1.216    39.900    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_10
    SLICE_X25Y38         LUT3 (Prop_lut3_I0_O)        0.152    40.052 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[20].mem[20][29]_i_1/O
                         net (fo=1, routed)           0.789    40.841    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[20].mem_reg[20][29]_0[18]
    SLICE_X24Y38         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[20].mem_reg[20][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    -1.153    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.053 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    -0.542    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.451 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.566     1.115    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X24Y38         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[20].mem_reg[20][29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_a_ex_o_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.829ns  (logic 14.616ns (35.798%)  route 26.213ns (64.202%))
  Logic Levels:           57  (CARRY4=29 DSP48E1=1 LUT2=3 LUT3=2 LUT4=3 LUT5=5 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.750     5.391    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.124     5.515 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.515    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.065 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     6.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.009     6.188    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.302    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.416 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.416    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.530 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.530    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.644    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.758 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.758    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.872    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.986    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     7.100    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     7.214    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.442    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.827 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.298     9.126    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.368     9.494 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.556    11.049    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.358    11.407 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.002    12.410    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.328    12.738 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.936    13.673    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.124    13.797 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.759    14.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.150    14.706 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_237/O
                         net (fo=8, routed)           1.056    15.762    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[4]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326    16.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879/O
                         net (fo=1, routed)           0.000    16.088    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.621    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.768    17.546    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.332    17.878 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.473    18.351    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I3_O)        0.124    18.475 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.083    19.558    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.124    19.682 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741/O
                         net (fo=4, routed)           0.959    20.641    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    20.765 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447/O
                         net (fo=2, routed)           0.829    21.594    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.218    22.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.059 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.180    24.240    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.364 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.784    25.148    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X16Y26         LUT2 (Prop_lut2_I0_O)        0.124    25.272 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    25.272    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.785 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    25.785    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.902 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    25.902    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.019 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.019    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.073    27.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.310    27.632 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.433    28.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124    28.189 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.435    28.624    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I4_O)        0.124    28.748 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.286    30.035    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X16Y25         LUT3 (Prop_lut3_I0_O)        0.148    30.183 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.474    30.656    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I2_O)        0.328    30.984 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    30.984    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.516 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.516    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.630    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.744    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.858    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.972 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.972    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.086    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.200    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.439 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[2]
                         net (fo=1, routed)           1.127    33.567    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[30]
    SLICE_X13Y15         LUT6 (Prop_lut6_I4_O)        0.302    33.869 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][30]_i_3/O
                         net (fo=6, routed)           1.356    35.225    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___324_i_7_0
    SLICE_X30Y15         LUT6 (Prop_lut6_I1_O)        0.124    35.349 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___324_i_14/O
                         net (fo=1, routed)           1.403    36.752    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][30]
    SLICE_X49Y15         LUT2 (Prop_lut2_I0_O)        0.153    36.905 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___324_i_7/O
                         net (fo=1, routed)           1.461    38.366    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[8].mem_reg[8][30]_2
    SLICE_X36Y29         LUT6 (Prop_lut6_I5_O)        0.327    38.693 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/i___324_i_2/O
                         net (fo=38, routed)          0.702    39.395    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/mult_en_ex_o_reg_8
    SLICE_X34Y30         LUT6 (Prop_lut6_I2_O)        0.124    39.519 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/mult_operand_a_ex_o[30]_i_3/O
                         net (fo=1, routed)           0.000    39.519    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/mult_operand_a_ex_o[30]_i_3_n_0
    SLICE_X34Y30         MUXF7 (Prop_muxf7_I1_O)      0.214    39.733 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/mult_operand_a_ex_o_reg[30]_i_1/O
                         net (fo=2, routed)           0.799    40.532    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/instr_rdata_id_o_reg[5][26]
    SLICE_X32Y29         LUT5 (Prop_lut5_I2_O)        0.297    40.829 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/alu_operand_a_ex_o[30]_i_1/O
                         net (fo=1, routed)           0.000    40.829    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/p_1_in_0[30]
    SLICE_X32Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_a_ex_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    -1.153    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.053 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    -0.542    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.451 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.481     1.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X32Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_a_ex_o_reg[30]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[15].mem_reg[15][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.809ns  (logic 14.190ns (34.772%)  route 26.619ns (65.228%))
  Logic Levels:           55  (CARRY4=29 DSP48E1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=4 LUT6=12)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.750     5.391    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.124     5.515 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.515    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.065 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     6.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.009     6.188    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.302    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.416 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.416    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.530 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.530    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.644    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.758 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.758    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.872    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.986    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     7.100    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     7.214    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.442    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.827 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.298     9.126    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.368     9.494 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.556    11.049    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.358    11.407 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.002    12.410    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.328    12.738 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.936    13.673    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.124    13.797 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.759    14.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.150    14.706 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_237/O
                         net (fo=8, routed)           1.056    15.762    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[4]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326    16.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879/O
                         net (fo=1, routed)           0.000    16.088    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.621    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.768    17.546    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.332    17.878 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.473    18.351    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I3_O)        0.124    18.475 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.083    19.558    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.124    19.682 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741/O
                         net (fo=4, routed)           0.959    20.641    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    20.765 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447/O
                         net (fo=2, routed)           0.829    21.594    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.218    22.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.059 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.180    24.240    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.364 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.784    25.148    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X16Y26         LUT2 (Prop_lut2_I0_O)        0.124    25.272 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    25.272    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.785 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    25.785    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.902 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    25.902    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.019 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.019    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.073    27.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.310    27.632 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.433    28.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124    28.189 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.435    28.624    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I4_O)        0.124    28.748 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.286    30.035    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X16Y25         LUT3 (Prop_lut3_I0_O)        0.148    30.183 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.474    30.656    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I2_O)        0.328    30.984 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    30.984    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.516 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.516    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.630    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.744    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.858    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.972 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.972    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.086    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.200    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           0.944    33.478    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X15Y14         LUT6 (Prop_lut6_I4_O)        0.303    33.781 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.342    35.124    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    35.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_14/O
                         net (fo=1, routed)           1.165    36.412    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.150    36.562 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7/O
                         net (fo=1, routed)           1.796    38.358    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.326    38.684 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___325_i_2/O
                         net (fo=40, routed)          0.986    39.670    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_10
    SLICE_X24Y33         LUT3 (Prop_lut3_I0_O)        0.117    39.787 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[15].mem[15][29]_i_1/O
                         net (fo=1, routed)           1.022    40.809    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[15].mem_reg[15][29]_0[18]
    SLICE_X21Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[15].mem_reg[15][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    -1.153    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.053 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    -0.542    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.451 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.569     1.118    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X21Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[15].mem_reg[15][29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.803ns  (logic 14.321ns (35.098%)  route 26.482ns (64.902%))
  Logic Levels:           56  (CARRY4=29 DSP48E1=1 LUT2=3 LUT3=2 LUT4=3 LUT5=4 LUT6=14)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.750     5.391    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.124     5.515 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.515    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.065 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     6.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.009     6.188    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.302    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.416 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.416    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.530 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.530    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.644    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.758 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.758    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.872    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.986    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     7.100    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     7.214    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.442    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.827 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.298     9.126    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.368     9.494 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.556    11.049    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.358    11.407 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.002    12.410    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.328    12.738 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.936    13.673    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.124    13.797 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.759    14.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.150    14.706 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_237/O
                         net (fo=8, routed)           1.056    15.762    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[4]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326    16.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879/O
                         net (fo=1, routed)           0.000    16.088    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.621    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.768    17.546    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.332    17.878 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.473    18.351    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I3_O)        0.124    18.475 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.083    19.558    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.124    19.682 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741/O
                         net (fo=4, routed)           0.959    20.641    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    20.765 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447/O
                         net (fo=2, routed)           0.829    21.594    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.218    22.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.059 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.180    24.240    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.364 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.784    25.148    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X16Y26         LUT2 (Prop_lut2_I0_O)        0.124    25.272 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    25.272    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.785 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    25.785    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.902 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    25.902    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.019 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.019    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.073    27.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.310    27.632 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.433    28.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124    28.189 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.435    28.624    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I4_O)        0.124    28.748 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.286    30.035    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X16Y25         LUT3 (Prop_lut3_I0_O)        0.148    30.183 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.474    30.656    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I2_O)        0.328    30.984 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    30.984    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.516 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.516    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.630    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.744    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.858    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.972 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.972    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.086    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.200    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           0.944    33.478    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X15Y14         LUT6 (Prop_lut6_I4_O)        0.303    33.781 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.342    35.124    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    35.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_14/O
                         net (fo=1, routed)           1.165    36.412    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.150    36.562 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7/O
                         net (fo=1, routed)           1.796    38.358    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.326    38.684 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___325_i_2/O
                         net (fo=40, routed)          1.056    39.740    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_i/regfile_alu_wdata_fw[29]
    SLICE_X26Y32         LUT6 (Prop_lut6_I3_O)        0.124    39.864 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___325/O
                         net (fo=3, routed)           0.815    40.679    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/alu_operand_c_ex_o_reg[29]
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.124    40.803 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_c_ex_o[29]_i_1/O
                         net (fo=1, routed)           0.000    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[31]_2[29]
    SLICE_X28Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    -1.153    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.053 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    -0.542    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.451 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.557     1.106    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X28Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_a_ex_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.791ns  (logic 14.713ns (36.069%)  route 26.078ns (63.931%))
  Logic Levels:           57  (CARRY4=29 DSP48E1=1 LUT2=3 LUT3=2 LUT4=3 LUT5=5 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.750     5.391    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.124     5.515 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.515    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.065 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     6.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.009     6.188    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.302    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.416 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.416    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.530 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.530    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.644    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.758 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.758    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.872    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.986    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     7.100    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     7.214    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.442    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.827 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.298     9.126    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.368     9.494 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.556    11.049    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.358    11.407 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.002    12.410    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.328    12.738 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.936    13.673    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.124    13.797 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.759    14.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.150    14.706 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_237/O
                         net (fo=8, routed)           1.056    15.762    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[4]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326    16.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879/O
                         net (fo=1, routed)           0.000    16.088    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.621    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.768    17.546    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.332    17.878 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.473    18.351    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I3_O)        0.124    18.475 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.083    19.558    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.124    19.682 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741/O
                         net (fo=4, routed)           0.959    20.641    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    20.765 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447/O
                         net (fo=2, routed)           0.829    21.594    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.218    22.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.059 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.180    24.240    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.364 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.784    25.148    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X16Y26         LUT2 (Prop_lut2_I0_O)        0.124    25.272 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    25.272    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.785 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    25.785    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.902 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    25.902    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.019 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.019    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.073    27.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.310    27.632 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.433    28.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124    28.189 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.435    28.624    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I4_O)        0.124    28.748 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.286    30.035    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X16Y25         LUT3 (Prop_lut3_I0_O)        0.148    30.183 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.474    30.656    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I2_O)        0.328    30.984 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    30.984    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.516 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.516    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.630    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.744    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.858    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.972 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.972    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.086    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.200    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           0.944    33.478    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X15Y14         LUT6 (Prop_lut6_I4_O)        0.303    33.781 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.342    35.124    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    35.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_14/O
                         net (fo=1, routed)           1.165    36.412    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.150    36.562 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7/O
                         net (fo=1, routed)           1.796    38.358    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.326    38.684 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___325_i_2/O
                         net (fo=40, routed)          0.713    39.397    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_10
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124    39.521 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_operand_a_ex_o[29]_i_3/O
                         net (fo=1, routed)           0.000    39.521    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/mult_operand_a_ex_o_reg[29]_0
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I1_O)      0.217    39.738 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/mult_operand_a_ex_o_reg[29]_i_1/O
                         net (fo=2, routed)           0.755    40.492    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/instr_rdata_id_o_reg[5][25]
    SLICE_X32Y29         LUT5 (Prop_lut5_I2_O)        0.299    40.791 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/alu_operand_a_ex_o[29]_i_1/O
                         net (fo=1, routed)           0.000    40.791    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/p_1_in_0[29]
    SLICE_X32Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_a_ex_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    -1.153    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.053 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    -0.542    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.451 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.481     1.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X32Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_a_ex_o_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.551%)  route 0.104ns (42.449%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y6         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
    SLICE_X110Y6         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.104     0.245    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]_1[0]
    SLICE_X112Y6         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.913    -0.827    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/clk_out1_0
    SLICE_X112Y6         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y8         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
    SLICE_X109Y8         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=2, routed)           0.063     0.204    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[19]
    SLICE_X108Y8         LUT5 (Prop_lut5_I0_O)        0.045     0.249 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_13__0/O
                         net (fo=1, routed)           0.000     0.249    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][19]
    SLICE_X108Y8         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.911    -0.829    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X108Y8         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.947%)  route 0.119ns (39.053%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y6         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
    SLICE_X109Y6         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/Q
                         net (fo=2, routed)           0.119     0.260    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_1[0]
    SLICE_X111Y6         LUT5 (Prop_lut5_I0_O)        0.045     0.305 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[op]_inferred_i_2/O
                         net (fo=1, routed)           0.000     0.305    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[op][0]
    SLICE_X111Y6         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.913    -0.827    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X111Y6         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.032%)  route 0.165ns (53.968%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y3         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
    SLICE_X111Y3         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.165     0.306    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]_1[0]
    SLICE_X111Y4         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.913    -0.827    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/clk_out1_0
    SLICE_X111Y4         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.663%)  route 0.105ns (33.337%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y0         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
    SLICE_X100Y0         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=2, routed)           0.105     0.269    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[8]
    SLICE_X99Y0          LUT5 (Prop_lut5_I0_O)        0.045     0.314 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_24__0/O
                         net (fo=1, routed)           0.000     0.314    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][8]
    SLICE_X99Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.884    -0.856    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X99Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/receiver_phase_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y2         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
    SLICE_X113Y2         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.133     0.274    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/s_src_isolate_ack_q_reg[1]
    SLICE_X112Y2         LUT6 (Prop_lut6_I0_O)        0.045     0.319 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/receiver_phase_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.319    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/receiver_phase_q[0]_i_1_n_0
    SLICE_X112Y2         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/receiver_phase_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.914    -0.826    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/clk_out1_0
    SLICE_X112Y2         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/receiver_phase_q_reg[0]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/receiver_phase_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y2         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
    SLICE_X113Y2         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.137     0.278    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/s_src_isolate_ack_q_reg[1]
    SLICE_X112Y2         LUT6 (Prop_lut6_I0_O)        0.045     0.323 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/receiver_phase_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.323    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/receiver_phase_q[1]_i_1_n_0
    SLICE_X112Y2         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/receiver_phase_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.914    -0.826    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/clk_out1_0
    SLICE_X112Y2         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/receiver_phase_q_reg[1]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.536%)  route 0.137ns (42.464%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y0         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
    SLICE_X101Y0         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=2, routed)           0.137     0.278    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[9]
    SLICE_X99Y0          LUT5 (Prop_lut5_I0_O)        0.045     0.323 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_23__0/O
                         net (fo=1, routed)           0.000     0.323    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][9]
    SLICE_X99Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.884    -0.856    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X99Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y5         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
    SLICE_X107Y5         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=2, routed)           0.147     0.288    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[6]
    SLICE_X107Y4         LUT5 (Prop_lut5_I0_O)        0.045     0.333 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[addr]_inferred_i_1/O
                         net (fo=1, routed)           0.000     0.333    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[addr][6]
    SLICE_X107Y4         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.912    -0.828    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X107Y4         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y0         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
    SLICE_X101Y0         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=2, routed)           0.147     0.288    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[2]
    SLICE_X100Y1         LUT5 (Prop_lut5_I0_O)        0.045     0.333 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_30__0/O
                         net (fo=1, routed)           0.000     0.333    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][2]
    SLICE_X100Y1         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.884    -0.856    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X100Y1         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1

Max Delay          5173 Endpoints
Min Delay          5173 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[6].mem_reg[6][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.155ns  (logic 14.229ns (34.575%)  route 26.926ns (65.425%))
  Logic Levels:           55  (CARRY4=29 DSP48E1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=4 LUT6=12)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.750     5.391    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.124     5.515 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.515    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.065 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     6.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.009     6.188    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.302    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.416 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.416    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.530 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.530    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.644    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.758 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.758    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.872    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.986    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     7.100    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     7.214    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.442    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.827 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.298     9.126    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.368     9.494 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.556    11.049    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.358    11.407 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.002    12.410    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.328    12.738 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.936    13.673    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.124    13.797 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.759    14.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.150    14.706 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_237/O
                         net (fo=8, routed)           1.056    15.762    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[4]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326    16.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879/O
                         net (fo=1, routed)           0.000    16.088    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.621    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.768    17.546    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.332    17.878 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.473    18.351    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I3_O)        0.124    18.475 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.083    19.558    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.124    19.682 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741/O
                         net (fo=4, routed)           0.959    20.641    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    20.765 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447/O
                         net (fo=2, routed)           0.829    21.594    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.218    22.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.059 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.180    24.240    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.364 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.784    25.148    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X16Y26         LUT2 (Prop_lut2_I0_O)        0.124    25.272 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    25.272    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.785 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    25.785    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.902 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    25.902    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.019 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.019    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.073    27.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.310    27.632 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.433    28.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124    28.189 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.435    28.624    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I4_O)        0.124    28.748 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.286    30.035    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X16Y25         LUT3 (Prop_lut3_I0_O)        0.148    30.183 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.474    30.656    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I2_O)        0.328    30.984 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    30.984    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.516 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.516    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.630    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.744    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.858    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.972 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.972    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.086    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.200    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           0.944    33.478    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X15Y14         LUT6 (Prop_lut6_I4_O)        0.303    33.781 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.342    35.124    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    35.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_14/O
                         net (fo=1, routed)           1.165    36.412    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.150    36.562 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7/O
                         net (fo=1, routed)           1.796    38.358    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.326    38.684 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___325_i_2/O
                         net (fo=40, routed)          1.444    40.128    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_10
    SLICE_X20Y36         LUT3 (Prop_lut3_I0_O)        0.156    40.284 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[6].mem[6][29]_i_1/O
                         net (fo=1, routed)           0.871    41.155    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[6].mem_reg[6][29]_0[18]
    SLICE_X21Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[6].mem_reg[6][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    -1.153    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.053 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    -0.542    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.451 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.568     1.117    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X21Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[6].mem_reg[6][29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.000ns  (logic 14.533ns (35.446%)  route 26.467ns (64.554%))
  Logic Levels:           57  (CARRY4=29 DSP48E1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=4 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.750     5.391    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.124     5.515 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.515    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.065 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     6.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.009     6.188    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.302    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.416 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.416    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.530 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.530    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.644    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.758 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.758    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.872    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.986    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     7.100    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     7.214    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.442    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.827 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.298     9.126    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.368     9.494 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.556    11.049    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.358    11.407 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.002    12.410    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.328    12.738 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.936    13.673    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.124    13.797 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.759    14.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.150    14.706 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_237/O
                         net (fo=8, routed)           1.056    15.762    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[4]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326    16.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879/O
                         net (fo=1, routed)           0.000    16.088    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.621    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.768    17.546    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.332    17.878 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.473    18.351    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I3_O)        0.124    18.475 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.083    19.558    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.124    19.682 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741/O
                         net (fo=4, routed)           0.959    20.641    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    20.765 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447/O
                         net (fo=2, routed)           0.829    21.594    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.218    22.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.059 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.180    24.240    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.364 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.784    25.148    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X16Y26         LUT2 (Prop_lut2_I0_O)        0.124    25.272 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    25.272    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.785 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    25.785    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.902 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    25.902    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.019 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.019    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.073    27.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.310    27.632 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.433    28.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124    28.189 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.435    28.624    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I4_O)        0.124    28.748 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.286    30.035    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X16Y25         LUT3 (Prop_lut3_I0_O)        0.148    30.183 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.474    30.656    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I2_O)        0.328    30.984 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    30.984    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.516 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.516    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.630    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.744    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.858    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.972 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.972    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.086    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.200    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           0.944    33.478    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X15Y14         LUT6 (Prop_lut6_I4_O)        0.303    33.781 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.342    35.124    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    35.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_14/O
                         net (fo=1, routed)           1.165    36.412    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.150    36.562 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7/O
                         net (fo=1, routed)           1.796    38.358    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.326    38.684 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___325_i_2/O
                         net (fo=40, routed)          1.056    39.740    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_i/regfile_alu_wdata_fw[29]
    SLICE_X26Y32         LUT6 (Prop_lut6_I3_O)        0.124    39.864 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___325/O
                         net (fo=3, routed)           0.800    40.664    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_operand_b_ex_o_reg[29]
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.124    40.788 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_operand_b_ex_o[29]_i_2/O
                         net (fo=1, routed)           0.000    40.788    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_b_ex_o_reg[29]
    SLICE_X29Y29         MUXF7 (Prop_muxf7_I0_O)      0.212    41.000 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_b_ex_o_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    41.000    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[30]_0[28]
    SLICE_X29Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    -1.153    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.053 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    -0.542    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.451 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.557     1.106    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X29Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[22].mem_reg[22][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.939ns  (logic 14.225ns (34.746%)  route 26.714ns (65.254%))
  Logic Levels:           55  (CARRY4=29 DSP48E1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=4 LUT6=12)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.750     5.391    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.124     5.515 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.515    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.065 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     6.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.009     6.188    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.302    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.416 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.416    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.530 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.530    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.644    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.758 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.758    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.872    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.986    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     7.100    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     7.214    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.442    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.827 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.298     9.126    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.368     9.494 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.556    11.049    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.358    11.407 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.002    12.410    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.328    12.738 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.936    13.673    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.124    13.797 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.759    14.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.150    14.706 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_237/O
                         net (fo=8, routed)           1.056    15.762    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[4]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326    16.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879/O
                         net (fo=1, routed)           0.000    16.088    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.621    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.768    17.546    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.332    17.878 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.473    18.351    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I3_O)        0.124    18.475 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.083    19.558    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.124    19.682 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741/O
                         net (fo=4, routed)           0.959    20.641    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    20.765 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447/O
                         net (fo=2, routed)           0.829    21.594    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.218    22.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.059 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.180    24.240    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.364 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.784    25.148    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X16Y26         LUT2 (Prop_lut2_I0_O)        0.124    25.272 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    25.272    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.785 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    25.785    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.902 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    25.902    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.019 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.019    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.073    27.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.310    27.632 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.433    28.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124    28.189 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.435    28.624    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I4_O)        0.124    28.748 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.286    30.035    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X16Y25         LUT3 (Prop_lut3_I0_O)        0.148    30.183 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.474    30.656    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I2_O)        0.328    30.984 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    30.984    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.516 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.516    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.630    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.744    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.858    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.972 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.972    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.086    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.200    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           0.944    33.478    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X15Y14         LUT6 (Prop_lut6_I4_O)        0.303    33.781 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.342    35.124    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    35.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_14/O
                         net (fo=1, routed)           1.165    36.412    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.150    36.562 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7/O
                         net (fo=1, routed)           1.796    38.358    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.326    38.684 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___325_i_2/O
                         net (fo=40, routed)          1.401    40.085    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_10
    SLICE_X23Y35         LUT3 (Prop_lut3_I0_O)        0.152    40.237 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[22].mem[22][29]_i_1/O
                         net (fo=1, routed)           0.703    40.939    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[22].mem_reg[22][29]_0[18]
    SLICE_X25Y35         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[22].mem_reg[22][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    -1.153    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.053 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    -0.542    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.451 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.564     1.113    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X25Y35         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[22].mem_reg[22][29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[24].mem_reg[24][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.937ns  (logic 14.192ns (34.668%)  route 26.745ns (65.332%))
  Logic Levels:           55  (CARRY4=29 DSP48E1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=4 LUT6=12)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.750     5.391    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.124     5.515 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.515    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.065 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     6.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.009     6.188    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.302    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.416 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.416    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.530 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.530    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.644    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.758 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.758    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.872    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.986    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     7.100    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     7.214    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.442    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.827 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.298     9.126    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.368     9.494 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.556    11.049    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.358    11.407 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.002    12.410    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.328    12.738 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.936    13.673    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.124    13.797 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.759    14.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.150    14.706 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_237/O
                         net (fo=8, routed)           1.056    15.762    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[4]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326    16.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879/O
                         net (fo=1, routed)           0.000    16.088    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.621    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.768    17.546    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.332    17.878 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.473    18.351    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I3_O)        0.124    18.475 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.083    19.558    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.124    19.682 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741/O
                         net (fo=4, routed)           0.959    20.641    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    20.765 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447/O
                         net (fo=2, routed)           0.829    21.594    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.218    22.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.059 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.180    24.240    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.364 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.784    25.148    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X16Y26         LUT2 (Prop_lut2_I0_O)        0.124    25.272 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    25.272    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.785 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    25.785    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.902 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    25.902    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.019 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.019    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.073    27.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.310    27.632 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.433    28.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124    28.189 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.435    28.624    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I4_O)        0.124    28.748 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.286    30.035    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X16Y25         LUT3 (Prop_lut3_I0_O)        0.148    30.183 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.474    30.656    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I2_O)        0.328    30.984 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    30.984    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.516 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.516    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.630    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.744    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.858    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.972 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.972    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.086    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.200    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           0.944    33.478    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X15Y14         LUT6 (Prop_lut6_I4_O)        0.303    33.781 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.342    35.124    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    35.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_14/O
                         net (fo=1, routed)           1.165    36.412    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.150    36.562 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7/O
                         net (fo=1, routed)           1.796    38.358    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.326    38.684 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___325_i_2/O
                         net (fo=40, routed)          1.420    40.104    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_10
    SLICE_X23Y34         LUT3 (Prop_lut3_I0_O)        0.119    40.223 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[24].mem[24][29]_i_1/O
                         net (fo=1, routed)           0.714    40.937    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[24].mem_reg[24][29]_0[18]
    SLICE_X23Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[24].mem_reg[24][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    -1.153    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.053 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    -0.542    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.451 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.568     1.117    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X23Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[24].mem_reg[24][29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[13].mem_reg[13][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.924ns  (logic 14.222ns (34.753%)  route 26.702ns (65.247%))
  Logic Levels:           55  (CARRY4=29 DSP48E1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=4 LUT6=12)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.750     5.391    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.124     5.515 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.515    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.065 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     6.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.009     6.188    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.302    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.416 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.416    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.530 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.530    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.644    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.758 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.758    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.872    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.986    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     7.100    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     7.214    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.442    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.827 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.298     9.126    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.368     9.494 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.556    11.049    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.358    11.407 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.002    12.410    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.328    12.738 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.936    13.673    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.124    13.797 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.759    14.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.150    14.706 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_237/O
                         net (fo=8, routed)           1.056    15.762    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[4]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326    16.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879/O
                         net (fo=1, routed)           0.000    16.088    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.621    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.768    17.546    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.332    17.878 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.473    18.351    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I3_O)        0.124    18.475 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.083    19.558    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.124    19.682 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741/O
                         net (fo=4, routed)           0.959    20.641    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    20.765 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447/O
                         net (fo=2, routed)           0.829    21.594    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.218    22.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.059 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.180    24.240    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.364 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.784    25.148    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X16Y26         LUT2 (Prop_lut2_I0_O)        0.124    25.272 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    25.272    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.785 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    25.785    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.902 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    25.902    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.019 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.019    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.073    27.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.310    27.632 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.433    28.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124    28.189 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.435    28.624    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I4_O)        0.124    28.748 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.286    30.035    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X16Y25         LUT3 (Prop_lut3_I0_O)        0.148    30.183 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.474    30.656    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I2_O)        0.328    30.984 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    30.984    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.516 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.516    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.630    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.744    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.858    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.972 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.972    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.086    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.200    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           0.944    33.478    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X15Y14         LUT6 (Prop_lut6_I4_O)        0.303    33.781 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.342    35.124    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    35.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_14/O
                         net (fo=1, routed)           1.165    36.412    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.150    36.562 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7/O
                         net (fo=1, routed)           1.796    38.358    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.326    38.684 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___325_i_2/O
                         net (fo=40, routed)          1.382    40.066    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_10
    SLICE_X24Y34         LUT3 (Prop_lut3_I0_O)        0.149    40.215 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[13].mem[13][29]_i_1/O
                         net (fo=1, routed)           0.709    40.924    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[13].mem_reg[13][29]_0[18]
    SLICE_X22Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[13].mem_reg[13][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    -1.153    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.053 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    -0.542    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.451 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.568     1.117    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X22Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[13].mem_reg[13][29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[20].mem_reg[20][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.841ns  (logic 14.225ns (34.830%)  route 26.616ns (65.170%))
  Logic Levels:           55  (CARRY4=29 DSP48E1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=4 LUT6=12)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.750     5.391    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.124     5.515 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.515    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.065 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     6.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.009     6.188    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.302    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.416 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.416    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.530 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.530    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.644    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.758 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.758    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.872    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.986    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     7.100    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     7.214    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.442    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.827 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.298     9.126    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.368     9.494 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.556    11.049    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.358    11.407 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.002    12.410    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.328    12.738 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.936    13.673    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.124    13.797 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.759    14.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.150    14.706 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_237/O
                         net (fo=8, routed)           1.056    15.762    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[4]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326    16.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879/O
                         net (fo=1, routed)           0.000    16.088    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.621    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.768    17.546    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.332    17.878 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.473    18.351    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I3_O)        0.124    18.475 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.083    19.558    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.124    19.682 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741/O
                         net (fo=4, routed)           0.959    20.641    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    20.765 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447/O
                         net (fo=2, routed)           0.829    21.594    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.218    22.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.059 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.180    24.240    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.364 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.784    25.148    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X16Y26         LUT2 (Prop_lut2_I0_O)        0.124    25.272 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    25.272    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.785 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    25.785    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.902 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    25.902    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.019 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.019    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.073    27.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.310    27.632 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.433    28.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124    28.189 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.435    28.624    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I4_O)        0.124    28.748 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.286    30.035    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X16Y25         LUT3 (Prop_lut3_I0_O)        0.148    30.183 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.474    30.656    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I2_O)        0.328    30.984 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    30.984    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.516 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.516    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.630    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.744    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.858    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.972 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.972    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.086    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.200    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           0.944    33.478    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X15Y14         LUT6 (Prop_lut6_I4_O)        0.303    33.781 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.342    35.124    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    35.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_14/O
                         net (fo=1, routed)           1.165    36.412    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.150    36.562 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7/O
                         net (fo=1, routed)           1.796    38.358    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.326    38.684 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___325_i_2/O
                         net (fo=40, routed)          1.216    39.900    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_10
    SLICE_X25Y38         LUT3 (Prop_lut3_I0_O)        0.152    40.052 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[20].mem[20][29]_i_1/O
                         net (fo=1, routed)           0.789    40.841    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[20].mem_reg[20][29]_0[18]
    SLICE_X24Y38         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[20].mem_reg[20][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    -1.153    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.053 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    -0.542    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.451 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.566     1.115    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X24Y38         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[20].mem_reg[20][29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_a_ex_o_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.829ns  (logic 14.616ns (35.798%)  route 26.213ns (64.202%))
  Logic Levels:           57  (CARRY4=29 DSP48E1=1 LUT2=3 LUT3=2 LUT4=3 LUT5=5 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.750     5.391    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.124     5.515 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.515    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.065 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     6.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.009     6.188    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.302    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.416 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.416    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.530 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.530    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.644    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.758 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.758    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.872    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.986    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     7.100    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     7.214    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.442    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.827 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.298     9.126    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.368     9.494 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.556    11.049    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.358    11.407 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.002    12.410    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.328    12.738 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.936    13.673    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.124    13.797 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.759    14.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.150    14.706 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_237/O
                         net (fo=8, routed)           1.056    15.762    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[4]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326    16.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879/O
                         net (fo=1, routed)           0.000    16.088    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.621    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.768    17.546    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.332    17.878 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.473    18.351    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I3_O)        0.124    18.475 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.083    19.558    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.124    19.682 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741/O
                         net (fo=4, routed)           0.959    20.641    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    20.765 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447/O
                         net (fo=2, routed)           0.829    21.594    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.218    22.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.059 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.180    24.240    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.364 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.784    25.148    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X16Y26         LUT2 (Prop_lut2_I0_O)        0.124    25.272 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    25.272    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.785 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    25.785    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.902 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    25.902    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.019 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.019    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.073    27.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.310    27.632 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.433    28.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124    28.189 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.435    28.624    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I4_O)        0.124    28.748 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.286    30.035    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X16Y25         LUT3 (Prop_lut3_I0_O)        0.148    30.183 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.474    30.656    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I2_O)        0.328    30.984 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    30.984    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.516 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.516    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.630    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.744    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.858    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.972 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.972    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.086    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.200    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.439 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[2]
                         net (fo=1, routed)           1.127    33.567    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[30]
    SLICE_X13Y15         LUT6 (Prop_lut6_I4_O)        0.302    33.869 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][30]_i_3/O
                         net (fo=6, routed)           1.356    35.225    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___324_i_7_0
    SLICE_X30Y15         LUT6 (Prop_lut6_I1_O)        0.124    35.349 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___324_i_14/O
                         net (fo=1, routed)           1.403    36.752    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][30]
    SLICE_X49Y15         LUT2 (Prop_lut2_I0_O)        0.153    36.905 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___324_i_7/O
                         net (fo=1, routed)           1.461    38.366    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[8].mem_reg[8][30]_2
    SLICE_X36Y29         LUT6 (Prop_lut6_I5_O)        0.327    38.693 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/i___324_i_2/O
                         net (fo=38, routed)          0.702    39.395    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/mult_en_ex_o_reg_8
    SLICE_X34Y30         LUT6 (Prop_lut6_I2_O)        0.124    39.519 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/mult_operand_a_ex_o[30]_i_3/O
                         net (fo=1, routed)           0.000    39.519    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/mult_operand_a_ex_o[30]_i_3_n_0
    SLICE_X34Y30         MUXF7 (Prop_muxf7_I1_O)      0.214    39.733 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/mult_operand_a_ex_o_reg[30]_i_1/O
                         net (fo=2, routed)           0.799    40.532    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/instr_rdata_id_o_reg[5][26]
    SLICE_X32Y29         LUT5 (Prop_lut5_I2_O)        0.297    40.829 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/alu_operand_a_ex_o[30]_i_1/O
                         net (fo=1, routed)           0.000    40.829    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/p_1_in_0[30]
    SLICE_X32Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_a_ex_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    -1.153    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.053 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    -0.542    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.451 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.481     1.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X32Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_a_ex_o_reg[30]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[15].mem_reg[15][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.809ns  (logic 14.190ns (34.772%)  route 26.619ns (65.228%))
  Logic Levels:           55  (CARRY4=29 DSP48E1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=4 LUT6=12)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.750     5.391    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.124     5.515 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.515    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.065 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     6.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.009     6.188    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.302    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.416 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.416    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.530 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.530    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.644    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.758 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.758    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.872    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.986    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     7.100    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     7.214    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.442    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.827 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.298     9.126    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.368     9.494 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.556    11.049    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.358    11.407 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.002    12.410    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.328    12.738 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.936    13.673    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.124    13.797 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.759    14.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.150    14.706 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_237/O
                         net (fo=8, routed)           1.056    15.762    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[4]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326    16.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879/O
                         net (fo=1, routed)           0.000    16.088    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.621    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.768    17.546    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.332    17.878 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.473    18.351    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I3_O)        0.124    18.475 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.083    19.558    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.124    19.682 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741/O
                         net (fo=4, routed)           0.959    20.641    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    20.765 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447/O
                         net (fo=2, routed)           0.829    21.594    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.218    22.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.059 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.180    24.240    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.364 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.784    25.148    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X16Y26         LUT2 (Prop_lut2_I0_O)        0.124    25.272 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    25.272    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.785 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    25.785    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.902 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    25.902    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.019 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.019    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.073    27.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.310    27.632 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.433    28.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124    28.189 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.435    28.624    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I4_O)        0.124    28.748 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.286    30.035    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X16Y25         LUT3 (Prop_lut3_I0_O)        0.148    30.183 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.474    30.656    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I2_O)        0.328    30.984 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    30.984    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.516 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.516    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.630    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.744    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.858    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.972 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.972    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.086    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.200    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           0.944    33.478    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X15Y14         LUT6 (Prop_lut6_I4_O)        0.303    33.781 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.342    35.124    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    35.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_14/O
                         net (fo=1, routed)           1.165    36.412    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.150    36.562 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7/O
                         net (fo=1, routed)           1.796    38.358    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.326    38.684 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___325_i_2/O
                         net (fo=40, routed)          0.986    39.670    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_10
    SLICE_X24Y33         LUT3 (Prop_lut3_I0_O)        0.117    39.787 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[15].mem[15][29]_i_1/O
                         net (fo=1, routed)           1.022    40.809    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[15].mem_reg[15][29]_0[18]
    SLICE_X21Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[15].mem_reg[15][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    -1.153    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.053 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    -0.542    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.451 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.569     1.118    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X21Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[15].mem_reg[15][29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.803ns  (logic 14.321ns (35.098%)  route 26.482ns (64.902%))
  Logic Levels:           56  (CARRY4=29 DSP48E1=1 LUT2=3 LUT3=2 LUT4=3 LUT5=4 LUT6=14)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.750     5.391    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.124     5.515 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.515    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.065 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     6.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.009     6.188    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.302    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.416 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.416    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.530 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.530    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.644    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.758 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.758    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.872    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.986    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     7.100    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     7.214    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.442    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.827 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.298     9.126    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.368     9.494 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.556    11.049    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.358    11.407 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.002    12.410    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.328    12.738 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.936    13.673    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.124    13.797 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.759    14.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.150    14.706 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_237/O
                         net (fo=8, routed)           1.056    15.762    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[4]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326    16.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879/O
                         net (fo=1, routed)           0.000    16.088    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.621    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.768    17.546    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.332    17.878 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.473    18.351    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I3_O)        0.124    18.475 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.083    19.558    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.124    19.682 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741/O
                         net (fo=4, routed)           0.959    20.641    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    20.765 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447/O
                         net (fo=2, routed)           0.829    21.594    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.218    22.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.059 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.180    24.240    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.364 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.784    25.148    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X16Y26         LUT2 (Prop_lut2_I0_O)        0.124    25.272 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    25.272    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.785 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    25.785    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.902 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    25.902    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.019 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.019    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.073    27.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.310    27.632 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.433    28.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124    28.189 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.435    28.624    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I4_O)        0.124    28.748 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.286    30.035    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X16Y25         LUT3 (Prop_lut3_I0_O)        0.148    30.183 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.474    30.656    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I2_O)        0.328    30.984 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    30.984    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.516 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.516    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.630    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.744    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.858    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.972 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.972    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.086    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.200    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           0.944    33.478    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X15Y14         LUT6 (Prop_lut6_I4_O)        0.303    33.781 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.342    35.124    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    35.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_14/O
                         net (fo=1, routed)           1.165    36.412    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.150    36.562 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7/O
                         net (fo=1, routed)           1.796    38.358    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.326    38.684 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___325_i_2/O
                         net (fo=40, routed)          1.056    39.740    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_i/regfile_alu_wdata_fw[29]
    SLICE_X26Y32         LUT6 (Prop_lut6_I3_O)        0.124    39.864 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___325/O
                         net (fo=3, routed)           0.815    40.679    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/alu_operand_c_ex_o_reg[29]
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.124    40.803 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_c_ex_o[29]_i_1/O
                         net (fo=1, routed)           0.000    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[31]_2[29]
    SLICE_X28Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    -1.153    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.053 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    -0.542    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.451 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.557     1.106    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X28Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_a_ex_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.791ns  (logic 14.713ns (36.069%)  route 26.078ns (63.931%))
  Logic Levels:           57  (CARRY4=29 DSP48E1=1 LUT2=3 LUT3=2 LUT4=3 LUT5=5 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.750     5.391    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.124     5.515 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.515    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.065 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     6.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.009     6.188    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.302 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.302    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.416 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.416    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.530 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.530    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.644    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.758 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.758    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.872    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.986    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     7.100    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     7.214    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.442    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.827 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.298     9.126    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.368     9.494 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.556    11.049    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.358    11.407 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.002    12.410    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.328    12.738 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.936    13.673    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.124    13.797 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.759    14.556    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.150    14.706 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_237/O
                         net (fo=8, routed)           1.056    15.762    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[4]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326    16.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879/O
                         net (fo=1, routed)           0.000    16.088    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_879_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.621    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.768    17.546    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.332    17.878 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.473    18.351    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I3_O)        0.124    18.475 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.083    19.558    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.124    19.682 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741/O
                         net (fo=4, routed)           0.959    20.641    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_741_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    20.765 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447/O
                         net (fo=2, routed)           0.829    21.594    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_447_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.218    22.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.059 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.180    24.240    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.364 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.784    25.148    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X16Y26         LUT2 (Prop_lut2_I0_O)        0.124    25.272 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    25.272    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.785 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    25.785    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.902 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    25.902    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.019 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.019    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.073    27.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.310    27.632 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.433    28.065    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124    28.189 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.435    28.624    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I4_O)        0.124    28.748 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.286    30.035    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X16Y25         LUT3 (Prop_lut3_I0_O)        0.148    30.183 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.474    30.656    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I2_O)        0.328    30.984 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    30.984    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.516 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.516    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.630    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.744    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.858    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.972 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.972    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.086 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.086    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.200 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.200    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           0.944    33.478    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X15Y14         LUT6 (Prop_lut6_I4_O)        0.303    33.781 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.342    35.124    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    35.248 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_14/O
                         net (fo=1, routed)           1.165    36.412    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.150    36.562 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___325_i_7/O
                         net (fo=1, routed)           1.796    38.358    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.326    38.684 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___325_i_2/O
                         net (fo=40, routed)          0.713    39.397    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_10
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124    39.521 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_operand_a_ex_o[29]_i_3/O
                         net (fo=1, routed)           0.000    39.521    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/mult_operand_a_ex_o_reg[29]_0
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I1_O)      0.217    39.738 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/mult_operand_a_ex_o_reg[29]_i_1/O
                         net (fo=2, routed)           0.755    40.492    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/instr_rdata_id_o_reg[5][25]
    SLICE_X32Y29         LUT5 (Prop_lut5_I2_O)        0.299    40.791 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/alu_operand_a_ex_o[29]_i_1/O
                         net (fo=1, routed)           0.000    40.791    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/p_1_in_0[29]
    SLICE_X32Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_a_ex_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.016    -1.153    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.053 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.510    -0.542    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.451 r  cnt_q_reg[1]_i_1/O
                         net (fo=2182, routed)        1.481     1.030    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X32Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_a_ex_o_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.551%)  route 0.104ns (42.449%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y6         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
    SLICE_X110Y6         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.104     0.245    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]_1[0]
    SLICE_X112Y6         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.913    -0.827    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/clk_out1_0
    SLICE_X112Y6         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y8         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
    SLICE_X109Y8         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=2, routed)           0.063     0.204    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[19]
    SLICE_X108Y8         LUT5 (Prop_lut5_I0_O)        0.045     0.249 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_13__0/O
                         net (fo=1, routed)           0.000     0.249    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][19]
    SLICE_X108Y8         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.911    -0.829    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X108Y8         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.947%)  route 0.119ns (39.053%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y6         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
    SLICE_X109Y6         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/Q
                         net (fo=2, routed)           0.119     0.260    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_1[0]
    SLICE_X111Y6         LUT5 (Prop_lut5_I0_O)        0.045     0.305 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[op]_inferred_i_2/O
                         net (fo=1, routed)           0.000     0.305    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[op][0]
    SLICE_X111Y6         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.913    -0.827    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X111Y6         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.032%)  route 0.165ns (53.968%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y3         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
    SLICE_X111Y3         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.165     0.306    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]_1[0]
    SLICE_X111Y4         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.913    -0.827    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/clk_out1_0
    SLICE_X111Y4         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.663%)  route 0.105ns (33.337%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y0         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
    SLICE_X100Y0         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=2, routed)           0.105     0.269    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[8]
    SLICE_X99Y0          LUT5 (Prop_lut5_I0_O)        0.045     0.314 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_24__0/O
                         net (fo=1, routed)           0.000     0.314    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][8]
    SLICE_X99Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.884    -0.856    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X99Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/receiver_phase_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y2         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
    SLICE_X113Y2         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.133     0.274    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/s_src_isolate_ack_q_reg[1]
    SLICE_X112Y2         LUT6 (Prop_lut6_I0_O)        0.045     0.319 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/receiver_phase_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.319    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/receiver_phase_q[0]_i_1_n_0
    SLICE_X112Y2         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/receiver_phase_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.914    -0.826    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/clk_out1_0
    SLICE_X112Y2         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/receiver_phase_q_reg[0]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/receiver_phase_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y2         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
    SLICE_X113Y2         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.137     0.278    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/s_src_isolate_ack_q_reg[1]
    SLICE_X112Y2         LUT6 (Prop_lut6_I0_O)        0.045     0.323 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/receiver_phase_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.323    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/receiver_phase_q[1]_i_1_n_0
    SLICE_X112Y2         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/receiver_phase_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.914    -0.826    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/clk_out1_0
    SLICE_X112Y2         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/receiver_phase_q_reg[1]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.536%)  route 0.137ns (42.464%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y0         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
    SLICE_X101Y0         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=2, routed)           0.137     0.278    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[9]
    SLICE_X99Y0          LUT5 (Prop_lut5_I0_O)        0.045     0.323 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_23__0/O
                         net (fo=1, routed)           0.000     0.323    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][9]
    SLICE_X99Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.884    -0.856    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X99Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y5         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
    SLICE_X107Y5         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=2, routed)           0.147     0.288    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[6]
    SLICE_X107Y4         LUT5 (Prop_lut5_I0_O)        0.045     0.333 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[addr]_inferred_i_1/O
                         net (fo=1, routed)           0.000     0.333    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[addr][6]
    SLICE_X107Y4         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.912    -0.828    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X107Y4         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y0         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
    SLICE_X101Y0         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=2, routed)           0.147     0.288    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[2]
    SLICE_X100Y1         LUT5 (Prop_lut5_I0_O)        0.045     0.333 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_30__0/O
                         net (fo=1, routed)           0.000     0.333    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][2]
    SLICE_X100Y1         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.884    -0.856    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X100Y1         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C





