
---------- Begin Simulation Statistics ----------
final_tick                               828237547500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 754600                       # Simulator instruction rate (inst/s)
host_mem_usage                                 729844                       # Number of bytes of host memory used
host_op_rate                                  1473020                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   530.08                       # Real time elapsed on the host
host_tick_rate                             1562469908                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   400000000                       # Number of instructions simulated
sim_ops                                     780821892                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.828238                       # Number of seconds simulated
sim_ticks                                828237547500                       # Number of ticks simulated
system.cpu.Branches                          95121835                       # Number of branches fetched
system.cpu.committedInsts                   400000000                       # Number of instructions committed
system.cpu.committedOps                     780821892                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       1656475095                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 1656475095                       # Number of busy cycles
system.cpu.num_cc_register_reads            490347954                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           247150077                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     94290837                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 595264                       # Number of float alu accesses
system.cpu.num_fp_insts                        595264                       # number of float instructions
system.cpu.num_fp_register_reads               311483                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              301304                       # number of times the floating registers were written
system.cpu.num_func_calls                       11487                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             780780216                       # Number of integer alu accesses
system.cpu.num_int_insts                    780780216                       # number of integer instructions
system.cpu.num_int_register_reads          1733570303                       # number of times the integer registers were read
system.cpu.num_int_register_writes          671277901                       # number of times the integer registers were written
system.cpu.num_load_insts                   166390722                       # Number of load instructions
system.cpu.num_mem_refs                     180503638                       # number of memory refs
system.cpu.num_store_insts                   14112916                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                176930      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 600258330     76.86%     76.88% # Class of executed instruction
system.cpu.op_class::IntMult                    19797      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::IntDiv                      2456      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                     481      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                     336      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1342      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1750      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                     2190      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdMisc                    1428      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdShift                    703      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     76.89% # Class of executed instruction
system.cpu.op_class::MemRead                166096906     21.27%     98.16% # Class of executed instruction
system.cpu.op_class::MemWrite                13820411      1.77%     99.92% # Class of executed instruction
system.cpu.op_class::FloatMemRead              293816      0.04%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             292505      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  780969381                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       290663                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        614586                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6217050                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          664                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12435104                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            664                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    174131446                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        174131446                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    174167797                       # number of overall hits
system.cpu.dcache.overall_hits::total       174167797                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6180825                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6180825                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6216850                       # number of overall misses
system.cpu.dcache.overall_misses::total       6216850                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 104465837500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 104465837500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 104465837500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 104465837500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    180312271                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    180312271                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    180384647                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    180384647                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034278                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034278                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034464                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034464                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 16901.600919                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16901.600919                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16803.660616                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16803.660616                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2530102                       # number of writebacks
system.cpu.dcache.writebacks::total           2530102                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      6180824                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6180824                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      6216818                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6216818                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  98285010500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  98285010500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  98995535500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  98995535500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.034278                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034278                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.034464                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034464                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15901.603168                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15901.603168                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15923.827189                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15923.827189                       # average overall mshr miss latency
system.cpu.dcache.replacements                6216306                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    161301084                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       161301084                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5045631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5045631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  71801656000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  71801656000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    166346715                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    166346715                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.030332                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030332                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14230.461165                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14230.461165                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      5045630                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5045630                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  66756023000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  66756023000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.030332                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030332                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13230.463391                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13230.463391                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12830362                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12830362                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1135194                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1135194                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  32664181500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  32664181500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13965556                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13965556                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.081285                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.081285                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28774.096322                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28774.096322                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1135194                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1135194                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  31528987500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  31528987500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.081285                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.081285                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27774.096322                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27774.096322                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        36351                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         36351                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        36025                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        36025                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        72376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        72376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.497748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.497748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        35994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        35994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    710525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    710525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.497320                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.497320                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 19740.095571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 19740.095571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 828237547500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.960337                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           180384615                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6216818                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.015586                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.960337                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999923                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999923                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         366986112                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        366986112                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 828237547500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   166419155                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    14112925                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        965068                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        959337                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 828237547500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 828237547500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 828237547500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    549489922                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        549489922                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    549489922                       # number of overall hits
system.cpu.icache.overall_hits::total       549489922                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1236                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1236                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1236                       # number of overall misses
system.cpu.icache.overall_misses::total          1236                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     92519000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92519000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     92519000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92519000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    549491158                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    549491158                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    549491158                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    549491158                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74853.559871                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74853.559871                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74853.559871                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74853.559871                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          744                       # number of writebacks
system.cpu.icache.writebacks::total               744                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1236                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1236                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1236                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1236                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     91283000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     91283000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     91283000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     91283000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73853.559871                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73853.559871                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73853.559871                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73853.559871                       # average overall mshr miss latency
system.cpu.icache.replacements                    744                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    549489922                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       549489922                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1236                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1236                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     92519000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92519000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    549491158                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    549491158                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74853.559871                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74853.559871                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1236                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1236                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     91283000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     91283000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73853.559871                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73853.559871                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 828237547500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           490.599314                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           549491158                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1236                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          444572.134304                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   490.599314                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.958202                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.958202                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1098983552                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1098983552                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 828237547500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   549491207                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           195                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 828237547500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 828237547500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 828237547500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 828237547500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              5894029                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5894131                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data             5894029                       # number of overall hits
system.l2.overall_hits::total                 5894131                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1134                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             322789                       # number of demand (read+write) misses
system.l2.demand_misses::total                 323923                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1134                       # number of overall misses
system.l2.overall_misses::.cpu.data            322789                       # number of overall misses
system.l2.overall_misses::total                323923                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     88318000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27780570500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27868888500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     88318000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27780570500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27868888500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1236                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          6216818                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6218054                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1236                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         6216818                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6218054                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.917476                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.051922                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.052094                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.917476                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.051922                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.052094                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77881.834215                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86064.179696                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86035.534680                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77881.834215                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86064.179696                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86035.534680                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              224024                       # number of writebacks
system.l2.writebacks::total                    224024                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        322789                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            323923                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       322789                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           323923                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     76978000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24552680500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24629658500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     76978000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24552680500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24629658500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.917476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.051922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.052094                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.917476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.051922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.052094                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67881.834215                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76064.179696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76035.534680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67881.834215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76064.179696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76035.534680                       # average overall mshr miss latency
system.l2.replacements                         291327                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2530102                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2530102                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2530102                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2530102                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          744                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              744                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          744                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          744                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            902616                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                902616                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          232578                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              232578                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  20348323500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20348323500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1135194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1135194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.204880                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.204880                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87490.319377                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87490.319377                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       232578                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         232578                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  18022543500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18022543500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.204880                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.204880                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77490.319377                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77490.319377                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1134                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1134                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     88318000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     88318000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.917476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.917476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77881.834215                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77881.834215                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1134                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1134                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     76978000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     76978000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.917476                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.917476                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67881.834215                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67881.834215                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       4991413                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4991413                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        90211                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           90211                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   7432247000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7432247000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      5081624                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5081624                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.017752                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.017752                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82387.369611                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82387.369611                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        90211                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        90211                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6530137000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6530137000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.017752                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.017752                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72387.369611                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72387.369611                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 828237547500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32682.496215                       # Cycle average of tags in use
system.l2.tags.total_refs                    12435103                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    324095                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     38.368697                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.454808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        39.548893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32610.492514                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.995193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997391                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          613                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4955                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        27145                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  99804919                       # Number of tag accesses
system.l2.tags.data_accesses                 99804919                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 828237547500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    224024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    322098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.481420400500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12922                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12922                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1077528                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             211406                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      323923                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     224024                       # Number of write requests accepted
system.mem_ctrls.readBursts                    323923                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   224024                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    691                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                323923                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               224024                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  322890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        12922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.012692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.663717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.290946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         12812     99.15%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          107      0.83%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12922                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.334159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.308222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.936292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4161     32.20%     32.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              347      2.69%     34.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8349     64.61%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               65      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12922                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   44224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                20731072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14337536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     25.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     17.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  828151764500                       # Total gap between requests
system.mem_ctrls.avgGap                    1511372.02                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        72576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     20614272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     14335488                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 87627.034320126622                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 24889323.192631520331                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 17308425.636185009032                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1134                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       322789                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       224024                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     30656500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  11332060250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 20059136658500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27033.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35106.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  89540123.64                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        72576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     20658496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      20731072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        72576                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        72576                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     14337536                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     14337536                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1134                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       322789                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         323923                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       224024                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        224024                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        87627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     24942719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         25030346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        87627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        87627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     17310898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        17310898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     17310898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        87627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     24942719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        42341244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               323232                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              223992                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        20366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        19407                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        18856                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        19309                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        19503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        20906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        20814                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        20446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        21615                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        20756                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        19464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        20436                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        21529                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        21252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        20885                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        14158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        13257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11635                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        13417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        13471                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        14762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        14651                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        14209                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        15211                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        14392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13287                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        14135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        15137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        14827                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        14551                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5302116750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1616160000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        11362716750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16403.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35153.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              140896                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              80918                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            43.59                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           36.13                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       325410                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   107.625260                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    84.701348                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   124.307437                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       242798     74.61%     74.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        58789     18.07%     92.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11236      3.45%     96.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         4440      1.36%     97.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3830      1.18%     98.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          717      0.22%     98.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          398      0.12%     99.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          456      0.14%     99.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2746      0.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       325410                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              20686848                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           14335488                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               24.976950                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               17.308426                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.33                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               40.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 828237547500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1122043860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       596380455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1119901860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     565028460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 65379871440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  54647493150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 272024276640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  395454995865                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   477.465670                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 706661580500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  27656460000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  93919507000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1201383540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       638550495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1187974620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     604209780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 65379871440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  55393428210                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 271396120800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  395801538885                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   477.884081                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 705023317250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  27656460000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  95557770250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 828237547500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              91345                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       224024                       # Transaction distribution
system.membus.trans_dist::CleanEvict            66639                       # Transaction distribution
system.membus.trans_dist::ReadExReq            232578                       # Transaction distribution
system.membus.trans_dist::ReadExResp           232578                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         91345                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       938509                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       938509                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 938509                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35068608                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     35068608                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35068608                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            323923                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  323923    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              323923                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 828237547500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          1524937000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1760309000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           5082860                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2754126                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          744                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3753507                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1135194                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1135194                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1236                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5081624                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3216                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     18649942                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              18653158                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       126720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    559802880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              559929600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          291327                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14337536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6509381                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000102                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010107                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6508716     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    665      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6509381                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 828237547500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8748398000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1854000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9325227000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
