Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov  3 05:26:28 2024
| Host         : DESKTOP-PJPAUT6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file I_FETCH_timing_summary_routed.rpt -pb I_FETCH_timing_summary_routed.pb -rpx I_FETCH_timing_summary_routed.rpx -warn_on_violation
| Design       : I_FETCH
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  80          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (80)
5. checking no_input_delay (33)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 80 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (80)
-------------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  124          inf        0.000                      0                  124           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 latch1/npc_out_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IF_ID_npc[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.718ns  (logic 2.803ns (59.416%)  route 1.915ns (40.584%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  latch1/npc_out_reg[31]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  latch1/npc_out_reg[31]/Q
                         net (fo=1, routed)           1.915     2.184    IF_ID_npc_OBUF[31]
    A20                  OBUF (Prop_obuf_I_O)         2.534     4.718 r  IF_ID_npc_OBUF[31]_inst/O
                         net (fo=0)                   0.000     4.718    IF_ID_npc[31]
    A20                                                               r  IF_ID_npc[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latch1/npc_out_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IF_ID_npc[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.635ns  (logic 2.786ns (60.114%)  route 1.849ns (39.886%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE                         0.000     0.000 r  latch1/npc_out_reg[28]/C
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  latch1/npc_out_reg[28]/Q
                         net (fo=1, routed)           1.849     2.118    IF_ID_npc_OBUF[28]
    C21                  OBUF (Prop_obuf_I_O)         2.517     4.635 r  IF_ID_npc_OBUF[28]_inst/O
                         net (fo=0)                   0.000     4.635    IF_ID_npc[28]
    C21                                                               r  IF_ID_npc[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latch1/npc_out_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IF_ID_npc[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.561ns  (logic 2.781ns (60.965%)  route 1.780ns (39.035%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  latch1/npc_out_reg[30]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  latch1/npc_out_reg[30]/Q
                         net (fo=1, routed)           1.780     2.049    IF_ID_npc_OBUF[30]
    E21                  OBUF (Prop_obuf_I_O)         2.512     4.561 r  IF_ID_npc_OBUF[30]_inst/O
                         net (fo=0)                   0.000     4.561    IF_ID_npc[30]
    E21                                                               r  IF_ID_npc[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latch1/npc_out_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IF_ID_npc[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.556ns  (logic 2.781ns (61.044%)  route 1.775ns (38.956%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  latch1/npc_out_reg[29]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  latch1/npc_out_reg[29]/Q
                         net (fo=1, routed)           1.775     2.044    IF_ID_npc_OBUF[29]
    E22                  OBUF (Prop_obuf_I_O)         2.512     4.556 r  IF_ID_npc_OBUF[29]_inst/O
                         net (fo=0)                   0.000     4.556    IF_ID_npc[29]
    E22                                                               r  IF_ID_npc[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latch1/npc_out_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IF_ID_npc[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.535ns  (logic 2.798ns (61.712%)  route 1.736ns (38.288%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE                         0.000     0.000 r  latch1/npc_out_reg[27]/C
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  latch1/npc_out_reg[27]/Q
                         net (fo=1, routed)           1.736     2.005    IF_ID_npc_OBUF[27]
    B21                  OBUF (Prop_obuf_I_O)         2.529     4.535 r  IF_ID_npc_OBUF[27]_inst/O
                         net (fo=0)                   0.000     4.535    IF_ID_npc[27]
    B21                                                               r  IF_ID_npc[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latch1/instr_out_reg[30]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            IF_ID_instr[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.499ns  (logic 2.755ns (61.238%)  route 1.744ns (38.762%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE                         0.000     0.000 r  latch1/instr_out_reg[30]_lopt_replica_2/C
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  latch1/instr_out_reg[30]_lopt_replica_2/Q
                         net (fo=1, routed)           1.744     2.013    lopt_7
    E15                  OBUF (Prop_obuf_I_O)         2.486     4.499 r  IF_ID_instr_OBUF[30]_inst/O
                         net (fo=0)                   0.000     4.499    IF_ID_instr[30]
    E15                                                               r  IF_ID_instr[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latch1/instr_out_reg[28]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            IF_ID_instr[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.496ns  (logic 2.724ns (60.597%)  route 1.771ns (39.403%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  latch1/instr_out_reg[28]_lopt_replica_2/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  latch1/instr_out_reg[28]_lopt_replica_2/Q
                         net (fo=1, routed)           1.771     2.040    lopt_1
    G17                  OBUF (Prop_obuf_I_O)         2.455     4.496 r  IF_ID_instr_OBUF[28]_inst/O
                         net (fo=0)                   0.000     4.496    IF_ID_instr[28]
    G17                                                               r  IF_ID_instr[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latch1/instr_out_reg[29]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            IF_ID_instr[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.489ns  (logic 2.754ns (61.343%)  route 1.735ns (38.657%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE                         0.000     0.000 r  latch1/instr_out_reg[29]_lopt_replica_2/C
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  latch1/instr_out_reg[29]_lopt_replica_2/Q
                         net (fo=1, routed)           1.735     2.004    lopt_4
    E16                  OBUF (Prop_obuf_I_O)         2.485     4.489 r  IF_ID_instr_OBUF[29]_inst/O
                         net (fo=0)                   0.000     4.489    IF_ID_instr[29]
    E16                                                               r  IF_ID_instr[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latch1/npc_out_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IF_ID_npc[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.437ns  (logic 2.770ns (62.422%)  route 1.667ns (37.578%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE                         0.000     0.000 r  latch1/npc_out_reg[23]/C
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  latch1/npc_out_reg[23]/Q
                         net (fo=1, routed)           1.667     1.936    IF_ID_npc_OBUF[23]
    G22                  OBUF (Prop_obuf_I_O)         2.501     4.437 r  IF_ID_npc_OBUF[23]_inst/O
                         net (fo=0)                   0.000     4.437    IF_ID_npc[23]
    G22                                                               r  IF_ID_npc[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latch1/npc_out_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IF_ID_npc[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.427ns  (logic 2.795ns (63.140%)  route 1.632ns (36.860%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE                         0.000     0.000 r  latch1/npc_out_reg[26]/C
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  latch1/npc_out_reg[26]/Q
                         net (fo=1, routed)           1.632     1.901    IF_ID_npc_OBUF[26]
    D24                  OBUF (Prop_obuf_I_O)         2.526     4.427 r  IF_ID_npc_OBUF[26]_inst/O
                         net (fo=0)                   0.000     4.427    IF_ID_npc[26]
    D24                                                               r  IF_ID_npc[26] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 program_counter1/pc_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            program_counter1/pc_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.177ns (55.611%)  route 0.141ns (44.389%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE                         0.000     0.000 r  program_counter1/pc_reg[23]/C
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  program_counter1/pc_reg[23]/Q
                         net (fo=2, routed)           0.141     0.241    program_counter1/pc_reg[19]
    SLICE_X1Y55          LUT3 (Prop_lut3_I2_O)        0.028     0.269 r  program_counter1/pc[20]_i_2/O
                         net (fo=1, routed)           0.000     0.269    program_counter1/pc[20]_i_2_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.318 r  program_counter1/pc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.318    program_counter1/pc_reg[20]_i_1_n_4
    SLICE_X1Y55          FDRE                                         r  program_counter1/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter1/pc_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            program_counter1/pc_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.177ns (55.611%)  route 0.141ns (44.389%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE                         0.000     0.000 r  program_counter1/pc_reg[31]/C
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  program_counter1/pc_reg[31]/Q
                         net (fo=2, routed)           0.141     0.241    program_counter1/pc_reg[27]
    SLICE_X1Y57          LUT3 (Prop_lut3_I2_O)        0.028     0.269 r  program_counter1/pc[28]_i_2/O
                         net (fo=1, routed)           0.000     0.269    program_counter1/pc[28]_i_2_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.318 r  program_counter1/pc_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.318    program_counter1/pc_reg[28]_i_1_n_4
    SLICE_X1Y57          FDRE                                         r  program_counter1/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter1/pc_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            program_counter1/pc_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.177ns (55.611%)  route 0.141ns (44.389%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE                         0.000     0.000 r  program_counter1/pc_reg[3]/C
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  program_counter1/pc_reg[3]/Q
                         net (fo=5, routed)           0.141     0.241    program_counter1/pc[2]
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.028     0.269 r  program_counter1/pc[0]_i_3/O
                         net (fo=1, routed)           0.000     0.269    program_counter1/pc[0]_i_3_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.318 r  program_counter1/pc_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.318    program_counter1/pc_reg[0]_i_1_n_4
    SLICE_X1Y50          FDRE                                         r  program_counter1/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter1/pc_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            program_counter1/pc_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.177ns (55.396%)  route 0.143ns (44.604%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE                         0.000     0.000 r  program_counter1/pc_reg[11]/C
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  program_counter1/pc_reg[11]/Q
                         net (fo=2, routed)           0.143     0.243    program_counter1/pc_reg[7]
    SLICE_X1Y52          LUT3 (Prop_lut3_I2_O)        0.028     0.271 r  program_counter1/pc[8]_i_2/O
                         net (fo=1, routed)           0.000     0.271    program_counter1/pc[8]_i_2_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.320 r  program_counter1/pc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.320    program_counter1/pc_reg[8]_i_1_n_4
    SLICE_X1Y52          FDRE                                         r  program_counter1/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter1/pc_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            program_counter1/pc_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.177ns (55.396%)  route 0.143ns (44.604%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE                         0.000     0.000 r  program_counter1/pc_reg[15]/C
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  program_counter1/pc_reg[15]/Q
                         net (fo=2, routed)           0.143     0.243    program_counter1/pc_reg[11]
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.028     0.271 r  program_counter1/pc[12]_i_2/O
                         net (fo=1, routed)           0.000     0.271    program_counter1/pc[12]_i_2_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.320 r  program_counter1/pc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.320    program_counter1/pc_reg[12]_i_1_n_4
    SLICE_X1Y53          FDRE                                         r  program_counter1/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter1/pc_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            program_counter1/pc_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.177ns (55.396%)  route 0.143ns (44.604%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE                         0.000     0.000 r  program_counter1/pc_reg[19]/C
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  program_counter1/pc_reg[19]/Q
                         net (fo=2, routed)           0.143     0.243    program_counter1/pc_reg[15]
    SLICE_X1Y54          LUT3 (Prop_lut3_I2_O)        0.028     0.271 r  program_counter1/pc[16]_i_2/O
                         net (fo=1, routed)           0.000     0.271    program_counter1/pc[16]_i_2_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.320 r  program_counter1/pc_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.320    program_counter1/pc_reg[16]_i_1_n_4
    SLICE_X1Y54          FDRE                                         r  program_counter1/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter1/pc_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            program_counter1/pc_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.177ns (55.396%)  route 0.143ns (44.604%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE                         0.000     0.000 r  program_counter1/pc_reg[27]/C
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  program_counter1/pc_reg[27]/Q
                         net (fo=2, routed)           0.143     0.243    program_counter1/pc_reg[23]
    SLICE_X1Y56          LUT3 (Prop_lut3_I2_O)        0.028     0.271 r  program_counter1/pc[24]_i_2/O
                         net (fo=1, routed)           0.000     0.271    program_counter1/pc[24]_i_2_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.320 r  program_counter1/pc_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.320    program_counter1/pc_reg[24]_i_1_n_4
    SLICE_X1Y56          FDRE                                         r  program_counter1/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter1/pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            program_counter1/pc_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.177ns (55.396%)  route 0.143ns (44.604%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE                         0.000     0.000 r  program_counter1/pc_reg[7]/C
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  program_counter1/pc_reg[7]/Q
                         net (fo=2, routed)           0.143     0.243    program_counter1/pc_reg[3]
    SLICE_X1Y51          LUT3 (Prop_lut3_I2_O)        0.028     0.271 r  program_counter1/pc[4]_i_2/O
                         net (fo=1, routed)           0.000     0.271    program_counter1/pc[4]_i_2_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.320 r  program_counter1/pc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.320    program_counter1/pc_reg[4]_i_1_n_4
    SLICE_X1Y51          FDRE                                         r  program_counter1/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter1/pc_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            program_counter1/pc_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.183ns (56.607%)  route 0.140ns (43.393%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE                         0.000     0.000 r  program_counter1/pc_reg[16]/C
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  program_counter1/pc_reg[16]/Q
                         net (fo=2, routed)           0.140     0.240    program_counter1/pc_reg[12]
    SLICE_X1Y54          LUT3 (Prop_lut3_I2_O)        0.028     0.268 r  program_counter1/pc[16]_i_5/O
                         net (fo=1, routed)           0.000     0.268    program_counter1/pc[16]_i_5_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.323 r  program_counter1/pc_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.323    program_counter1/pc_reg[16]_i_1_n_7
    SLICE_X1Y54          FDRE                                         r  program_counter1/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_counter1/pc_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            program_counter1/pc_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.183ns (56.607%)  route 0.140ns (43.393%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE                         0.000     0.000 r  program_counter1/pc_reg[20]/C
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  program_counter1/pc_reg[20]/Q
                         net (fo=2, routed)           0.140     0.240    program_counter1/pc_reg[16]
    SLICE_X1Y55          LUT3 (Prop_lut3_I2_O)        0.028     0.268 r  program_counter1/pc[20]_i_5/O
                         net (fo=1, routed)           0.000     0.268    program_counter1/pc[20]_i_5_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.323 r  program_counter1/pc_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.323    program_counter1/pc_reg[20]_i_1_n_7
    SLICE_X1Y55          FDRE                                         r  program_counter1/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------





