$date
	Sun Oct 23 01:44:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#214924
b11010 !
1"
#214926
b11010 &
b11010 %
1$
#214927
0"
#214930
b1101 &
b1101 %
#214934
b101000 &
b101000 %
#214938
b10100 &
b10100 %
#214942
b1010 &
b1010 %
#214946
b101 &
b101 %
#214950
b10000 &
b10000 %
#214954
b1000 &
b1000 %
#214958
b100 &
b100 %
#214962
b10 &
b10 %
#214966
b1 &
1#
b1 %
#214970
b0 &
b0 %
0#
0$
#1148979
b101 !
1"
#1148982
b101 &
b101 %
1$
#1148983
0"
#1148986
b10000 &
b10000 %
#1148990
b1000 &
b1000 %
#1148994
b100 &
b100 %
#1148998
b10 &
b10 %
#1149002
b1 &
b1 %
1#
#1149006
b0 &
0#
b0 %
0$
#2153332
b1001 !
1"
#2153334
b1001 &
b1001 %
1$
#2153335
0"
#2153338
b11100 &
b11100 %
#2153342
b1110 &
b1110 %
#2153346
b111 &
b111 %
#2153350
b10110 &
b10110 %
#2153354
b1011 &
b1011 %
#2153358
b100010 &
b100010 %
#2153362
b10001 &
b10001 %
#2153366
b110100 &
b110100 %
#2153370
b11010 &
b11010 %
#2153374
b1101 &
b1101 %
#2153378
b101000 &
b101000 %
#2153382
b10100 &
b10100 %
#2153386
b1010 &
b1010 %
#2153390
b101 &
b101 %
#2153394
b10000 &
b10000 %
#2153398
b1000 &
b1000 %
#2153402
b100 &
b100 %
#2153406
b10 &
b10 %
#2153410
b1 &
b1 %
1#
#2153414
b0 &
0#
b0 %
0$
#4500012
