Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 17:14:29 2024
| Host         : eecs-digital-06 running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 expo/result_computer/mont_accumulator_inst/markiplier/n_m_bram/BRAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            expo/result_computer/mont_accumulator_inst/markiplier/product_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 5.275ns (65.083%)  route 2.830ns (34.917%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4248, estimated)     1.603     5.112    expo/result_computer/mont_accumulator_inst/markiplier/n_m_bram/clk_100mhz_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  expo/result_computer/mont_accumulator_inst/markiplier/n_m_bram/BRAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     5.994 r  expo/result_computer/mont_accumulator_inst/markiplier/n_m_bram/BRAM_reg/DOBDO[3]
                         net (fo=1, estimated)        1.608     7.602    expo/result_computer/mont_accumulator_inst/markiplier/n_m_bram/output_register.douta_reg[3]
    SLICE_X33Y31         LUT4 (Prop_lut4_I3_O)        0.154     7.756 r  expo/result_computer/mont_accumulator_inst/markiplier/n_m_bram/product0__0_i_14__2/O
                         net (fo=1, estimated)        1.222     8.978    expo/result_computer/mont_accumulator_inst/markiplier/n_m_bram_A_read_data_block[3]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[0])
                                                      4.239    13.217 r  expo/result_computer/mont_accumulator_inst/markiplier/product0__0/PCOUT[0]
                         net (fo=1, estimated)        0.000    13.217    expo/result_computer/mont_accumulator_inst/markiplier/product0__0_n_153
    DSP48_X0Y11          DSP48E1                                      r  expo/result_computer/mont_accumulator_inst/markiplier/product_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4248, estimated)     1.532    14.866    expo/result_computer/mont_accumulator_inst/markiplier/clk_100mhz_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  expo/result_computer/mont_accumulator_inst/markiplier/product_reg__0/CLK
                         clock pessimism              0.181    15.047    
                         clock uncertainty           -0.035    15.011    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.611    expo/result_computer/mont_accumulator_inst/markiplier/product_reg__0
  -------------------------------------------------------------------
                         required time                         13.611    
                         arrival time                         -13.217    
  -------------------------------------------------------------------
                         slack                                  0.395    




