// Main clock (50MHz)
NET "clock_50MHz" TNM_NET = clock_50MHz;
TIMESPEC TS_clock_50MHz = PERIOD "clock_50MHz" 32 MHz HIGH 50%;

NET "clock_50MHz"       LOC = A10   | IOSTANDARD = LVTTL;  // SYS_CLK

NET "armed"             LOC = T9    | IOSTANDARD = LVTTL;  // LED #1 (BANK2_IO_T9)
NET "led_2"             LOC = R9    | IOSTANDARD = LVTTL;  // LED #3 (BANK2_IO_R9)

NET "sw_1"              LOC = T8    | IOSTANDARD = LVTTL;  // SW #2 (BANK2_IO_T8)
NET "reset_n"           LOC = R7    | IOSTANDARD = LVTTL;  // SW #3 (BANK2_IO_R7)

NET "sdram_clk"         LOC = H1    | IOSTANDARD = LVTTL;  // 100MHz sdram_clk Clock
NET "sdram_cke"         LOC = J1    | IOSTANDARD = LVTTL;  // sdram_cke
NET "sdram_dqm[0]"      LOC = F3    | IOSTANDARD = LVTTL;  // sdram_dqm
NET "sdram_dqm[1]"      LOC = H2    | IOSTANDARD = LVTTL;  // sdram_dqm
NET "sdram_cas_n"       LOC = H3    | IOSTANDARD = LVTTL;  // sdram_cas_n
NET "sdram_ras_n"       LOC = J4    | IOSTANDARD = LVTTL;  // sdram_ras_n
NET "sdram_we_n"        LOC = G3    | IOSTANDARD = LVTTL;  // sdram_we_n
NET "sdram_cs_n"        LOC = J3    | IOSTANDARD = LVTTL;  // sdram_cs_n

NET "sdram_data[0]"     LOC = A3    | IOSTANDARD = LVTTL;  // sdram_data[0]
NET "sdram_data[1]"     LOC = A2    | IOSTANDARD = LVTTL;  // sdram_data[1]
NET "sdram_data[2]"     LOC = B3    | IOSTANDARD = LVTTL;  // sdram_data[2]
NET "sdram_data[3]"     LOC = B2    | IOSTANDARD = LVTTL;  // sdram_data[3]
NET "sdram_data[4]"     LOC = C3    | IOSTANDARD = LVTTL;  // sdram_data[4]
NET "sdram_data[5]"     LOC = C2    | IOSTANDARD = LVTTL;  // sdram_data[5]
NET "sdram_data[6]"     LOC = D3    | IOSTANDARD = LVTTL;  // sdram_data[6]
NET "sdram_data[7]"     LOC = E3    | IOSTANDARD = LVTTL;  // sdram_data[7]
NET "sdram_data[8]"     LOC = G1    | IOSTANDARD = LVTTL;  // sdram_data[8]
NET "sdram_data[9]"     LOC = F1    | IOSTANDARD = LVTTL;  // sdram_data[9]
NET "sdram_data[10]"    LOC = F2    | IOSTANDARD = LVTTL;  // sdram_data[10]
NET "sdram_data[11]"    LOC = E1    | IOSTANDARD = LVTTL;  // sdram_data[11]
NET "sdram_data[12]"    LOC = E2    | IOSTANDARD = LVTTL;  // sdram_data[12]
NET "sdram_data[13]"    LOC = D1    | IOSTANDARD = LVTTL;  // sdram_data[13]
NET "sdram_data[14]"    LOC = C1    | IOSTANDARD = LVTTL;  // sdram_data[14]
NET "sdram_data[15]"    LOC = B1    | IOSTANDARD = LVTTL;  // sdram_data[15]

NET "sdram_addr[0]"     LOC = L4    | IOSTANDARD = LVTTL;  // sdram_addr[0]
NET "sdram_addr[1]"     LOC = M3    | IOSTANDARD = LVTTL;  // sdram_addr[1]
NET "sdram_addr[2]"     LOC = M4    | IOSTANDARD = LVTTL;  // sdram_addr[2]
NET "sdram_addr[3]"     LOC = N3    | IOSTANDARD = LVTTL;  // sdram_addr[3]
NET "sdram_addr[4]"     LOC = R2    | IOSTANDARD = LVTTL;  // sdram_addr[4]
NET "sdram_addr[5]"     LOC = R1    | IOSTANDARD = LVTTL;  // sdram_addr[5]
NET "sdram_addr[6]"     LOC = P2    | IOSTANDARD = LVTTL;  // sdram_addr[6]
NET "sdram_addr[7]"     LOC = P1    | IOSTANDARD = LVTTL;  // sdram_addr[7]
NET "sdram_addr[8]"     LOC = N1    | IOSTANDARD = LVTTL;  // sdram_addr[8]
NET "sdram_addr[9]"     LOC = M1    | IOSTANDARD = LVTTL;  // sdram_addr[9]
NET "sdram_addr[10]"    LOC = L3    | IOSTANDARD = LVTTL;  // sdram_addr[10]
NET "sdram_addr[11]"    LOC = L1    | IOSTANDARD = LVTTL;  // sdram_addr[11]
NET "sdram_addr[12]"    LOC = K1    | IOSTANDARD = LVTTL;  // sdram_addr[12]

NET "sdram_ba[0]"       LOC = K3    | IOSTANDARD = LVTTL;  // sdram_ba[0]
NET "sdram_ba[1]"       LOC = K2    | IOSTANDARD = LVTTL;  // sdram_ba[1]


# Pins in connector number order

# Bank 0 & 2                                   
# ==========                               
# +--------------------------------------------------------------+
# | 63 | 61 | 59 |                           | 7  |  5 |  3 |  1 | U8
# | 5V | Gnd| I/O ........................... I/O | Gnd| 3V3| Gnd|
# +--------------------------------------------------------------+
# | 5V | Gnd| I/O ........................... I/O | Gnd| 3V3| Gnd|
# | 64 | 62 | 60 |                           | 8  |  6 |  4 |  2 | 
# +--------------------------------------------------------------+
#
                                         // GND   U8-P1
                                         // GND   U8-P2
                                         // 3V3!! U8-P3
                                         // 3V3!! U8-P4
                                         // GND   U8-P5
                                         // GND   U8-P6
# NET "" LOC = A14 | IOSTANDARD = LVTTL; // BANK0 U8-P7
# NET "" LOC = B14 | IOSTANDARD = LVTTL; // BANK0 U8-P8
# NET "" LOC = C13 | IOSTANDARD = LVTTL; // BANK0 U8-P9
# NET "" LOC = A13 | IOSTANDARD = LVTTL; // BANK0 U8-P10
# NET "" LOC = B12 | IOSTANDARD = LVTTL; // BANK0 U8-P11
# NET "" LOC = A12 | IOSTANDARD = LVTTL; // BANK0 U8-P12
# NET "" LOC = C11 | IOSTANDARD = LVTTL; // BANK0 U8-P13
# NET "" LOC = A11 | IOSTANDARD = LVTTL; // BANK0 U8-P14
# NET "" LOC = B10 | IOSTANDARD = LVTTL; // BANK0 U8-P15
# NET "" LOC = A9  | IOSTANDARD = LVTTL; // BANK0 U8-P16
# NET "" LOC = C9  | IOSTANDARD = LVTTL; // BANK0 U8-P17
# NET "" LOC = A8  | IOSTANDARD = LVTTL; // BANK0 U8-P18
# NET "" LOC = B8  | IOSTANDARD = LVTTL; // BANK0 U8-P19
# NET "" LOC = A7  | IOSTANDARD = LVTTL; // BANK0 U8-P20
# NET "" LOC = C7  | IOSTANDARD = LVTTL; // BANK0 U8-P21
# NET "" LOC = A6  | IOSTANDARD = LVTTL; // BANK0 U8-P22
# NET "" LOC = B6  | IOSTANDARD = LVTTL; // BANK0 U8-P23
# NET "" LOC = A5  | IOSTANDARD = LVTTL; // BANK0 U8-P24
# NET "" LOC = B5  | IOSTANDARD = LVTTL; // BANK0 U8-P25
# NET "" LOC = A4  | IOSTANDARD = LVTTL; // BANK0 U8-P26
# NET "" LOC = E10 | IOSTANDARD = LVTTL; // BANK0 U8-P27
# NET "" LOC = C10 | IOSTANDARD = LVTTL; // BANK0 U8-P28
# NET "" LOC = E11 | IOSTANDARD = LVTTL; // BANK0 U8-P29
# NET "" LOC = F10 | IOSTANDARD = LVTTL; // BANK0 U8-P30
# NET "" LOC = F9  | IOSTANDARD = LVTTL; // BANK0 U8-P31
# NET "" LOC = D9  | IOSTANDARD = LVTTL; // BANK0 U8-P32
# NET "" LOC = C8  | IOSTANDARD = LVTTL; // BANK0 U8-P33
# NET "" LOC = D8  | IOSTANDARD = LVTTL; // BANK0 U8-P34
# NET "" LOC = E7  | IOSTANDARD = LVTTL; // BANK0 U8-P35
# NET "" LOC = E6  | IOSTANDARD = LVTTL; // BANK0 U8-P36
# NET "" LOC = F7  | IOSTANDARD = LVTTL; // BANK0 U8-P37
# NET "" LOC = C6  | IOSTANDARD = LVTTL; // BANK0 U8-P38
# NET "" LOC = D6  | IOSTANDARD = LVTTL; // BANK0 U8-P39
# NET "" LOC = M6  | IOSTANDARD = LVTTL; // BANK0 U8-P40
# NET "" LOC = P4  | IOSTANDARD = LVTTL; // BANK2 U8-P41
# NET "" LOC = N5  | IOSTANDARD = LVTTL; // BANK2 U8-P42
# NET "" LOC = P5  | IOSTANDARD = LVTTL; // BANK2 U8-P43
# NET "" LOC = N6  | IOSTANDARD = LVTTL; // BANK2 U8-P44
# NET "" LOC = M7  | IOSTANDARD = LVTTL; // BANK2 U8-P45
# NET "" LOC = P6  | IOSTANDARD = LVTTL; // BANK2 U8-P46
# NET "" LOC = N8  | IOSTANDARD = LVTTL; // BANK2 U8-P47
# NET "" LOC = L7  | IOSTANDARD = LVTTL; // BANK2 U8-P48
# NET "" LOC = P9  | IOSTANDARD = LVTTL; // BANK2 U8-P49
# NET "" LOC = T4  | IOSTANDARD = LVTTL; // BANK2 U8-P50
# NET "" LOC = T5  | IOSTANDARD = LVTTL; // BANK2 U8-P51
# NET "" LOC = R5  | IOSTANDARD = LVTTL; // BANK2 U8-P52
# NET "" LOC = T6  | IOSTANDARD = LVTTL; // BANK2 U8-P53
# NET "" LOC = T7  | IOSTANDARD = LVTTL; // BANK2 U8-P54
# NET "" LOC = N9  | IOSTANDARD = LVTTL; // BANK2 U8-P55
# NET "" LOC = M9  | IOSTANDARD = LVTTL; // BANK2 U8-P56
# NET "" LOC = M10 | IOSTANDARD = LVTTL; // BANK2 U8-P57
# NET "" LOC = P11 | IOSTANDARD = LVTTL; // BANK2 U8-P58
# NET "" LOC = P12 | IOSTANDARD = LVTTL; // BANK2 U8-P59
# NET "" LOC = M11 | IOSTANDARD = LVTTL; // BANK2 U8-P60
                                         // GND   U8-P61
                                         // GND   U8-P62
                                         // 5V!!  U8-P63
                                         // 5V!!  U8-P64

# Bank 1
# ==========

# +--------------------------------------------------------------+
# | 63 | 61 | 59 |                           | 7  |  5 |  3 |  1 | U7
# | 5V | Gnd| I/O ........................... I/O | Gnd| 3V3| Gnd|
# +--------------------------------------------------------------+
# | 5V | Gnd| I/O ........................... I/O | Gnd| 3V3| Gnd|
# | 64 | 62 | 60 |                           | 8  |  6 |  4 |  2 | 
# +--------------------------------------------------------------+
#
                                         // GND   U7-P1
                                         // GND   U7-P2
                                         // 3V3!! U7-P3
                                         // 3V3!! U7-P4
                                         // GND   U7-P5
                                         // GND   U7-P6
# NET "" LOC = E12 | IOSTANDARD = LVTTL; // BANK1 U7-P7
# NET "" LOC = E13 | IOSTANDARD = LVTTL; // BANK1 U7-P8
# NET "" LOC = B15 | IOSTANDARD = LVTTL; // BANK1 U7-P9
# NET "" LOC = B16 | IOSTANDARD = LVTTL; // BANK1 U7-P10
# NET "" LOC = C15 | IOSTANDARD = LVTTL; // BANK1 U7-P11
# NET "" LOC = C16 | IOSTANDARD = LVTTL; // BANK1 U7-P12
# NET "" LOC = D14 | IOSTANDARD = LVTTL; // BANK1 U7-P13
# NET "" LOC = D16 | IOSTANDARD = LVTTL; // BANK1 U7-P14
# NET "" LOC = E15 | IOSTANDARD = LVTTL; // BANK1 U7-P15
# NET "" LOC = E16 | IOSTANDARD = LVTTL; // BANK1 U7-P16
# NET "" LOC = F15 | IOSTANDARD = LVTTL; // BANK1 U7-P17
# NET "" LOC = F16 | IOSTANDARD = LVTTL; // BANK1 U7-P18
# NET "" LOC = G11 | IOSTANDARD = LVTTL; // BANK1 U7-P19
# NET "" LOC = F12 | IOSTANDARD = LVTTL; // BANK1 U7-P20
# NET "" LOC = F14 | IOSTANDARD = LVTTL; // BANK1 U7-P21
# NET "" LOC = F13 | IOSTANDARD = LVTTL; // BANK1 U7-P22
# NET "" LOC = G16 | IOSTANDARD = LVTTL; // BANK1 U7-P23
# NET "" LOC = G14 | IOSTANDARD = LVTTL; // BANK1 U7-P24
# NET "" LOC = H15 | IOSTANDARD = LVTTL; // BANK1 U7-P25
# NET "" LOC = H16 | IOSTANDARD = LVTTL; // BANK1 U7-P26
# NET "" LOC = G12 | IOSTANDARD = LVTTL; // BANK1 U7-P27
# NET "" LOC = H11 | IOSTANDARD = LVTTL; // BANK1 U7-P28
# NET "" LOC = H13 | IOSTANDARD = LVTTL; // BANK1 U7-P29
# NET "" LOC = H14 | IOSTANDARD = LVTTL; // BANK1 U7-P30
# NET "" LOC = J14 | IOSTANDARD = LVTTL; // BANK1 U7-P31
# NET "" LOC = J16 | IOSTANDARD = LVTTL; // BANK1 U7-P32
# NET "" LOC = J11 | IOSTANDARD = LVTTL; // BANK1 U7-P33
# NET "" LOC = J12 | IOSTANDARD = LVTTL; // BANK1 U7-P34
# NET "" LOC = K14 | IOSTANDARD = LVTTL; // BANK1 U7-P35
# NET "" LOC = J13 | IOSTANDARD = LVTTL; // BANK1 U7-P36
# NET "" LOC = K15 | IOSTANDARD = LVTTL; // BANK1 U7-P37
# NET "" LOC = K16 | IOSTANDARD = LVTTL; // BANK1 U7-P38
# NET "" LOC = L16 | IOSTANDARD = LVTTL; // BANK1 U7-P39
# NET "" LOC = L14 | IOSTANDARD = LVTTL; // BANK1 U7-P40
# NET "" LOC = K11 | IOSTANDARD = LVTTL; // BANK1 U7-P41
# NET "" LOC = K12 | IOSTANDARD = LVTTL; // BANK1 U7-P42
# NET "" LOC = M15 | IOSTANDARD = LVTTL; // BANK1 U7-P43
# NET "" LOC = M16 | IOSTANDARD = LVTTL; // BANK1 U7-P44
# NET "" LOC = N14 | IOSTANDARD = LVTTL; // BANK1 U7-P45
# NET "" LOC = N16 | IOSTANDARD = LVTTL; // BANK1 U7-P46
# NET "" LOC = M13 | IOSTANDARD = LVTTL; // BANK1 U7-P47
# NET "" LOC = M14 | IOSTANDARD = LVTTL; // BANK1 U7-P48
# NET "" LOC = L12 | IOSTANDARD = LVTTL; // BANK1 U7-P49
# NET "" LOC = L13 | IOSTANDARD = LVTTL; // BANK1 U7-P50
# NET "" LOC = P15 | IOSTANDARD = LVTTL; // BANK1 U7-P51
# NET "" LOC = P16 | IOSTANDARD = LVTTL; // BANK1 U7-P52
# NET "" LOC = R15 | IOSTANDARD = LVTTL; // BANK1 U7-P53
# NET "" LOC = R16 | IOSTANDARD = LVTTL; // BANK1 U7-P54
# NET "" LOC = R14 | IOSTANDARD = LVTTL; // BANK1 U7-P55
# NET "" LOC = T15 | IOSTANDARD = LVTTL; // BANK1 U7-P56
# NET "" LOC = T13 | IOSTANDARD = LVTTL; // BANK1 U7-P57
# NET "" LOC = T14 | IOSTANDARD = LVTTL; // BANK1 U7-P58
# NET "" LOC = T12 | IOSTANDARD = LVTTL; // BANK1 U7-P59
# NET "" LOC = R12 | IOSTANDARD = LVTTL; // BANK1 U7-P60
                                         // GND   U7-P61
                                         // GND   U7-P62
                                         // 5V!!  U7-P63
                                         // 5V!!  U7-P64
                                           