{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1497584449551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1497584449551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 15 22:40:49 2017 " "Processing started: Thu Jun 15 22:40:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1497584449551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1497584449551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_DMD_driver -c LCD_DMD_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_DMD_driver -c LCD_DMD_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1497584449551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1497584449871 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD_DMD_driver.v(317) " "Verilog HDL information at LCD_DMD_driver.v(317): always construct contains both blocking and non-blocking assignments" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 317 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1497584449911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_dmd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_dmd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_DMD_driver " "Found entity 1: LCD_DMD_driver" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497584449921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497584449921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mf_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file mf_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 mf_clocks " "Found entity 1: mf_clocks" {  } { { "mf_clocks.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/mf_clocks.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497584449921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497584449921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mf_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file mf_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 mf_ram " "Found entity 1: mf_ram" {  } { { "mf_ram.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/mf_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497584449921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497584449921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mf_lvds.v 1 1 " "Found 1 design units, including 1 entities, in source file mf_lvds.v" { { "Info" "ISGN_ENTITY_NAME" "1 mf_lvds " "Found entity 1: mf_lvds" {  } { { "mf_lvds.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/mf_lvds.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497584449931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497584449931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD_DMD_driver " "Elaborating entity \"LCD_DMD_driver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1497584450031 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dotEnable_3 LCD_DMD_driver.v(222) " "Verilog HDL or VHDL warning at LCD_DMD_driver.v(222): object \"dotEnable_3\" assigned a value but never read" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1497584450041 "|LCD_DMD_driver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmd_first_frame LCD_DMD_driver.v(226) " "Verilog HDL or VHDL warning at LCD_DMD_driver.v(226): object \"dmd_first_frame\" assigned a value but never read" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1497584450041 "|LCD_DMD_driver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmd_first_byte LCD_DMD_driver.v(227) " "Verilog HDL or VHDL warning at LCD_DMD_driver.v(227): object \"dmd_first_byte\" assigned a value but never read" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1497584450041 "|LCD_DMD_driver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmd_init_counter LCD_DMD_driver.v(233) " "Verilog HDL or VHDL warning at LCD_DMD_driver.v(233): object \"dmd_init_counter\" assigned a value but never read" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1497584450041 "|LCD_DMD_driver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmd_enable LCD_DMD_driver.v(234) " "Verilog HDL or VHDL warning at LCD_DMD_driver.v(234): object \"dmd_enable\" assigned a value but never read" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1497584450041 "|LCD_DMD_driver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmd_enable_2 LCD_DMD_driver.v(234) " "Verilog HDL or VHDL warning at LCD_DMD_driver.v(234): object \"dmd_enable_2\" assigned a value but never read" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1497584450041 "|LCD_DMD_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 LCD_DMD_driver.v(218) " "Verilog HDL assignment warning at LCD_DMD_driver.v(218): truncated value with size 3 to match size of target (1)" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497584450051 "|LCD_DMD_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 LCD_DMD_driver.v(219) " "Verilog HDL assignment warning at LCD_DMD_driver.v(219): truncated value with size 3 to match size of target (1)" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497584450051 "|LCD_DMD_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 LCD_DMD_driver.v(220) " "Verilog HDL assignment warning at LCD_DMD_driver.v(220): truncated value with size 9 to match size of target (3)" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497584450051 "|LCD_DMD_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 LCD_DMD_driver.v(234) " "Verilog HDL assignment warning at LCD_DMD_driver.v(234): truncated value with size 3 to match size of target (1)" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497584450051 "|LCD_DMD_driver"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "debug_written_byte 0 LCD_DMD_driver.v(224) " "Net \"debug_written_byte\" at LCD_DMD_driver.v(224) has no driver or initial value, using a default initial value '0'" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 224 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1497584450068 "|LCD_DMD_driver"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pairECLK LCD_DMD_driver.v(17) " "Output port \"pairECLK\" at LCD_DMD_driver.v(17) has no driver" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1497584450078 "|LCD_DMD_driver"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pairE2 LCD_DMD_driver.v(18) " "Output port \"pairE2\" at LCD_DMD_driver.v(18) has no driver" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1497584450078 "|LCD_DMD_driver"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pairE1 LCD_DMD_driver.v(19) " "Output port \"pairE1\" at LCD_DMD_driver.v(19) has no driver" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1497584450078 "|LCD_DMD_driver"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pairE0 LCD_DMD_driver.v(20) " "Output port \"pairE0\" at LCD_DMD_driver.v(20) has no driver" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1497584450078 "|LCD_DMD_driver"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shader " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shader\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1497584450108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mf_lvds mf_lvds:mf_lvds_inst " "Elaborating entity \"mf_lvds\" for hierarchy \"mf_lvds:mf_lvds_inst\"" {  } { { "LCD_DMD_driver.v" "mf_lvds_inst" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_tx mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component " "Elaborating entity \"altlvds_tx\" for hierarchy \"mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "mf_lvds.v" "ALTLVDS_TX_component" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/mf_lvds.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component " "Elaborated megafunction instantiation \"mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "mf_lvds.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/mf_lvds.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component " "Instantiated megafunction \"mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "center_align_msb UNUSED " "Parameter \"center_align_msb\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coreclock_divide_by 2 " "Parameter \"coreclock_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 506.0 Mbps " "Parameter \"data_rate\" = \"506.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 7 " "Parameter \"deserialization_factor\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "differential_drive 0 " "Parameter \"differential_drive\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 13833 " "Parameter \"inclock_period\" = \"13833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mf_lvds " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mf_lvds\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_tx " "Parameter \"lpm_type\" = \"altlvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multi_clock OFF " "Parameter \"multi_clock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 4 " "Parameter \"number_of_channels\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_alignment EDGE_ALIGNED " "Parameter \"outclock_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_divide_by 1 " "Parameter \"outclock_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_duty_cycle 50 " "Parameter \"outclock_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_multiply_by 1 " "Parameter \"outclock_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_phase_shift 0 " "Parameter \"outclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_data_rate 506 " "Parameter \"output_data_rate\" = \"506\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_compensation_mode AUTO " "Parameter \"pll_compensation_mode\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock ON " "Parameter \"pll_self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preemphasis_setting 0 " "Parameter \"preemphasis_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_input OFF " "Parameter \"registered_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vod_setting 0 " "Parameter \"vod_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450168 ""}  } { { "mf_lvds.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/mf_lvds.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1497584450168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mf_lvds_lvds_tx.v 6 6 " "Found 6 design units, including 6 entities, in source file db/mf_lvds_lvds_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 mf_lvds_ddio_out " "Found entity 1: mf_lvds_ddio_out" {  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_lvds_lvds_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497584450228 ""} { "Info" "ISGN_ENTITY_NAME" "2 mf_lvds_cmpr " "Found entity 2: mf_lvds_cmpr" {  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_lvds_lvds_tx.v" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497584450228 ""} { "Info" "ISGN_ENTITY_NAME" "3 mf_lvds_cmpr1 " "Found entity 3: mf_lvds_cmpr1" {  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_lvds_lvds_tx.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497584450228 ""} { "Info" "ISGN_ENTITY_NAME" "4 mf_lvds_cntr " "Found entity 4: mf_lvds_cntr" {  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_lvds_lvds_tx.v" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497584450228 ""} { "Info" "ISGN_ENTITY_NAME" "5 mf_lvds_shift_reg " "Found entity 5: mf_lvds_shift_reg" {  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_lvds_lvds_tx.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497584450228 ""} { "Info" "ISGN_ENTITY_NAME" "6 mf_lvds_lvds_tx " "Found entity 6: mf_lvds_lvds_tx" {  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_lvds_lvds_tx.v" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497584450228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497584450228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mf_lvds_lvds_tx mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated " "Elaborating entity \"mf_lvds_lvds_tx\" for hierarchy \"mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\"" {  } { { "altlvds_tx.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mf_lvds_ddio_out mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|mf_lvds_ddio_out:ddio_out " "Elaborating entity \"mf_lvds_ddio_out\" for hierarchy \"mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|mf_lvds_ddio_out:ddio_out\"" {  } { { "db/mf_lvds_lvds_tx.v" "ddio_out" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_lvds_lvds_tx.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mf_lvds_cmpr mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|mf_lvds_cmpr:cmpr10 " "Elaborating entity \"mf_lvds_cmpr\" for hierarchy \"mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|mf_lvds_cmpr:cmpr10\"" {  } { { "db/mf_lvds_lvds_tx.v" "cmpr10" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_lvds_lvds_tx.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mf_lvds_cntr mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|mf_lvds_cntr:cntr2 " "Elaborating entity \"mf_lvds_cntr\" for hierarchy \"mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|mf_lvds_cntr:cntr2\"" {  } { { "db/mf_lvds_lvds_tx.v" "cntr2" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_lvds_lvds_tx.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mf_lvds_cmpr1 mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|mf_lvds_cntr:cntr2\|mf_lvds_cmpr1:cmpr20 " "Elaborating entity \"mf_lvds_cmpr1\" for hierarchy \"mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|mf_lvds_cntr:cntr2\|mf_lvds_cmpr1:cmpr20\"" {  } { { "db/mf_lvds_lvds_tx.v" "cmpr20" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_lvds_lvds_tx.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mf_lvds_shift_reg mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|mf_lvds_shift_reg:shift_reg12 " "Elaborating entity \"mf_lvds_shift_reg\" for hierarchy \"mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|mf_lvds_shift_reg:shift_reg12\"" {  } { { "db/mf_lvds_lvds_tx.v" "shift_reg12" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_lvds_lvds_tx.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mf_clocks mf_clocks:u1 " "Elaborating entity \"mf_clocks\" for hierarchy \"mf_clocks:u1\"" {  } { { "LCD_DMD_driver.v" "u1" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mf_clocks:u1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"mf_clocks:u1\|altpll:altpll_component\"" {  } { { "mf_clocks.v" "altpll_component" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/mf_clocks.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mf_clocks:u1\|altpll:altpll_component " "Elaborated megafunction instantiation \"mf_clocks:u1\|altpll:altpll_component\"" {  } { { "mf_clocks.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/mf_clocks.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mf_clocks:u1\|altpll:altpll_component " "Instantiated megafunction \"mf_clocks:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 11 " "Parameter \"clk0_divide_by\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 16 " "Parameter \"clk0_multiply_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 800 " "Parameter \"clk1_divide_by\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mf_clocks " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mf_clocks\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450278 ""}  } { { "mf_clocks.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/mf_clocks.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1497584450278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mf_clocks_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mf_clocks_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mf_clocks_altpll " "Found entity 1: mf_clocks_altpll" {  } { { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_clocks_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497584450338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497584450338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mf_clocks_altpll mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated " "Elaborating entity \"mf_clocks_altpll\" for hierarchy \"mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mf_ram mf_ram:u2 " "Elaborating entity \"mf_ram\" for hierarchy \"mf_ram:u2\"" {  } { { "LCD_DMD_driver.v" "u2" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mf_ram:u2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mf_ram:u2\|altsyncram:altsyncram_component\"" {  } { { "mf_ram.v" "altsyncram_component" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/mf_ram.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mf_ram:u2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mf_ram:u2\|altsyncram:altsyncram_component\"" {  } { { "mf_ram.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/mf_ram.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497584450375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mf_ram:u2\|altsyncram:altsyncram_component " "Instantiated megafunction \"mf_ram:u2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file splash_screen.mif " "Parameter \"init_file\" = \"splash_screen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450375 ""}  } { { "mf_ram.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/mf_ram.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1497584450375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2im1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2im1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2im1 " "Found entity 1: altsyncram_2im1" {  } { { "db/altsyncram_2im1.tdf" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/altsyncram_2im1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497584450430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497584450430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2im1 mf_ram:u2\|altsyncram:altsyncram_component\|altsyncram_2im1:auto_generated " "Elaborating entity \"altsyncram_2im1\" for hierarchy \"mf_ram:u2\|altsyncram:altsyncram_component\|altsyncram_2im1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497584450480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497584450480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa mf_ram:u2\|altsyncram:altsyncram_component\|altsyncram_2im1:auto_generated\|decode_jsa:decode2 " "Elaborating entity \"decode_jsa\" for hierarchy \"mf_ram:u2\|altsyncram:altsyncram_component\|altsyncram_2im1:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_2im1.tdf" "decode2" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/altsyncram_2im1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497584450540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497584450540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a mf_ram:u2\|altsyncram:altsyncram_component\|altsyncram_2im1:auto_generated\|decode_c8a:rden_decode_b " "Elaborating entity \"decode_c8a\" for hierarchy \"mf_ram:u2\|altsyncram:altsyncram_component\|altsyncram_2im1:auto_generated\|decode_c8a:rden_decode_b\"" {  } { { "db/altsyncram_2im1.tdf" "rden_decode_b" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/altsyncram_2im1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mux_3nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497584450590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497584450590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3nb mf_ram:u2\|altsyncram:altsyncram_component\|altsyncram_2im1:auto_generated\|mux_3nb:mux3 " "Elaborating entity \"mux_3nb\" for hierarchy \"mf_ram:u2\|altsyncram:altsyncram_component\|altsyncram_2im1:auto_generated\|mux_3nb:mux3\"" {  } { { "db/altsyncram_2im1.tdf" "mux3" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/altsyncram_2im1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584450590 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1497584451163 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "LCD_DMD_driver.v" "Mult2" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497584451423 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "LCD_DMD_driver.v" "Mult0" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 123 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497584451423 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "LCD_DMD_driver.v" "Mult1" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 124 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497584451423 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1497584451423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497584451463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult2 " "Instantiated megafunction \"lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451463 ""}  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1497584451463 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult2\|multcore:mult_core lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 125 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451493 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 125 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451503 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 125 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jbh " "Found entity 1: add_sub_jbh" {  } { { "db/add_sub_jbh.tdf" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/add_sub_jbh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497584451583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497584451583 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 125 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451593 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 125 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kbh " "Found entity 1: add_sub_kbh" {  } { { "db/add_sub_kbh.tdf" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/add_sub_kbh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497584451643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497584451643 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult2\|altshift:external_latency_ffs lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 125 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 123 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497584451663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451663 ""}  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 123 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1497584451663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497584451683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584451683 ""}  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1497584451683 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1497584451933 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 3 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 3 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Quartus II" 0 -1 1497584451943 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pairECLK GND " "Pin \"pairECLK\" is stuck at GND" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497584452134 "|LCD_DMD_driver|pairECLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "pairE2 GND " "Pin \"pairE2\" is stuck at GND" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497584452134 "|LCD_DMD_driver|pairE2"} { "Warning" "WMLS_MLS_STUCK_PIN" "pairE1 GND " "Pin \"pairE1\" is stuck at GND" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497584452134 "|LCD_DMD_driver|pairE1"} { "Warning" "WMLS_MLS_STUCK_PIN" "pairE0 GND " "Pin \"pairE0\" is stuck at GND" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497584452134 "|LCD_DMD_driver|pairE0"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0 VCC " "Pin \"led0\" is stuck at VCC" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497584452134 "|LCD_DMD_driver|led0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1497584452134 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1497584453397 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|multcore:mult_core\|decoder_node\[0\]\[1\] " "Logic cell \"lpm_mult:Mult2\|multcore:mult_core\|decoder_node\[0\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[0\]\[1\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497584453397 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|multcore:mult_core\|decoder_node\[0\]\[3\] " "Logic cell \"lpm_mult:Mult2\|multcore:mult_core\|decoder_node\[0\]\[3\]\"" {  } { { "multcore.tdf" "decoder_node\[0\]\[3\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497584453397 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|multcore:mult_core\|decoder_node\[0\]\[2\] " "Logic cell \"lpm_mult:Mult2\|multcore:mult_core\|decoder_node\[0\]\[2\]\"" {  } { { "multcore.tdf" "decoder_node\[0\]\[2\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497584453397 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1497584453397 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/output_files/LCD_DMD_driver.map.smsg " "Generated suppressed messages file C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/output_files/LCD_DMD_driver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1497584453477 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 4 2 0 0 " "Adding 14 node(s), including 4 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1497584453657 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497584453657 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dotReg\[1\] " "No output dependent on input pin \"dotReg\[1\]\"" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497584453777 "|LCD_DMD_driver|dotReg[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dotReg\[2\] " "No output dependent on input pin \"dotReg\[2\]\"" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497584453777 "|LCD_DMD_driver|dotReg[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dotEnable " "No output dependent on input pin \"dotEnable\"" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497584453777 "|LCD_DMD_driver|dotEnable"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1497584453777 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "957 " "Implemented 957 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1497584453777 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1497584453777 ""} { "Info" "ICUT_CUT_TM_LCELLS" "917 " "Implemented 917 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1497584453777 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1497584453777 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1497584453777 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1497584453777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "531 " "Peak virtual memory: 531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497584453817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 15 22:40:53 2017 " "Processing ended: Thu Jun 15 22:40:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497584453817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497584453817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497584453817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1497584453817 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1497584455449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1497584455449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 15 22:40:55 2017 " "Processing started: Thu Jun 15 22:40:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1497584455449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1497584455449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LCD_DMD_driver -c LCD_DMD_driver " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LCD_DMD_driver -c LCD_DMD_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1497584455449 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1497584455549 ""}
{ "Info" "0" "" "Project  = LCD_DMD_driver" {  } {  } 0 0 "Project  = LCD_DMD_driver" 0 0 "Fitter" 0 0 1497584455549 ""}
{ "Info" "0" "" "Revision = LCD_DMD_driver" {  } {  } 0 0 "Revision = LCD_DMD_driver" 0 0 "Fitter" 0 0 1497584455549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1497584455639 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LCD_DMD_driver EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"LCD_DMD_driver\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1497584455649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497584455689 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497584455689 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[0\] 16 11 0 0 " "Implementing clock multiplication of 16, clock division of 11, and phase shift of 0 degrees (0 ps) for mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_clocks_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1497584455749 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[1\] 1 800 0 0 " "Implementing clock multiplication of 1, clock division of 800, and phase shift of 0 degrees (0 ps) for mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_clocks_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1497584455749 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[2\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_clocks_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1497584455749 ""}  } { { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_clocks_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1497584455749 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll Cyclone IV E PLL " "Implemented PLL \"mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|fast_clock 7 2 -90 -988 " "Implementing clock multiplication of 7, clock division of 2, and phase shift of -90 degrees (-988 ps) for mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|fast_clock port" {  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_lvds_lvds_tx.v" 505 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1497584455749 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] 1 2 -13 -988 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of -13 degrees (-988 ps) for mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] port" {  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_lvds_lvds_tx.v" 502 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 292 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1497584455749 ""}  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_lvds_lvds_tx.v" 505 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1497584455749 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_MAIN" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll " "The input clock frequency specification of PLL \"mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll\" is different from the output clock frequency specification of the source PLLs that are driving it" { { "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_DETAIL" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll 0 mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|pll1 0 72.3 MHz 72.7 MHz " "Input port inclk\[0\] of PLL \"mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll\" and its source clk\[0\] (the output port of PLL \"mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|pll1\") have different specified frequencies, 72.3 MHz and 72.7 MHz respectively" {  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_lvds_lvds_tx.v" 505 -1 0 } } { "altlvds_tx.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "mf_lvds.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/mf_lvds.v" 67 0 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 386 0 0 } } { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_clocks_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mf_clocks.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/mf_clocks.v" 102 0 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 414 0 0 } }  } 1 15043 "Input port inclk\[%2!d!\] of PLL \"%1!s!\" and its source clk\[%4!d!\] (the output port of PLL \"%3!s!\") have different specified frequencies, %5!s! and %6!s! respectively" 0 0 "Quartus II" 0 -1 1497584455769 ""}  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_lvds_lvds_tx.v" 505 -1 0 } } { "altlvds_tx.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "mf_lvds.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/mf_lvds.v" 67 0 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 386 0 0 } }  } 1 15042 "The input clock frequency specification of PLL \"%1!s!\" is different from the output clock frequency specification of the source PLLs that are driving it" 0 0 "Fitter" 0 -1 1497584455769 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1497584455779 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1497584455789 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1497584455949 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1497584455949 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1497584455949 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1497584455949 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 2287 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1497584455949 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 2289 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1497584455949 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 2291 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1497584455949 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 2293 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1497584455949 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 2295 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1497584455949 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1497584455949 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1497584455949 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1497584455959 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "8 " "Following 8 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pairECLK pairECLK(n) " "Pin \"pairECLK\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pairECLK(n)\"" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairECLK } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pairECLK" } { 0 "pairECLK(n)" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairECLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 43 9662 10382 0} { 0 { 0 ""} 0 84 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairECLK(n) } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairECLK(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584456210 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pairE2 pairE2(n) " "Pin \"pairE2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pairE2(n)\"" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairE2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pairE2" } { 0 "pairE2(n)" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairE2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 44 9662 10382 0} { 0 { 0 ""} 0 83 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairE2(n) } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairE2(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584456210 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pairE1 pairE1(n) " "Pin \"pairE1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pairE1(n)\"" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairE1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pairE1" } { 0 "pairE1(n)" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairE1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 45 9662 10382 0} { 0 { 0 ""} 0 82 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairE1(n) } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairE1(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584456210 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pairE0 pairE0(n) " "Pin \"pairE0\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pairE0(n)\"" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairE0 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pairE0" } { 0 "pairE0(n)" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairE0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 46 9662 10382 0} { 0 { 0 ""} 0 81 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairE0(n) } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairE0(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584456210 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pairOCLK pairOCLK(n) " "Pin \"pairOCLK\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pairOCLK(n)\"" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairOCLK } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pairOCLK" } { 0 "pairOCLK(n)" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairOCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 47 9662 10382 0} { 0 { 0 ""} 0 88 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairOCLK(n) } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairOCLK(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584456210 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pairO2 pairO2(n) " "Pin \"pairO2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pairO2(n)\"" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairO2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pairO2" } { 0 "pairO2(n)" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairO2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 48 9662 10382 0} { 0 { 0 ""} 0 87 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairO2(n) } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairO2(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584456210 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pairO1 pairO1(n) " "Pin \"pairO1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pairO1(n)\"" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairO1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pairO1" } { 0 "pairO1(n)" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairO1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 49 9662 10382 0} { 0 { 0 ""} 0 86 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairO1(n) } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairO1(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584456210 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pairO0 pairO0(n) " "Pin \"pairO0\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pairO0(n)\"" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairO0 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pairO0" } { 0 "pairO0(n)" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairO0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 50 9662 10382 0} { 0 { 0 ""} 0 85 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairO0(n) } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairO0(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497584456210 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1497584456210 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[0\] 16 11 0 0 " "Implementing clock multiplication of 16, clock division of 11, and phase shift of 0 degrees (0 ps) for mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_clocks_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1497584456240 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[1\] 1 800 0 0 " "Implementing clock multiplication of 1, clock division of 800, and phase shift of 0 degrees (0 ps) for mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_clocks_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1497584456240 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[2\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_clocks_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1497584456240 ""}  } { { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_clocks_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1497584456240 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll Cyclone IV E PLL " "Implemented PLL \"mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|fast_clock 7 2 -90 -988 " "Implementing clock multiplication of 7, clock division of 2, and phase shift of -90 degrees (-988 ps) for mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|fast_clock port" {  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_lvds_lvds_tx.v" 505 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1497584456240 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] 1 2 -13 -988 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of -13 degrees (-988 ps) for mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] port" {  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_lvds_lvds_tx.v" 502 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 292 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1497584456240 ""}  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_lvds_lvds_tx.v" 505 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1497584456240 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1497584456482 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -multiply_by 7 -phase -90.00 -duty_cycle 50.00 -name \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\} \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\} " "create_generated_clock -source \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -multiply_by 7 -phase -90.00 -duty_cycle 50.00 -name \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\} \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497584456482 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -phase -12.86 -duty_cycle 50.00 -name \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\} \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\} " "create_generated_clock -source \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -phase -12.86 -duty_cycle 50.00 -name \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\} \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497584456482 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 11 -multiply_by 16 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 11 -multiply_by 16 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497584456482 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 800 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 800 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497584456482 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497584456482 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1497584456482 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1497584456482 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dotClock_3 " "Node: dotClock_3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1497584456482 "|LCD_DMD_driver|dotClock_3"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1497584456492 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] with master clock period: 13.750 found on PLL node: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] does not match the master clock period requirement: 13.833 " "Clock: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] with master clock period: 13.750 found on PLL node: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] does not match the master clock period requirement: 13.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1497584456492 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] with master clock period: 13.750 found on PLL node: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] does not match the master clock period requirement: 13.833 " "Clock: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] with master clock period: 13.750 found on PLL node: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] does not match the master clock period requirement: 13.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1497584456492 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1497584456492 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1497584456492 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1497584456492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1497584456492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     clock_50 " "  20.000     clock_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1497584456492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.000    clock_dot " "  12.000    clock_dot" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1497584456492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.928 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " "   3.928 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1497584456492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  27.500 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " "  27.500 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1497584456492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.750 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  13.750 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1497584456492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "16000.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "16000.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1497584456492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   5.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1497584456492 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1497584456492 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1497584456532 ""}  } { { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_clocks_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mf_clocks:u1|altpll:altpll_component|mf_clocks_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497584456532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1497584456532 ""}  } { { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_clocks_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mf_clocks:u1|altpll:altpll_component|mf_clocks_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497584456532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1) " "Automatically promoted node mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1497584456532 ""}  } { { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_clocks_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mf_clocks:u1|altpll:altpll_component|mf_clocks_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497584456532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|fast_clock (placed in counter C0 of PLL_2) " "Automatically promoted node mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|fast_clock (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1497584456532 ""}  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_lvds_lvds_tx.v" 687 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|fast_clock" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mf_lvds:mf_lvds_inst|altlvds_tx:ALTLVDS_TX_component|mf_lvds_lvds_tx:auto_generated|fast_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497584456532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1497584456532 ""}  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_lvds_lvds_tx.v" 687 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|fast_clock" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mf_lvds:mf_lvds_inst|altlvds_tx:ALTLVDS_TX_component|mf_lvds_lvds_tx:auto_generated|fast_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497584456532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dotClock_3  " "Automatically promoted node dotClock_3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1497584456532 ""}  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 218 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dotClock_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 712 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497584456532 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1497584456852 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1497584456852 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1497584456852 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497584456852 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497584456852 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1497584456852 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1497584456852 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1497584456852 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1497584456882 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1497584456892 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1497584456892 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll 0 " "PLL \"mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll driven by mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll\" is driven by mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_lvds_lvds_tx.v" 505 -1 0 } } { "altlvds_tx.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "mf_lvds.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/mf_lvds.v" 67 0 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 386 0 0 } } { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_clocks_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mf_clocks.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/mf_clocks.v" 102 0 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 414 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1497584456912 ""}  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/db/mf_lvds_lvds_tx.v" 505 -1 0 } } { "altlvds_tx.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "mf_lvds.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/mf_lvds.v" 67 0 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 386 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1497584456912 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497584456932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1497584457436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497584457646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1497584457656 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1497584458267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497584458267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1497584458607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1497584459227 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1497584459227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497584459337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1497584459337 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1497584459337 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1497584459337 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1497584459367 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497584459422 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497584459630 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497584459680 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497584459950 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497584460381 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1497584460661 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dotReg\[1\] 3.3-V LVTTL 138 " "Pin dotReg\[1\] uses I/O standard 3.3-V LVTTL at 138" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dotReg[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dotReg\[1\]" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dotReg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1497584460661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dotReg\[2\] 3.3-V LVTTL 141 " "Pin dotReg\[2\] uses I/O standard 3.3-V LVTTL at 141" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dotReg[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dotReg\[2\]" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dotReg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1497584460661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dotEnable 3.3-V LVTTL 135 " "Pin dotEnable uses I/O standard 3.3-V LVTTL at 135" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dotEnable } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dotEnable" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dotEnable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1497584460661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dotClock 3.3-V LVTTL 144 " "Pin dotClock uses I/O standard 3.3-V LVTTL at 144" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dotClock } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dotClock" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dotClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1497584460661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dotReg\[0\] 3.3-V LVTTL 137 " "Pin dotReg\[0\] uses I/O standard 3.3-V LVTTL at 137" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dotReg[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dotReg\[0\]" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dotReg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1497584460661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dotLatch 3.3-V LVTTL 142 " "Pin dotLatch uses I/O standard 3.3-V LVTTL at 142" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dotLatch } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dotLatch" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dotLatch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1497584460661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dotData 3.3-V LVTTL 143 " "Pin dotData uses I/O standard 3.3-V LVTTL at 143" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dotData } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dotData" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/LCD_DMD_driver.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dotData } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1497584460661 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1497584460661 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/output_files/LCD_DMD_driver.fit.smsg " "Generated suppressed messages file C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3/output_files/LCD_DMD_driver.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1497584460781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1104 " "Peak virtual memory: 1104 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497584461299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 15 22:41:01 2017 " "Processing ended: Thu Jun 15 22:41:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497584461299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497584461299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497584461299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1497584461299 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1497584462731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1497584462731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 15 22:41:02 2017 " "Processing started: Thu Jun 15 22:41:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1497584462731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1497584462731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LCD_DMD_driver -c LCD_DMD_driver " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LCD_DMD_driver -c LCD_DMD_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1497584462731 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1497584463407 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1497584463420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "460 " "Peak virtual memory: 460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497584463690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 15 22:41:03 2017 " "Processing ended: Thu Jun 15 22:41:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497584463690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497584463690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497584463690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1497584463690 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1497584464271 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1497584465231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 15 22:41:04 2017 " "Processing started: Thu Jun 15 22:41:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1497584465241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1497584465241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LCD_DMD_driver -c LCD_DMD_driver " "Command: quartus_sta LCD_DMD_driver -c LCD_DMD_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1497584465241 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1497584465331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1497584465488 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1497584465528 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1497584465528 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1497584465758 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -multiply_by 7 -phase -90.00 -duty_cycle 50.00 -name \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\} \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\} " "create_generated_clock -source \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -multiply_by 7 -phase -90.00 -duty_cycle 50.00 -name \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\} \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465758 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -phase -12.86 -duty_cycle 50.00 -name \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\} \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\} " "create_generated_clock -source \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -phase -12.86 -duty_cycle 50.00 -name \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\} \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465758 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 11 -multiply_by 16 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 11 -multiply_by 16 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465758 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 800 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 800 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465758 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465758 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465758 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1497584465758 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dotClock_3 " "Node: dotClock_3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1497584465768 "|LCD_DMD_driver|dotClock_3"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465848 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] with master clock period: 13.750 found on PLL node: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] does not match the master clock period requirement: 13.833 " "Clock: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] with master clock period: 13.750 found on PLL node: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] does not match the master clock period requirement: 13.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465848 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] with master clock period: 13.750 found on PLL node: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] does not match the master clock period requirement: 13.833 " "Clock: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] with master clock period: 13.750 found on PLL node: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] does not match the master clock period requirement: 13.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465848 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465848 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1497584465848 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1497584465858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.515 " "Worst-case setup slack is 0.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    0.515               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.804               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.804               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.820               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.820               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.204               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    6.204               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "15994.969               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "15994.969               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497584465888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.452               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.453               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    0.459               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    0.465               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.765               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.765               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497584465888 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1497584465888 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1497584465898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.441 " "Worst-case minimum pulse width slack is 1.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.441               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    1.441               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.218               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.218               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.597               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.597               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.000               0.000 clock_dot  " "    8.000               0.000 clock_dot " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.934               0.000 clock_50  " "    9.934               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.467               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "   13.467               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 7999.719               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 7999.719               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584465898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497584465898 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1497584466028 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1497584466058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1497584466378 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dotClock_3 " "Node: dotClock_3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1497584466488 "|LCD_DMD_driver|dotClock_3"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466488 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] with master clock period: 13.750 found on PLL node: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] does not match the master clock period requirement: 13.833 " "Clock: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] with master clock period: 13.750 found on PLL node: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] does not match the master clock period requirement: 13.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466488 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] with master clock period: 13.750 found on PLL node: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] does not match the master clock period requirement: 13.833 " "Clock: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] with master clock period: 13.750 found on PLL node: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] does not match the master clock period requirement: 13.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466488 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.676 " "Worst-case setup slack is 0.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.676               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    0.676               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.973               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.973               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.625               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.625               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.556               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    6.556               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "15995.273               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "15995.273               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497584466508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.401               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    0.417               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    0.431               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.711               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.711               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497584466518 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1497584466518 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1497584466528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.441 " "Worst-case minimum pulse width slack is 1.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.441               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    1.441               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.215               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.215               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.593               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.593               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.000               0.000 clock_dot  " "    8.000               0.000 clock_dot " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.943               0.000 clock_50  " "    9.943               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.469               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "   13.469               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 7999.716               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 7999.716               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497584466528 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1497584466718 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dotClock_3 " "Node: dotClock_3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1497584466908 "|LCD_DMD_driver|dotClock_3"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466908 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] with master clock period: 13.750 found on PLL node: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] does not match the master clock period requirement: 13.833 " "Clock: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] with master clock period: 13.750 found on PLL node: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] does not match the master clock period requirement: 13.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466908 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] with master clock period: 13.750 found on PLL node: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] does not match the master clock period requirement: 13.833 " "Clock: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] with master clock period: 13.750 found on PLL node: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] does not match the master clock period requirement: 13.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466908 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.278 " "Worst-case setup slack is 1.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.278               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    1.278               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.532               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.532               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.628               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.628               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.685               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    9.685               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "15997.647               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "15997.647               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497584466918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    0.180               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.187               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    0.193               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.307               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497584466938 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1497584466938 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1497584466948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.762 " "Worst-case minimum pulse width slack is 1.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.762               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    1.762               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.296               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.296               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.610               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.610               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.000               0.000 clock_dot  " "    8.000               0.000 clock_dot " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 clock_50  " "    9.594               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.506               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "   13.506               0.000 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 7999.797               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 7999.797               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497584466958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497584466958 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1497584467540 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1497584467540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497584467680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 15 22:41:07 2017 " "Processing ended: Thu Jun 15 22:41:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497584467680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497584467680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497584467680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1497584467680 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus II Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1497584468365 ""}
