library IEEE;
use ieee.std_logic_1164.all;

ENTITY fulladd IS
	PORT (Cin,x,y : IN STD_LOGIC;
			s,Cout : OUT STD_LOGIC);
END fulladd;

ARCHITECTURE LogicFunc OF fulladd IS
BEGIN
	s<= x XOR y XOR Cin;
	Cout <= (x AND y) or (Cin AND x) OR (Cin AND y);
END LogicFunc;

library IEEE;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

ENTITY adder4 IS
 PORT ( Cin : IN STD_LOGIC;
		  x,y : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		  s: OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		  Cout : OUT STD_LOGIC;
		  BCD : OUT STD_LOGIC_VECTOR(13 DOWNTO 0));
END adder4;

ARCHITECTURE Structure OF adder4 IS
	SIGNAL n : STD_LOGIC_VECTOR(3 DOWNTO 0);
	SIGNAL c1,c2,c3,co:STD_LOGIC;
	SIGNAL z : STD_LOGIC_VECTOR(4 DOWNTO 0);
	COMPONENT fulladd
		PORT(Cin,x,y: IN STD_LOGIC;
			s,Cout : OUT STD_LOGIC);
	END COMPONENT;
BEGIN
	stage0:fulladd PORT MAP (Cin,x(0),y(0),n(0),c1);
	stage1:fulladd PORT MAP (C1,x(1),y(1),n(1),c2);
	stage2:fulladd PORT MAP (C2,x(2),y(2),n(2),c3);
	stage3:fulladd PORT MAP (c3,x(3),y(3),n(3),Co);
	s<=n;
	Cout<=co;
	z<=co&n;
	process(z)
	BEGIN
		--0000001000000
		if z="00000" then BCD <= "00000010000001"; END IF;
		if z="00001" then BCD <= "00000011001111"; END IF;
		if z="00010" then BCD <= "00000010010010"; END IF;
		if z="00011" then BCD <= "00000010000110"; END IF;
		if z="00100" then BCD <= "00000011001100"; END IF;
		if z="00101" then BCD <= "00000010100100"; END IF;
		if z="00110" then BCD <= "00000010100000"; END IF;
		if z="00111" then BCD <= "00000010001111"; END IF;
		if z="01000" then BCD <= "00000010000000"; END IF;
		if z="01001" then BCD <= "00000010000100"; END IF;

		if z="01010" then BCD <= "10011110000001"; END IF;
		if z="01011" then BCD <= "10011111001111"; END IF;
		if z="01100" then BCD <= "10011110010010"; END IF;
		if z="01101" then BCD <= "10011110000110"; END IF;
		if z="01110" then BCD <= "10011111001100"; END IF;
		if z="01111" then BCD <= "10011110100100"; END IF;
		if z="10000" then BCD <= "10011110100000"; END IF;
		if z="10001" then BCD <= "10011110001111"; END IF;
		if z="10010" then BCD <= "10011110000000"; END IF;
		if z="10011" then BCD <= "10011110000100"; END IF;

		if z="10100" then BCD <= "00100100000001"; END IF;
		if z="10101" then BCD <= "00100101001111"; END IF;
		if z="10110" then BCD <= "00100100010010"; END IF;
		if z="10111" then BCD <= "00100100000110"; END IF;
		if z="11000" then BCD <= "00100101001100"; END IF;
		if z="11001" then BCD <= "00100100100100"; END IF;
		if z="11010" then BCD <= "00100100100000"; END IF;
		if z="11011" then BCD <= "00100100001111"; END IF;
		if z="11100" then BCD <= "00100100000000"; END IF;
		if z="11101" then BCD <= "00100100000100"; END IF;

		if z="11110" then BCD <= "00001100000001"; END IF;
		if z="11111" then BCD <= "00001101001111"; END IF;

	END PROCESS;
		
					
END Structure;

