

================================================================
== Vivado HLS Report for 'fft_stage_last'
================================================================
* Date:           Fri Nov 17 00:18:01 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        fft
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k70tfbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  524|  524|  524|  524|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- butterfly  |  522|  522|        12|          1|          1|   512|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|     35|     38|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|     24|   1874|   1824|
|Memory           |        2|      -|      0|      0|
|Multiplexer      |        -|      -|      -|     53|
|Register         |        -|      -|    559|     96|
+-----------------+---------+-------+-------+-------+
|Total            |        2|     24|   2468|   2011|
+-----------------+---------+-------+-------+-------+
|Available        |      270|    240|  84400|  42200|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |    ~0   |     10|      2|      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |fft_fadd_32ns_32ncud_x_U132  |fft_fadd_32ns_32ncud  |        0|      2|  227|  214|
    |fft_fadd_32ns_32ncud_x_U135  |fft_fadd_32ns_32ncud  |        0|      2|  227|  214|
    |fft_fadd_32ns_32ncud_x_U136  |fft_fadd_32ns_32ncud  |        0|      2|  227|  214|
    |fft_fmul_32ns_32ndEe_x_U137  |fft_fmul_32ns_32ndEe  |        0|      3|  128|  135|
    |fft_fmul_32ns_32ndEe_x_U138  |fft_fmul_32ns_32ndEe  |        0|      3|  128|  135|
    |fft_fmul_32ns_32ndEe_x_U139  |fft_fmul_32ns_32ndEe  |        0|      3|  128|  135|
    |fft_fmul_32ns_32ndEe_x_U140  |fft_fmul_32ns_32ndEe  |        0|      3|  128|  135|
    |fft_fsub_32ns_32nbkb_x_U131  |fft_fsub_32ns_32nbkb  |        0|      2|  227|  214|
    |fft_fsub_32ns_32nbkb_x_U133  |fft_fsub_32ns_32nbkb  |        0|      2|  227|  214|
    |fft_fsub_32ns_32nbkb_x_U134  |fft_fsub_32ns_32nbkb  |        0|      2|  227|  214|
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |Total                        |                      |        0|     24| 1874| 1824|
    +-----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |W_imag23_U  |fft_stages8_W_imafYi  |        1|  0|   0|   512|   32|     1|        16384|
    |W_real31_U  |fft_stages8_W_reaeOg  |        1|  0|   0|   512|   32|     1|        16384|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                      |        2|  0|   0|  1024|   64|     2|        32768|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+----+------------+------------+
    |j_fu_223_p2              |     +    |      0|  35|  15|          10|           1|
    |exitcond_fu_217_p2       |   icmp   |      0|   0|   6|          10|          11|
    |ap_block_state1          |    or    |      0|   0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|   0|   2|           1|           2|
    |i_lower_fu_235_p2        |    xor   |      0|   0|  11|          10|          11|
    +-------------------------+----------+-------+----+----+------------+------------+
    |Total                    |          |      0|  35|  38|          33|          28|
    +-------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  17|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11  |   9|          2|    1|          2|
    |j1_reg_158                |   9|          2|   10|         20|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  53|         12|   14|         30|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |X_I_load_2_reg_308        |  32|   0|   32|          0|
    |X_R_load_2_reg_302        |  32|   0|   32|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |c_reg_290                 |  32|   0|   32|          0|
    |exitcond_reg_247          |   1|   0|    1|          0|
    |j1_reg_158                |  10|   0|   10|          0|
    |s_reg_296                 |  32|   0|   32|          0|
    |temp_I_reg_350            |  32|   0|   32|          0|
    |temp_R_reg_344            |  32|   0|   32|          0|
    |tmp_14_reg_314            |  32|   0|   32|          0|
    |tmp_15_reg_319            |  32|   0|   32|          0|
    |tmp_16_reg_324            |  32|   0|   32|          0|
    |tmp_17_reg_329            |  32|   0|   32|          0|
    |tmp_reg_256               |  10|   0|   64|         54|
    |tmp_s_reg_274             |  10|   0|   64|         54|
    |exitcond_reg_247          |  64|  32|    1|          0|
    |tmp_reg_256               |  64|  32|   64|         54|
    |tmp_s_reg_274             |  64|  32|   64|         54|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 559|  96|  604|        216|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | fft_stage_last | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | fft_stage_last | return value |
|ap_start        |  in |    1| ap_ctrl_hs | fft_stage_last | return value |
|ap_done         | out |    1| ap_ctrl_hs | fft_stage_last | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | fft_stage_last | return value |
|ap_idle         | out |    1| ap_ctrl_hs | fft_stage_last | return value |
|ap_ready        | out |    1| ap_ctrl_hs | fft_stage_last | return value |
|X_R_address0    | out |   10|  ap_memory |       X_R      |     array    |
|X_R_ce0         | out |    1|  ap_memory |       X_R      |     array    |
|X_R_q0          |  in |   32|  ap_memory |       X_R      |     array    |
|X_R_address1    | out |   10|  ap_memory |       X_R      |     array    |
|X_R_ce1         | out |    1|  ap_memory |       X_R      |     array    |
|X_R_q1          |  in |   32|  ap_memory |       X_R      |     array    |
|X_I_address0    | out |   10|  ap_memory |       X_I      |     array    |
|X_I_ce0         | out |    1|  ap_memory |       X_I      |     array    |
|X_I_q0          |  in |   32|  ap_memory |       X_I      |     array    |
|X_I_address1    | out |   10|  ap_memory |       X_I      |     array    |
|X_I_ce1         | out |    1|  ap_memory |       X_I      |     array    |
|X_I_q1          |  in |   32|  ap_memory |       X_I      |     array    |
|OUT_R_address0  | out |   10|  ap_memory |      OUT_R     |     array    |
|OUT_R_ce0       | out |    1|  ap_memory |      OUT_R     |     array    |
|OUT_R_we0       | out |    1|  ap_memory |      OUT_R     |     array    |
|OUT_R_d0        | out |   32|  ap_memory |      OUT_R     |     array    |
|OUT_R_address1  | out |   10|  ap_memory |      OUT_R     |     array    |
|OUT_R_ce1       | out |    1|  ap_memory |      OUT_R     |     array    |
|OUT_R_we1       | out |    1|  ap_memory |      OUT_R     |     array    |
|OUT_R_d1        | out |   32|  ap_memory |      OUT_R     |     array    |
|OUT_I_address0  | out |   10|  ap_memory |      OUT_I     |     array    |
|OUT_I_ce0       | out |    1|  ap_memory |      OUT_I     |     array    |
|OUT_I_we0       | out |    1|  ap_memory |      OUT_I     |     array    |
|OUT_I_d0        | out |   32|  ap_memory |      OUT_I     |     array    |
|OUT_I_address1  | out |   10|  ap_memory |      OUT_I     |     array    |
|OUT_I_ce1       | out |    1|  ap_memory |      OUT_I     |     array    |
|OUT_I_we1       | out |    1|  ap_memory |      OUT_I     |     array    |
|OUT_I_d1        | out |   32|  ap_memory |      OUT_I     |     array    |
+----------------+-----+-----+------------+----------------+--------------+

