// Generated by CIRCT firtool-1.30.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module RouteComputer_241(
  input  [2:0] io_req_2_bits_src_virt_id,
               io_req_2_bits_flow_vnet_id,
  input  [7:0] io_req_2_bits_flow_ingress_node,
  input  [1:0] io_req_2_bits_flow_ingress_node_id,
  input  [7:0] io_req_2_bits_flow_egress_node,
  input  [1:0] io_req_2_bits_flow_egress_node_id,
  input  [2:0] io_req_1_bits_src_virt_id,
               io_req_1_bits_flow_vnet_id,
  input  [7:0] io_req_1_bits_flow_ingress_node,
  input  [1:0] io_req_1_bits_flow_ingress_node_id,
  input  [7:0] io_req_1_bits_flow_egress_node,
  input  [1:0] io_req_1_bits_flow_egress_node_id,
  input  [2:0] io_req_0_bits_src_virt_id,
               io_req_0_bits_flow_vnet_id,
  input  [7:0] io_req_0_bits_flow_ingress_node,
  input  [1:0] io_req_0_bits_flow_ingress_node_id,
  input  [7:0] io_req_0_bits_flow_egress_node,
  input  [1:0] io_req_0_bits_flow_egress_node_id,
  output       io_resp_2_vc_sel_1_1,
               io_resp_2_vc_sel_1_2,
               io_resp_2_vc_sel_1_3,
               io_resp_2_vc_sel_1_4,
               io_resp_2_vc_sel_0_0,
               io_resp_2_vc_sel_0_1,
               io_resp_2_vc_sel_0_2,
               io_resp_2_vc_sel_0_3,
               io_resp_2_vc_sel_0_4,
               io_resp_1_vc_sel_0_0,
               io_resp_1_vc_sel_0_1,
               io_resp_1_vc_sel_0_2,
               io_resp_1_vc_sel_0_3,
               io_resp_1_vc_sel_0_4,
               io_resp_0_vc_sel_2_1,
               io_resp_0_vc_sel_2_2,
               io_resp_0_vc_sel_2_3,
               io_resp_0_vc_sel_2_4,
               io_resp_0_vc_sel_1_1,
               io_resp_0_vc_sel_1_2,
               io_resp_0_vc_sel_1_3,
               io_resp_0_vc_sel_1_4
);

  wire [6:0]  _GEN = ~(io_req_0_bits_flow_egress_node[6:0]);	// RouteComputer.scala:74:27, pla.scala:78:21
  wire [4:0]  _decoded_T =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     _GEN[3],
     _GEN[5],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_2 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     _GEN[2],
     _GEN[6],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_4 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[3],
     _GEN[6],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_6 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[3],
     _GEN[6],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_8 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_10 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[3],
     _GEN[6],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_12 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[3],
     _GEN[5],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_14 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     _GEN[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_16 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:90:45
  wire [3:0]  _decoded_T_18 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[2],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_20 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     _GEN[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_22 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     _GEN[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_24 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_26 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_28 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_30 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_32 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     _GEN[5],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_34 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_36 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_38 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     _GEN[5],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_40 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_42 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_44 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_46 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_48 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_50 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     _GEN[3],
     _GEN[5],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_52 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     _GEN[2],
     _GEN[6],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_54 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[3],
     _GEN[6],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_56 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[5],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_58 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_60 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[2],
     _GEN[4],
     _GEN[5],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_62 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[4],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_64 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[6],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_66 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[3],
     _GEN[6],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_68 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     _GEN[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_70 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:90:45
  wire [3:0]  _decoded_T_72 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[2],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_74 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     _GEN[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_76 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     _GEN[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_78 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     _GEN[3],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_80 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_82 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_84 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_86 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     _GEN[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_88 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     _GEN[5],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_90 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_92 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     _GEN[5],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_94 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_96 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_98 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_100 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_102 =
    {_GEN[0],
     _GEN[3],
     _GEN[5],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_104 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     _GEN[2],
     _GEN[6],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_106 =
    {io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[3],
     _GEN[6],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_108 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[5],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_110 =
    {_GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_112 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[2],
     _GEN[4],
     _GEN[5],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_114 =
    {io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[4],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_116 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[6],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_118 =
    {_GEN[1],
     io_req_0_bits_flow_egress_node[3],
     _GEN[6],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_120 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     _GEN[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_122 =
    {io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:90:45
  wire [3:0]  _decoded_T_124 =
    {_GEN[2],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_126 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     _GEN[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_128 =
    {_GEN[0],
     _GEN[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_130 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[3],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_132 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_134 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_136 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_138 =
    {_GEN[0],
     _GEN[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_140 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     _GEN[5],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_142 =
    {_GEN[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_144 =
    {_GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     _GEN[5],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_146 =
    {_GEN[1],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_148 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_150 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_152 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[0],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_154 = {_GEN[0], _GEN[3], _GEN[5], io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_156 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     _GEN[3],
     _GEN[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_158 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     _GEN[2],
     _GEN[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_160 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     _GEN[2],
     _GEN[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_162 =
    {io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[3],
     _GEN[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_164 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[3],
     _GEN[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_166 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_168 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_170 =
    {_GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_172 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_174 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[2],
     _GEN[4],
     _GEN[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_176 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[2],
     _GEN[4],
     _GEN[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_178 =
    {io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[4],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_180 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[4],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_182 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_184 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_186 =
    {_GEN[1], io_req_0_bits_flow_egress_node[3], _GEN[6], io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_188 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[3],
     _GEN[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_190 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     _GEN[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_192 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     _GEN[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_194 =
    {io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:90:45
  wire [4:0]  _decoded_T_196 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:90:45
  wire [2:0]  _decoded_T_198 =
    {_GEN[2], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_200 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[2],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_202 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     _GEN[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_204 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     _GEN[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_206 =
    {_GEN[0],
     _GEN[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_208 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     _GEN[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_210 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[3],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_212 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     _GEN[3],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_214 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_216 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_218 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_220 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     _GEN[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_222 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_224 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_226 =
    {_GEN[0],
     _GEN[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0]  _decoded_T_228 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     _GEN[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_230 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     _GEN[5],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_232 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     _GEN[5],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_234 =
    {_GEN[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_236 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_238 =
    {_GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     _GEN[5],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_240 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     _GEN[4],
     _GEN[5],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0]  _decoded_T_242 =
    {_GEN[1],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0]  _decoded_T_244 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_246 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_248 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_250 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [8:0]  _decoded_T_252 =
    {io_req_0_bits_flow_egress_node_id[0],
     _GEN[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [6:0]  _decoded_T_254 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [7:0]  _decoded_T_256 =
    {io_req_0_bits_flow_egress_node_id[0],
     io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_flow_egress_node[5],
     io_req_0_bits_flow_egress_node[6],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [1:0]  _decoded_T_308 =
    {io_req_1_bits_flow_egress_node_id[0], io_req_1_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:90:45
  wire [1:0]  _decoded_T_311 =
    {io_req_1_bits_flow_egress_node_id[0], io_req_1_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:90:45
  wire [22:0] _GEN_0 =
    ~{io_req_2_bits_flow_vnet_id,
      io_req_2_bits_flow_ingress_node,
      io_req_2_bits_flow_ingress_node_id,
      io_req_2_bits_flow_egress_node,
      io_req_2_bits_flow_egress_node_id};	// RouteComputer.scala:74:27, pla.scala:78:21
  wire [1:0]  _decoded_T_362 = {_GEN_0[0], _GEN_0[22]};	// Cat.scala:33:92, pla.scala:78:21, :91:29
  wire [1:0]  _decoded_T_364 =
    {io_req_2_bits_flow_vnet_id[0], io_req_2_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:90:45
  wire [1:0]  _decoded_T_366 =
    {io_req_2_bits_flow_vnet_id[0], io_req_2_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:90:45
  wire [1:0]  _decoded_T_368 =
    {io_req_2_bits_flow_vnet_id[1], io_req_2_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:90:45
  wire [2:0]  _decoded_T_372 =
    {io_req_2_bits_flow_egress_node_id[0], _GEN_0[20], io_req_2_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [1:0]  _decoded_T_374 =
    {io_req_2_bits_flow_vnet_id[0], io_req_2_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:90:45
  assign io_resp_2_vc_sel_1_1 = |{&_decoded_T_364, &_decoded_T_366, &_decoded_T_374};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_2_vc_sel_1_2 = |{&_decoded_T_364, &_decoded_T_366, &_decoded_T_374};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_2_vc_sel_1_3 = |{&_decoded_T_364, &_decoded_T_366, &_decoded_T_374};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_2_vc_sel_1_4 = |{&_decoded_T_364, &_decoded_T_366, &_decoded_T_374};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_2_vc_sel_0_0 = &_decoded_T_362;	// Cat.scala:33:92, pla.scala:98:74
  assign io_resp_2_vc_sel_0_1 = &_decoded_T_362;	// Cat.scala:33:92, pla.scala:98:74
  assign io_resp_2_vc_sel_0_2 = |{&_decoded_T_362, &_decoded_T_368, &_decoded_T_372};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_2_vc_sel_0_3 = |{&_decoded_T_362, &_decoded_T_368, &_decoded_T_372};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_2_vc_sel_0_4 =
    |{&_decoded_T_362, &_decoded_T_368, &{_GEN_0[20], io_req_2_bits_src_virt_id[2]}};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39
  assign io_resp_1_vc_sel_0_0 = io_req_1_bits_flow_egress_node_id[1];	// pla.scala:90:45
  assign io_resp_1_vc_sel_0_1 = io_req_1_bits_flow_egress_node_id[1];	// pla.scala:90:45
  assign io_resp_1_vc_sel_0_2 =
    |{io_req_1_bits_flow_egress_node_id[1], &_decoded_T_308, &_decoded_T_311};	// Cat.scala:33:92, pla.scala:90:45, :98:74, :114:39
  assign io_resp_1_vc_sel_0_3 =
    |{io_req_1_bits_flow_egress_node_id[1], &_decoded_T_308, &_decoded_T_311};	// Cat.scala:33:92, pla.scala:90:45, :98:74, :114:39
  assign io_resp_1_vc_sel_0_4 =
    |{io_req_1_bits_flow_egress_node_id[1],
      &_decoded_T_308,
      io_req_1_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:90:45, :98:74, :114:39
  assign io_resp_0_vc_sel_2_1 =
    |{&_decoded_T,
      &_decoded_T_2,
      &_decoded_T_4,
      &_decoded_T_6,
      &_decoded_T_8,
      &_decoded_T_10,
      &_decoded_T_12,
      &_decoded_T_16,
      &_decoded_T_18,
      &_decoded_T_24,
      &_decoded_T_28,
      &_decoded_T_34,
      &_decoded_T_36,
      &_decoded_T_40,
      &_decoded_T_44,
      &_decoded_T_50,
      &_decoded_T_52,
      &_decoded_T_54,
      &_decoded_T_56,
      &_decoded_T_58,
      &_decoded_T_60,
      &_decoded_T_62,
      &_decoded_T_64,
      &_decoded_T_66,
      &_decoded_T_70,
      &_decoded_T_72,
      &_decoded_T_78,
      &_decoded_T_80,
      &_decoded_T_86,
      &_decoded_T_90,
      &_decoded_T_94,
      &_decoded_T_156,
      &_decoded_T_160,
      &_decoded_T_164,
      &_decoded_T_168,
      &_decoded_T_172,
      &_decoded_T_176,
      &_decoded_T_180,
      &_decoded_T_184,
      &_decoded_T_188,
      &_decoded_T_196,
      &_decoded_T_200,
      &_decoded_T_212,
      &_decoded_T_216,
      &_decoded_T_228,
      &_decoded_T_236,
      &_decoded_T_244};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_2_2 =
    |{&_decoded_T,
      &_decoded_T_2,
      &_decoded_T_4,
      &_decoded_T_6,
      &_decoded_T_8,
      &_decoded_T_10,
      &_decoded_T_12,
      &_decoded_T_16,
      &_decoded_T_18,
      &_decoded_T_24,
      &_decoded_T_28,
      &_decoded_T_34,
      &_decoded_T_36,
      &_decoded_T_40,
      &_decoded_T_44,
      &_decoded_T_50,
      &_decoded_T_52,
      &_decoded_T_54,
      &_decoded_T_56,
      &_decoded_T_58,
      &_decoded_T_60,
      &_decoded_T_62,
      &_decoded_T_64,
      &_decoded_T_66,
      &_decoded_T_70,
      &_decoded_T_72,
      &_decoded_T_78,
      &_decoded_T_80,
      &_decoded_T_86,
      &_decoded_T_90,
      &_decoded_T_94,
      &_decoded_T_156,
      &_decoded_T_160,
      &_decoded_T_164,
      &_decoded_T_168,
      &_decoded_T_172,
      &_decoded_T_176,
      &_decoded_T_180,
      &_decoded_T_184,
      &_decoded_T_188,
      &_decoded_T_196,
      &_decoded_T_200,
      &_decoded_T_212,
      &_decoded_T_216,
      &_decoded_T_228,
      &_decoded_T_236,
      &_decoded_T_244};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_2_3 =
    |{&_decoded_T,
      &_decoded_T_2,
      &_decoded_T_4,
      &_decoded_T_6,
      &_decoded_T_8,
      &_decoded_T_10,
      &_decoded_T_12,
      &_decoded_T_16,
      &_decoded_T_18,
      &_decoded_T_24,
      &_decoded_T_28,
      &_decoded_T_34,
      &_decoded_T_36,
      &_decoded_T_40,
      &_decoded_T_44,
      &_decoded_T_50,
      &_decoded_T_52,
      &_decoded_T_54,
      &_decoded_T_56,
      &_decoded_T_58,
      &_decoded_T_60,
      &_decoded_T_62,
      &_decoded_T_64,
      &_decoded_T_66,
      &_decoded_T_70,
      &_decoded_T_72,
      &_decoded_T_78,
      &_decoded_T_80,
      &_decoded_T_86,
      &_decoded_T_90,
      &_decoded_T_94,
      &_decoded_T_102,
      &_decoded_T_104,
      &_decoded_T_106,
      &_decoded_T_108,
      &_decoded_T_110,
      &_decoded_T_112,
      &_decoded_T_114,
      &_decoded_T_116,
      &_decoded_T_118,
      &_decoded_T_122,
      &_decoded_T_124,
      &_decoded_T_130,
      &_decoded_T_132,
      &_decoded_T_138,
      &_decoded_T_142,
      &_decoded_T_146,
      &_decoded_T_154,
      &_decoded_T_158,
      &_decoded_T_162,
      &_decoded_T_166,
      &_decoded_T_170,
      &_decoded_T_174,
      &_decoded_T_178,
      &_decoded_T_182,
      &_decoded_T_186,
      &_decoded_T_194,
      &_decoded_T_198,
      &_decoded_T_210,
      &_decoded_T_214,
      &_decoded_T_226,
      &_decoded_T_234,
      &_decoded_T_242};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_2_4 =
    |{&_decoded_T,
      &_decoded_T_2,
      &_decoded_T_4,
      &_decoded_T_6,
      &_decoded_T_8,
      &_decoded_T_10,
      &_decoded_T_12,
      &_decoded_T_16,
      &_decoded_T_18,
      &_decoded_T_24,
      &_decoded_T_28,
      &_decoded_T_34,
      &_decoded_T_36,
      &_decoded_T_40,
      &_decoded_T_44,
      &_decoded_T_50,
      &_decoded_T_52,
      &_decoded_T_54,
      &_decoded_T_56,
      &_decoded_T_58,
      &_decoded_T_60,
      &_decoded_T_62,
      &_decoded_T_64,
      &_decoded_T_66,
      &_decoded_T_70,
      &_decoded_T_72,
      &_decoded_T_78,
      &_decoded_T_80,
      &_decoded_T_86,
      &_decoded_T_90,
      &_decoded_T_94,
      &_decoded_T_102,
      &_decoded_T_104,
      &_decoded_T_106,
      &_decoded_T_108,
      &_decoded_T_110,
      &_decoded_T_112,
      &_decoded_T_114,
      &_decoded_T_116,
      &_decoded_T_118,
      &_decoded_T_122,
      &_decoded_T_124,
      &_decoded_T_130,
      &_decoded_T_132,
      &_decoded_T_138,
      &_decoded_T_142,
      &_decoded_T_146,
      &_decoded_T_154,
      &_decoded_T_158,
      &_decoded_T_162,
      &_decoded_T_166,
      &_decoded_T_170,
      &_decoded_T_174,
      &_decoded_T_178,
      &_decoded_T_182,
      &_decoded_T_186,
      &_decoded_T_194,
      &_decoded_T_198,
      &_decoded_T_210,
      &_decoded_T_214,
      &_decoded_T_226,
      &_decoded_T_234,
      &_decoded_T_242};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_1_1 =
    |{&_decoded_T_14,
      &_decoded_T_20,
      &_decoded_T_22,
      &_decoded_T_26,
      &_decoded_T_30,
      &_decoded_T_32,
      &_decoded_T_38,
      &_decoded_T_42,
      &_decoded_T_46,
      &_decoded_T_48,
      &_decoded_T_68,
      &_decoded_T_74,
      &_decoded_T_76,
      &_decoded_T_82,
      &_decoded_T_84,
      &_decoded_T_88,
      &_decoded_T_92,
      &_decoded_T_96,
      &_decoded_T_98,
      &_decoded_T_100,
      &_decoded_T_192,
      &_decoded_T_204,
      &_decoded_T_208,
      &_decoded_T_220,
      &_decoded_T_224,
      &_decoded_T_232,
      &_decoded_T_240,
      &_decoded_T_248,
      &_decoded_T_252,
      &_decoded_T_256};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_1_2 =
    |{&_decoded_T_14,
      &_decoded_T_20,
      &_decoded_T_22,
      &_decoded_T_26,
      &_decoded_T_30,
      &_decoded_T_32,
      &_decoded_T_38,
      &_decoded_T_42,
      &_decoded_T_46,
      &_decoded_T_48,
      &_decoded_T_68,
      &_decoded_T_74,
      &_decoded_T_76,
      &_decoded_T_82,
      &_decoded_T_84,
      &_decoded_T_88,
      &_decoded_T_92,
      &_decoded_T_96,
      &_decoded_T_98,
      &_decoded_T_100,
      &_decoded_T_192,
      &_decoded_T_204,
      &_decoded_T_208,
      &_decoded_T_220,
      &_decoded_T_224,
      &_decoded_T_232,
      &_decoded_T_240,
      &_decoded_T_248,
      &_decoded_T_252,
      &_decoded_T_256};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_1_3 =
    |{&_decoded_T_14,
      &_decoded_T_20,
      &_decoded_T_22,
      &_decoded_T_26,
      &_decoded_T_30,
      &_decoded_T_32,
      &_decoded_T_38,
      &_decoded_T_42,
      &_decoded_T_46,
      &_decoded_T_48,
      &_decoded_T_68,
      &_decoded_T_74,
      &_decoded_T_76,
      &_decoded_T_82,
      &_decoded_T_84,
      &_decoded_T_88,
      &_decoded_T_92,
      &_decoded_T_96,
      &_decoded_T_98,
      &_decoded_T_100,
      &_decoded_T_120,
      &_decoded_T_126,
      &_decoded_T_128,
      &_decoded_T_134,
      &_decoded_T_136,
      &_decoded_T_140,
      &_decoded_T_144,
      &_decoded_T_148,
      &_decoded_T_150,
      &_decoded_T_152,
      &_decoded_T_190,
      &_decoded_T_202,
      &_decoded_T_206,
      &_decoded_T_218,
      &_decoded_T_222,
      &_decoded_T_230,
      &_decoded_T_238,
      &_decoded_T_246,
      &_decoded_T_250,
      &_decoded_T_254};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_1_4 =
    |{&_decoded_T_14,
      &_decoded_T_20,
      &_decoded_T_22,
      &_decoded_T_26,
      &_decoded_T_30,
      &_decoded_T_32,
      &_decoded_T_38,
      &_decoded_T_42,
      &_decoded_T_46,
      &_decoded_T_48,
      &_decoded_T_68,
      &_decoded_T_74,
      &_decoded_T_76,
      &_decoded_T_82,
      &_decoded_T_84,
      &_decoded_T_88,
      &_decoded_T_92,
      &_decoded_T_96,
      &_decoded_T_98,
      &_decoded_T_100,
      &_decoded_T_120,
      &_decoded_T_126,
      &_decoded_T_128,
      &_decoded_T_134,
      &_decoded_T_136,
      &_decoded_T_140,
      &_decoded_T_144,
      &_decoded_T_148,
      &_decoded_T_150,
      &_decoded_T_152,
      &_decoded_T_190,
      &_decoded_T_202,
      &_decoded_T_206,
      &_decoded_T_218,
      &_decoded_T_222,
      &_decoded_T_230,
      &_decoded_T_238,
      &_decoded_T_246,
      &_decoded_T_250,
      &_decoded_T_254};	// Cat.scala:33:92, pla.scala:98:74, :114:39
endmodule

