<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,     1281, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,    31089, user unroll pragmas are applied</column>
            <column name="">(2) simplification,    16526, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,    16261, user inline pragmas are applied</column>
            <column name="">(4) simplification,    16021, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 1757840 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    75654, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    75655, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    75868, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    64588, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    64591, loop and instruction simplification</column>
            <column name="">(2) parallelization,    64582, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    64582, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    64582, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    64609, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    64703, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp" col1="code_generated.cpp:160" col2="1281" col3="16021" col4="64588" col5="64582" col6="64703">
                    <row id="4" col0="load_C" col1="code_generated.cpp:12" col2="335" col3="99" col4="4023" col5="4022" col6="4056"/>
                    <row id="3" col0="load_A" col1="code_generated.cpp:37" col2="183" col3="59" col4="10629" col5="10628" col6="10646"/>
                    <row id="8" col0="load_B" col1="code_generated.cpp:54" col2="183" col3="59" col4="10629" col5="10628" col6="10646"/>
                    <row id="6" col0="task0" col1="code_generated.cpp:106" col2="76" col3="8654" col4="9614" col5="9614" col6="9618">
                        <row id="5" col0="compute_operation_task0" col1="code_generated.cpp:98" col2="8" col3="4800" col3_disp="4,800 (960 calls)" col4="4800" col4_disp="4,800 (960 calls)" col5="4800" col5_disp="4,800 (960 calls)" col6="4800" col6_disp="4,800 (960 calls)"/>
                    </row>
                    <row id="1" col0="task1" col1="code_generated.cpp:134" col2="121" col3="7017" col4="18271" col5="18268" col6="18278">
                        <row id="7" col0="compute_operation_task1" col1="code_generated.cpp:126" col2="13" col3="4800" col3_disp="4,800 (400 calls)" col4="4800" col4_disp="4,800 (400 calls)" col5="4800" col5_disp="4,800 (400 calls)" col6="4800" col6_disp="4,800 (400 calls)"/>
                    </row>
                    <row id="2" col0="store_C" col1="code_generated.cpp:71" col2="335" col3="99" col4="2120" col5="2120" col6="2151"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

