
<!DOCTYPE html>

<html lang="fr">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>FPGA* &#8212; Documentation MajorLee&#39;s notes </title>
    <link rel="stylesheet" href="../../_static/nature.css" type="text/css" />
    <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
    <script id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
    <script src="../../_static/jquery.js"></script>
    <script src="../../_static/underscore.js"></script>
    <script src="../../_static/doctools.js"></script>
    <script src="../../_static/language_data.js"></script>
    <script src="../../_static/translations.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Recherche" href="../../search.html" />
    <link rel="next" title="Raspberry pi*" href="../raspberry/raspberry.html" />
    <link rel="prev" title="Robotique : mesure de distance" href="../robotique/merureDistance.html" /> 
  </head><body>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../genindex.html" title="Index général"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="../raspberry/raspberry.html" title="Raspberry pi*"
             accesskey="N">suivant</a> |</li>
        <li class="right" >
          <a href="../robotique/merureDistance.html" title="Robotique : mesure de distance"
             accesskey="P">précédent</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../index.html">Documentation MajorLee&#39;s notes </a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../hardware.html" accesskey="U">Hardware notes</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">FPGA*</a></li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <div class="section" id="fpga">
<span id="index-0"></span><h1><a class="toc-backref" href="#sommaire">FPGA*</a><a class="headerlink" href="#fpga" title="Lien permanent vers ce titre">¶</a></h1>
<dl class="field-list simple">
<dt class="field-odd">Auteur</dt>
<dd class="field-odd"><p>J.Soranzo</p>
</dd>
<dt class="field-even">Date</dt>
<dd class="field-even"><p>Novembre 2019</p>
</dd>
<dt class="field-odd">Societe</dt>
<dd class="field-odd"><p>VoRoBoTics</p>
</dd>
<dt class="field-even">Entity</dt>
<dd class="field-even"><p>VoLAB</p>
</dd>
</dl>
<div class="contents topic" id="sommaire">
<p class="topic-title">Sommaire</p>
<ul class="simple">
<li><p><a class="reference internal" href="#fpga" id="id61">FPGA*</a></p>
<ul>
<li><p><a class="reference internal" href="#general" id="id62">GENERAL</a></p>
<ul>
<li><p><a class="reference internal" href="#doulos-ressources" id="id63">Doulos (ressources)</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#carte-low-cost" id="id64">Carte low cost</a></p>
<ul>
<li><p><a class="reference internal" href="#carte-xilinx-compatible-arduino" id="id65">Carte XILINX compatible Arduino</a></p></li>
<li><p><a class="reference internal" href="#chez-aliexpress" id="id66">Chez AliExpress</a></p></li>
<li><p><a class="reference internal" href="#contenu-du-xmind" id="id67">Contenu du Xmind</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#altera-intel-fpga" id="id68">ALTERA / INTEL FPGA</a></p>
<ul>
<li><p><a class="reference internal" href="#max10-versus-cyclone-i-ii-iii-iv" id="id69">MAX10 versus CYCLONE I, II, III, IV</a></p></li>
<li><p><a class="reference internal" href="#deca-max-10-de-chez-arrow" id="id70">DECA-MAX-10 de chez ARROW</a></p></li>
<li><p><a class="reference internal" href="#bemicro-max10-avnet-egalement" id="id71">BeMicro Max10 AVNET également</a></p></li>
<li><p><a class="reference internal" href="#altera-cyclone-ii-ep2c5t144-cpld-fpga-development-board" id="id72">ALTERA Cyclone II EP2C5T144 CPLD FPGA Development Board</a></p></li>
<li><p><a class="reference internal" href="#altera-cyclone-iv" id="id73">ALTERA Cyclone IV</a></p></li>
<li><p><a class="reference internal" href="#quartus" id="id74">Quartus</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#latice-tinyfpga" id="id75">LATICE / TinyFPGA</a></p></li>
<li><p><a class="reference internal" href="#xilinx" id="id76">XILINX</a></p></li>
<li><p><a class="reference internal" href="#upduino" id="id77">UPDuino</a></p></li>
<li><p><a class="reference internal" href="#open-source-fpga-tools" id="id78">Open source FPGA tools</a></p>
<ul>
<li><p><a class="reference internal" href="#apio" id="id79">APIO</a></p></li>
<li><p><a class="reference internal" href="#icestudio" id="id80">ICEstudio</a></p></li>
<li><p><a class="reference internal" href="#symbiflow" id="id81">Symbiflow</a></p></li>
<li><p><a class="reference internal" href="#simulateur-open-source" id="id82">Simulateur open source</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#weblinks" id="id83">Weblinks</a></p></li>
</ul>
</li>
</ul>
</div>
<div class="section" id="general">
<h2><a class="toc-backref" href="#sommaire">GENERAL</a><a class="headerlink" href="#general" title="Lien permanent vers ce titre">¶</a></h2>
<p>Carte low cost sur le <a class="reference external" href="https://joelw.id.au/FPGA/CheapFPGADevelopmentBoards">site Joel Williams</a> <a class="footnote-reference brackets" href="#id2" id="id3">1</a></p>
<p>Taper fpga sur ebay !</p>
<div class="section" id="doulos-ressources">
<h3><a class="toc-backref" href="#sommaire">Doulos (ressources)</a><a class="headerlink" href="#doulos-ressources" title="Lien permanent vers ce titre">¶</a></h3>
<p><a class="reference external" href="http://doulos.com/knowhow/vhdl/">Doulos VHDL ressources</a> <a class="footnote-reference brackets" href="#id4" id="id5">2</a></p>
</div>
</div>
<div class="section" id="carte-low-cost">
<h2><a class="toc-backref" href="#sommaire">Carte low cost</a><a class="headerlink" href="#carte-low-cost" title="Lien permanent vers ce titre">¶</a></h2>
<div class="section" id="carte-xilinx-compatible-arduino">
<h3><a class="toc-backref" href="#sommaire">Carte XILINX compatible Arduino</a><a class="headerlink" href="#carte-xilinx-compatible-arduino" title="Lien permanent vers ce titre">¶</a></h3>
<p><a class="reference external" href="https://hackaday.io/project/38-arduino-compatible-fpga-shield">Arduino-compatible Spartan-6 projet Hackaday</a> <a class="footnote-reference brackets" href="#id6" id="id7">3</a> FPGA board sur forum Xilinx,Environ 70$</p>
<p>Le projet sur hackaday.io <a class="reference external" href="http://store.hackaday.com">http://store.hackaday.com</a> (lien mort 28/09/2020)</p>
<p>Voir projet perso 014 designed with PRotel for Windows</p>
<p><a class="reference external" href="https://www.tindie.com/search/?q=fpga">FPGA sur le site Tindie</a> <a class="footnote-reference brackets" href="#id8" id="id9">4</a></p>
<p>A ma dernière viste sur le site Tindie plus de carte FPGA Xilinx !</p>
</div>
<div class="section" id="chez-aliexpress">
<h3><a class="toc-backref" href="#sommaire">Chez AliExpress</a><a class="headerlink" href="#chez-aliexpress" title="Lien permanent vers ce titre">¶</a></h3>
<p>Carte très simple à base de SPARTAN</p>
</div>
<div class="section" id="contenu-du-xmind">
<h3><a class="toc-backref" href="#sommaire">Contenu du Xmind</a><a class="headerlink" href="#contenu-du-xmind" title="Lien permanent vers ce titre">¶</a></h3>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>FPGA

        Autre carte Xilinx
            chez AliExpress 28€14
                https://fr.aliexpress.com/item/705461772.html?recommendVersion=1
                Xc3s500e:The xilinx spartan- 3e fpga
                Simple
                A programmée en JTAG
                Tous les I dispo sur 3 connecteurs double au pas de 2.54
            Spartan6
                89€
                ebay /Xilinx-FPGA-USB-Development-board Spartan-6-XC6SLX9 +Download-Cable-Programmer-/272421798098
                Fournie avec le cable JTAG XILINX
            Spartan evec de l&#39;ethenet
                http://www.digitalshortcut.com/buyx50wz.html
                    119$

            artix-7-fpga-development-board-for-makers-and-hobbyists/
                ARTIX 7
                2 options 119$ et 249$
                Avec Ethernet
                Exemple et doc
                    https://www.hackster.io/digilent/products/arty-s7-50
            Cora Z7 toujours chez Digilent
                Zynq 7000
                2 option 99$ et 129$

                Avec Ethernet
                exemple d&#39;utilisation
                    www.hackster.io adam-taylor hexapod-robot-fpga-based-solution
                    https://www.hackster.io/adam-taylor
        papillo board (Xilinx premier prix ~38$)
            chez Seeedstudio complet
        Autre carte ALTERA
            23$99
            EP4CE6 Cyclone 4
                56€
                avec clone usb blaster
                dernier objet
            analoglamb.com altera-max10-fpga-board-10m02scm15310m08scm153/
                à partir de 32.99$
                Une version aussi en LATTICE
                    MACHX02
                Altera 10M02SCM153/10M08SCM153 Chip inside
10M08SCM153 Chip has 8000 LEs,32K Flash,378Kb RAM
Two SMD 7 Segment LEDs and Two RGB LEDs
Four Buttons and Eight LEDs for Indication
Micro USB as PSU,and Large Current LDO with 3.3V output
Support USB Programmer
Easy to use and mount with Two Headers
Small Size: 20x48mm
                Seulement 40 user io dispo
            Altera EP2C5T144
                13.26€
                570 LE &lt;=&gt; 440 macro cell
                une centaine d&#39;I/O
                    3x28 pin 2.54mm
                oscillateur 50MHz
                JTAG programmer
                    8.99
            Voir aussi Waveshare.com
        Carte Logi-Pi
            Sparten 6 LX9
            dispo chez Farnel
                50.88€
                    pas le bon lien (carte d&#39;extension !
                Attention c&#39;est juste l&#39;expansion board
            Chez Farnell : plus stoké

        TinyFPGA
            https://hackaday.io/project/25958-tinyfpga-a-series
            https://hackaday.io/project/26836-tinyfpga-programmer
            C&#39;est du LATTICE avec le soft en free license
            4 carte dispo A1, A2 , B1, B2
                de 12 à 36€
                A1
                    18I/O
                    256 x 4 input lookup table
            Retourvé chez SPARKFUN
        Mojo
            aussi chez sparkfun
                https://www.sparkfun.com/products/11953
            spartan6
                environ 70$
            On la trouve également sur ebay à 39$
            tuto
                https://alchitry.com/pages/verilog
    http://jacques.weber.pagesperso-orange.fr/
    USB blaster
        ou moins cher
    migen
        MIGEN
            ça gère la simulation (via iverilog/gtkwave)
- ça facilite très bien l&#39;écriture de test_bench (en python)
- ça contient une bibliothèque de modules déjà pré-écrit (Fifo, Sdram controller, flash controller, sdram PHY, générateur d&#39;arbitre de bus wishbone etc)
- permet de faire du Dataflow programming
- permet d&#39;utiliser python au lieu de verilog ou VHDL, ça donne accès au sucre syntaxique python et à toute la puissance du paradigme objet.
- Ca peut générer les headers .h avec les getter/setter de tes registres memory mappé si tu design un SoC (en combinant Migen à MiSoC)
- Ca apporte une abstraction du HW (de la carte) pour faire des design portables (cf migen.git/mibuild/platforms)
- Open source toussa
- Ca prend donc du python et ça te sort un binaire que tu peux flasher directement dans ton FPGA (voir ça te le flash directement) EN UTILISANT LA TOOLCHAIN PROPRIO Xilinx ou Altera.

            http://fr.farnell.com/logi/logi-edu-2/add-on-board-logi-edu/dp/2466954?COM=dtss-detail_DesignCenter_ValentFX_LOGI-EDU-2%20CMPNULL
        projet open source pour écrire du fpga en python
    fpga-design-with-python : MyHDL
        créé en 2003
        http://www.myhdl.org/
    Projet IceStorm
        basé sur le projet de reverse de bitStream de Clifford Wolf
        openSource FPGA
        Cible Lattice IceStick par exemple
        Synthèse Yosys
        IceStick Lattice
            20.89$
    Zedboard
        Zinq
        Carte Digilent
            178$
        La gamme s&#39;est étoffée
            microzed
            picozed
                carte support 425US$
                à partir de 178e
            ultrazed
            ZEDboard a de l&#39;Ethernet
                474USD
                Xilinx Zynq®-7000
</pre></div>
</div>
</div>
</div>
<div class="section" id="altera-intel-fpga">
<span id="index-1"></span><h2><a class="toc-backref" href="#sommaire">ALTERA / INTEL FPGA</a><a class="headerlink" href="#altera-intel-fpga" title="Lien permanent vers ce titre">¶</a></h2>
<div class="section" id="max10-versus-cyclone-i-ii-iii-iv">
<h3><a class="toc-backref" href="#sommaire">MAX10 versus CYCLONE I, II, III, IV</a><a class="headerlink" href="#max10-versus-cyclone-i-ii-iii-iv" title="Lien permanent vers ce titre">¶</a></h3>
<p>LEs familles INTEL/FPGA en 2020:</p>
<ul class="simple">
<li><p>AGILEX: 10nm intensive application</p></li>
<li><p>STRATIX: high-performance, state-of-the-art products to market faster with lower risk and higher productivity.</p></li>
<li><p>ARRIA: performance and power efficiency in the midrange.</p></li>
<li><p>CYCLONE: meet your low-power, cost-sensitive design needs, enabling you to get to market faster.</p></li>
<li><p>MAX10: revolutionize non-volatile integration by delivering advance processing capabilities in a low-cost, single chip small form.</p></li>
</ul>
<p>MAX10 : CPLD techno Flash (pas tout à fait vrai - la flash est intégré au boîtier)</p>
<p>CYCLONE iV techno FPGA. Le dernier de la famille est Cyclone 10 introduit en 2017. IV en 2009 et
V en 2011</p>
<p>MAX10 : introduite en 2014 après MAXII en 2004 et MAX V en 2010.</p>
<p>Il y a 7 tailles de puces : 10M02, 04, 08, 16, 25, 40, 50 caractèrisant le nombre de LE de 2K à 50K.
Contre 2 familles de C iV de 7 et 9 tailles famillles GX( EP4CE6 à 115 ) et GX ( EP4CGX15 à 150 ).</p>
<p>Cyclone 5 c’est 6 sous-familles  ou variants dont 3 integre directement des CORTEX -A9 !
(Optimized for transiver applications…)</p>
<p>Cyclone 10 : 2 familles LP et GX. LP sans doute pour low power</p>
<p>Source : <a class="reference external" href="https://www.intel.com/content/www/us/en/products/programmable/fpga.html">site INTEL FPGA family</a> <a class="footnote-reference brackets" href="#id10" id="id11">5</a></p>
</div>
<div class="section" id="deca-max-10-de-chez-arrow">
<h3><a class="toc-backref" href="#sommaire">DECA-MAX-10 de chez ARROW</a><a class="headerlink" href="#deca-max-10-de-chez-arrow" title="Lien permanent vers ce titre">¶</a></h3>
<a class="reference internal image-reference" href="../../_images/decaMax10.jpg"><img alt="../../_images/decaMax10.jpg" src="../../_images/decaMax10.jpg" style="width: 600px;" /></a>
<p><a class="reference external" href="https://www.arrow.com/fr-fr/products/deca/arrow-development-tools">ARROW DECA MAX-10</a> <a class="footnote-reference brackets" href="#id12" id="id13">6</a> : environ 155$</p>
<p>10M50DAF484C6G FPGA</p>
<p>50k LE, 1638 KRM,</p>
<p>ARROW</p>
<p>Parmis les choses intéressante de cette carte : sortie HDMI, coupleur Ethernet, lecteur de carte
micorsd,</p>
<p>QSys se nomme maintenant Plateform Designer  dans la chaine Quartus</p>
<dl class="simple">
<dt>Altera MAX ® 10 <strong>10M50DAF484C6G</strong> device</dt><dd><ul class="simple">
<li><p>50,000 LEs</p></li>
<li><p>1,638 Kbit (Kb) M9K memory</p></li>
<li><p>512 Kbit (Kb) user flash memory</p></li>
<li><p>Four phase locked loops (PLLs)</p></li>
<li><p>144 18x18bit multipliers</p></li>
<li><p>Two ADC blocks – 1 MSPS, 12-bit, 9-channels each</p></li>
<li><p>18 analog inputs</p></li>
<li><p>One on-chip temperature sensor</p></li>
<li><p>360 general purpose input/output (GPIO)</p></li>
<li><p>Non-volatile self-configuration with dual-boot support</p></li>
</ul>
</dd>
</dl>
<p>External peripherals</p>
<blockquote>
<div><ul class="simple">
<li><p>USB Blaster II onboard for programming; JTAG Mode</p></li>
<li><p>512 M B DDR3 SDRAM (16 bit data bus)</p></li>
<li><p>64 MB QSPI Flash</p></li>
<li><p>Micro SD card socket</p></li>
<li><p>Two CapSense button s</p></li>
<li><p>Two push buttons</p></li>
<li><p>Two s lide switches</p></li>
<li><p>Eight blue user LEDs</p></li>
<li><p>Three 50MHz clock sources from the clock generator</p></li>
<li><p>24 bit CD quality audio CODEC with line in, line out jacks</p></li>
<li><p>HDMI TX, incorporates HDM v1.4 features, including 3D video supporting</p></li>
<li><p>One 10/100 Mbps Ethernet PHY with RJ45 connector</p></li>
<li><p>One USB 2.0 PHY with mini USB type AB connector</p></li>
<li><p>One MIPI connector interface supports camera module application</p></li>
<li><p>One proximity /ambient lighter sensor</p></li>
<li><p>One humidity and temperature sensor</p></li>
<li><p>One temperature sensor</p></li>
<li><p>One accelerometer</p></li>
<li><p>Two MAX 10 FPGA ADC SMA inputs</p></li>
</ul>
</div></blockquote>
</div>
<div class="section" id="bemicro-max10-avnet-egalement">
<h3><a class="toc-backref" href="#sommaire">BeMicro Max10 AVNET également</a><a class="headerlink" href="#bemicro-max10-avnet-egalement" title="Lien permanent vers ce titre">¶</a></h3>
<p>ou <a class="reference external" href="https://www.arrow.com/fr-fr/reference-designs/bemicro-max10-fpga-evaluation-kit-adopts-alteras-non-volatile-max-10-fpga-built-on-55-nm-flash-process/45cdf7d717bc14e6dfb1044001fb7c4f">BeMicro Max10</a> <a class="footnote-reference brackets" href="#id14" id="id15">7</a> : environ 30$, <strong>10M08DAF484C8GES</strong></p>
<p>8 LED, 2 BP, 8000 LE, 108kRAM, 12kFlash interne, 1 à 2 PLL, dual configuration memory</p>
<p>50MHz oscillator</p>
<p>Extrait du gettnng started:</p>
<dl class="simple">
<dt>One MAX® 10 FPGA (10M08DAF484)</dt><dd><ul class="simple">
<li><p>8,000 LEs</p></li>
<li><p>414 Kbit (Kb) on-chip memory</p></li>
<li><p>256 Kbit (Kb) user flash memory</p></li>
<li><p>2 phase locked loops (PLLs)</p></li>
<li><p>24 18x18-bit multipliers</p></li>
<li><p>1 ADC block – 1 MSPS, 12-bit, 18-channels</p></li>
<li><p>17 analog inputs</p></li>
<li><p>1 temperature sense diode</p></li>
<li><p>250 general purpose input/output (GPIO)</p></li>
<li><p>Non-volatile self-configuration with dual-boot support</p></li>
</ul>
</dd>
</dl>
<p>Embedded USB-Blaster™ for use with the Quartus® II Programmer</p>
<dl class="simple">
<dt>External peripherals</dt><dd><ul class="simple">
<li><p>8MB SDRAM (4Mb x 16) (ISSI IS42S16400)</p></li>
<li><p>Accelerometer, 3-Axis, SPI interface (Analog Devices ADXL362)</p></li>
<li><p>DAC, 12-bit, SPI interface (Analog Devices AD5681)</p></li>
<li><p>Temperature sensor, I2C interface (Analog Devices ADT7420)</p></li>
<li><p>Thermal resistor</p></li>
<li><p>Photo resistor</p></li>
</ul>
</dd>
</dl>
<p><a class="reference external" href="https://fpgacloud.intel.com/devstore/platform/?board=4">beMicroMax10 Design Example</a> <a class="footnote-reference brackets" href="#id16" id="id17">8</a> (maintenant que c’est Intel !)</p>
</div>
<div class="section" id="altera-cyclone-ii-ep2c5t144-cpld-fpga-development-board">
<h3><a class="toc-backref" href="#sommaire">ALTERA Cyclone II EP2C5T144 CPLD FPGA Development Board</a><a class="headerlink" href="#altera-cyclone-ii-ep2c5t144-cpld-fpga-development-board" title="Lien permanent vers ce titre">¶</a></h3>
<p><a class="reference external" href="https://www.ebay.fr/itm/ALTERA-FPGA-Cyslonell-EP2C5T144-Minimum-System-Lernen-Development-Platte/322774547075?_trkparms=aid%3D555018%26algo%3DPL.SIM%26ao%3D2%26asc%3D20160323102634%26meid%3Da93f2964d1e940c8b5ecf75fc224f7f5%26pid%3D100623%26rk%3D1%26rkt%3D6%26sd%3D321573901213%26itm%3D322774547075%26pmt%3D1%26noa%3D0%26pg%3D2047675&amp;_trksid=p2047675.c100623.m-1">Sur ebay</a> <a class="footnote-reference brackets" href="#id18" id="id19">9</a> 11.51€</p>
<p><a class="reference external" href="https://www.dx.com/p/altera-fpga-cycloneii-ep2c5t144-minimum-system-learning-development-board-module-blue-2027404.html#.XejsF3aJLam">Sur Deal Extrem</a> <a class="footnote-reference brackets" href="#id20" id="id21">10</a> 16.84$</p>
<p><a class="reference external" href="https://www.amazon.com/RioRand-EP2C5T144-Altera-Cyclone-Development/dp/B00LEMKR92">Sur amazone</a> <a class="footnote-reference brackets" href="#id22" id="id23">11</a> 19.99$</p>
<p>Il faut un USB-Blaster, Y en a à pas cher</p>
<p>Offre groupée Amazone avec bookin Verilog ?en 12/2019</p>
<p>Carte plutôt facile à trouvé. Se pause alors le problème de l’outil Quartus</p>
</div>
<div class="section" id="altera-cyclone-iv">
<h3><a class="toc-backref" href="#sommaire">ALTERA Cyclone IV</a><a class="headerlink" href="#altera-cyclone-iv" title="Lien permanent vers ce titre">¶</a></h3>
<p>Moins de 40$</p>
<p><a class="reference external" href="https://www.ebay.fr/itm/New-2019-Altera-Cyclone-IV-FPGA-EP4CE6E22C8N-Development-Board-USB-V2-0-CPLD/163044282291?hash=item25f6324fb3:g:QlgAAOSwCGVX5KLz">Nouveau 2019 Altera Cyclone Iv FPGA EP4CE6E22C8N Development Board USB V2.0 CPLD</a> <a class="footnote-reference brackets" href="#id24" id="id25">12</a></p>
<p>Le pb avec de telles cartes, dont on ne connait que peut sur les origines, est la doc !</p>
<p>J’ai trouvé <a class="reference external" href="https://www.youtube.com/watch?v=woBspKIFK3A">une vidéo sur Youtube</a> <a class="footnote-reference brackets" href="#id26" id="id27">13</a> (pas super mais je la garde pour les improuvments)
et un <a class="reference external" href="https://drive.google.com/drive/folders/0B3UvX75P-bRdcXZNaWQ1dEs0R2M">lien Google doc non officiel</a> <a class="footnote-reference brackets" href="#id28" id="id29">14</a></p>
<p>Mais si on réfléchi 2 minutes le concepte de la carte plus simple juste pris en temps que coeur,
ne serait-il pas mieux ?</p>
<p>Comme <a class="reference external" href="https://www.waveshare.com/product/CoreEP4CE6.htm">ce genre de carte</a> <a class="footnote-reference brackets" href="#id30" id="id31">15</a> avec les broches tournées vers le bas</p>
<dl class="simple">
<dt>CoreEP4CE6, ALTERA Core Board</dt><dd><ul class="simple">
<li><p>EP4CE6E22C8N:the ALTERA Cyclone IV FPGA device which features:</p></li>
<li><p>Operating Frequency: 50MHz</p></li>
<li><p>Operating Voltage: 1.15V～3.465V</p></li>
<li><p>Package: QFP144</p></li>
<li><p>I/Os: 80</p></li>
<li><p>LEs: 6K</p></li>
<li><p>RAM: 270kb</p></li>
<li><p>PLLs: 2</p></li>
<li><p>Debugging/Programming: supports JTAG</p></li>
</ul>
</dd>
</dl>
<p>Juillet 2020 sur la chaîne d’Heliox on parle de la chaine de  Électro-Bidouilleur</p>
<p>Parmis ses playlistes, il y en a une sur les FPGA : <a class="reference external" href="https://www.youtube.com/watch?v=6p0UO1i2iy4&amp;list=PLfiqNnhpCsNsn6g_VjZ4VizI3iQJcMS27">Playliste FPGA sur Electro-Bidouilleur</a> <a class="footnote-reference brackets" href="#id32" id="id33">16</a></p>
<a class="reference internal image-reference" href="../../_images/ebayCyclone4.jpg"><img alt="../../_images/ebayCyclone4.jpg" src="../../_images/ebayCyclone4.jpg" style="width: 600px;" /></a>
</div>
<div class="section" id="quartus">
<h3><a class="toc-backref" href="#sommaire">Quartus</a><a class="headerlink" href="#quartus" title="Lien permanent vers ce titre">¶</a></h3>
<p>Il faut lui créer un sous-dossier !</p>
<p><a class="reference external" href="https://www.intel.com/content/www/us/en/programmable/support/training/catalog.html?courseType=Online">On line course</a> <a class="footnote-reference brackets" href="#id34" id="id35">17</a></p>
</div>
</div>
<div class="section" id="latice-tinyfpga">
<h2><a class="toc-backref" href="#sommaire">LATICE / TinyFPGA</a><a class="headerlink" href="#latice-tinyfpga" title="Lien permanent vers ce titre">¶</a></h2>
<p>Carte low cost et toutes petites: <a class="reference external" href="https://tinyfpga.com/">TinyFPGA</a> <a class="footnote-reference brackets" href="#id36" id="id37">18</a></p>
<p><a class="reference external" href="https://www.eeweb.com/profile/duane-benson-2/articles/a-look-at-tinyfpga-boards">Autre source d’information</a> <a class="footnote-reference brackets" href="#id38" id="id39">19</a></p>
<p><a class="reference external" href="https://www.elektor.fr/tinyfpga-a1">A1</a> <a class="footnote-reference brackets" href="#id40" id="id41">20</a> : 256 logic cells 16.95€</p>
<p><a class="reference external" href="https://www.elektor.fr/tinyfpga-ax2">AX2</a> <a class="footnote-reference brackets" href="#id42" id="id43">21</a> : 1200 LE 23.95€</p>
<p>MACH-XO2</p>
<p><a class="reference external" href="https://www.elektor.fr/tinyfpga-programmer">Programmer chez Elector</a> <a class="footnote-reference brackets" href="#id44" id="id45">22</a> à 15€</p>
</div>
<div class="section" id="xilinx">
<h2><a class="toc-backref" href="#sommaire">XILINX</a><a class="headerlink" href="#xilinx" title="Lien permanent vers ce titre">¶</a></h2>
<p>Carte pour la vidéo à 400$</p>
<p><a class="reference external" href="https://numato.com/product/numato-opsis-fpga-based-open-video-platform/">Chez Numato Lab Opsis</a> <a class="footnote-reference brackets" href="#id46" id="id47">23</a></p>
<p>2 HDMI in et 2 HDMI out c’est du lourd et open source.</p>
</div>
<div class="section" id="upduino">
<h2><a class="toc-backref" href="#sommaire">UPDuino</a><a class="headerlink" href="#upduino" title="Lien permanent vers ce titre">¶</a></h2>
<p>UPduino v2.1: low cost FPGA board et openSource</p>
<p>sur <a class="reference external" href="https://www.tindie.com/products/tinyvision_ai/upduino-v21-low-cost-fpga-board/">tindie.com</a> <a class="footnote-reference brackets" href="#id48" id="id49">24</a> : 19.95us$</p>
<p>Ce projet n’est pas très clair. Qui en est à l’origine ?</p>
<p>Ce serait tinyvision-ai.inc (qui n’ont qu’un pauvre github), mais on peut y lire:</p>
<p>The original design for the UPduino v2.0 was from <a class="reference external" href="http://gnarlygrey.com/?i=1">GnarlyGrey</a> <a class="footnote-reference brackets" href="#id50" id="id51">25</a></p>
<p>Peut être programmer avec les outils du <a class="reference external" href="http://www.clifford.at/icestorm/">projet icestorm</a> <a class="footnote-reference brackets" href="#id52" id="id53">26</a></p>
<p><a class="reference external" href="https://www.latticesemi.com/en/Products/FPGAandCPLD/iCE40UltraPlus">Lattice ICE40 Ultra Plus 5K FPGA</a> <a class="footnote-reference brackets" href="#id55" id="id56">27</a> with 5300LUT</p>
<p>FTDI FT232H USB programmer,
30 GPIO on 0.1” headers,
8MB SPI Flash,
RGB LED,
PMOD compatible,
On-board 3.3V and 1.2V Regulators
Open source
Arduino nano footprint compatible</p>
<p>Composant : ICE40UP5K-SG48</p>
<a class="reference internal image-reference" href="../../_images/ice40up5kRessources.jpg"><img alt="ICE40UP5K" class="align-left" src="../../_images/ice40up5kRessources.jpg" style="width: 800px;" /></a>
<p><div class="clearer"></div></p>
</div>
<div class="section" id="open-source-fpga-tools">
<h2><a class="toc-backref" href="#sommaire">Open source FPGA tools</a><a class="headerlink" href="#open-source-fpga-tools" title="Lien permanent vers ce titre">¶</a></h2>
<p>Eh bien on peut dire que ça à l’air d’être un joyeux bordel !</p>
<p>Il y a d’abord le <a class="reference external" href="http://www.clifford.at/icestorm/">projet icestorm</a> <a class="footnote-reference brackets" href="#id52" id="id54">26</a></p>
<div class="section" id="apio">
<h3><a class="toc-backref" href="#sommaire">APIO</a><a class="headerlink" href="#apio" title="Lien permanent vers ce titre">¶</a></h3>
<p>Puis APIO:</p>
<a class="reference internal image-reference" href="../../_images/apio.jpg"><img alt="APIO" class="align-left" src="../../_images/apio.jpg" style="width: 200px;" /></a>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">Open</span> <span class="n">source</span> <span class="n">ecosystem</span> <span class="k">for</span> <span class="nb">open</span> <span class="n">FPGA</span> <span class="n">boards</span><span class="o">.</span> <span class="n">It</span> <span class="n">was</span> <span class="n">inspired</span> <span class="n">by</span> <span class="n">PlatformIO</span><span class="o">.</span>

<span class="n">Apio</span> <span class="p">(</span><span class="n">pronounced</span> <span class="p">[</span><span class="n">ˈa</span><span class="o">.</span><span class="n">pjo</span><span class="p">])</span> <span class="ow">is</span> <span class="n">a</span> <span class="n">multiplatform</span> <span class="n">toolbox</span><span class="p">,</span> <span class="k">with</span> <span class="n">static</span> <span class="n">pre</span><span class="o">-</span><span class="n">built</span> <span class="n">packages</span><span class="p">,</span>
<span class="n">project</span> <span class="n">configuration</span> <span class="n">tools</span> <span class="ow">and</span> <span class="n">easy</span> <span class="n">command</span> <span class="n">interface</span> <span class="n">to</span> <span class="n">verify</span><span class="p">,</span> <span class="n">synthesize</span><span class="p">,</span>
<span class="n">simulate</span> <span class="ow">and</span> <span class="n">upload</span> <span class="n">your</span> <span class="n">verilog</span> <span class="n">designs</span><span class="o">.</span>

<span class="n">Apio</span> <span class="ow">is</span> <span class="n">used</span> <span class="n">by</span> <span class="n">Icestudio</span><span class="o">.</span>
</pre></div>
</div>
<p>Et qui dit PlatformIo dit… Python ;-) Notez que j’ai rien contre Python mais j’ai rien pour non
plus…</p>
</div>
<div class="section" id="icestudio">
<h3><a class="toc-backref" href="#sommaire">ICEstudio</a><a class="headerlink" href="#icestudio" title="Lien permanent vers ce titre">¶</a></h3>
<p>Donc par dessus il y a Icestudio:</p>
<a class="reference internal image-reference" href="../../_images/icestudio.jpg"><img alt="APIO" class="align-left" src="../../_images/icestudio.jpg" style="width: 200px;" /></a>
<p><div class="clearer"></div></p>
<p>Et en se baladant sur le github de <a class="reference external" href="https://github.com/FPGAwars/icestudio">icestudio</a> <a class="footnote-reference brackets" href="#id57" id="id58">28</a>, on découvre d’autres cartes (c’est beau la
magie du surf)</p>
<p>Au final cela s’installe bien. Une bonne surprise. (Sur Windows7 en tout cas) mais cela install
aussi Python 2.7</p>
<p>J’ai l’impression que cela ne supporte que le Vérilog.</p>
</div>
<div class="section" id="symbiflow">
<span id="index-2"></span><h3><a class="toc-backref" href="#sommaire">Symbiflow</a><a class="headerlink" href="#symbiflow" title="Lien permanent vers ce titre">¶</a></h3>
<p><a class="reference external" href="https://symbiflow.github.io/">Site officiel Symbiflow</a> <a class="footnote-reference brackets" href="#id59" id="id60">29</a></p>
<p>SymbiFlow is a fully open source toolchain for the development of FPGAs of multiple vendors.
Currently, it targets the Xilinx 7-Series, Lattice iCE40, Lattice ECP5 FPGAs, QuickLogic EOS S3
and is gradually being expanded to provide a comprehensive end-to-end FPGA synthesis flow.</p>
</div>
<div class="section" id="simulateur-open-source">
<h3><a class="toc-backref" href="#sommaire">Simulateur open source</a><a class="headerlink" href="#simulateur-open-source" title="Lien permanent vers ce titre">¶</a></h3>
<p>ghdl Tristan Ginglod</p>
<p><a class="reference external" href="http://ghdl.free.fr/">http://ghdl.free.fr/</a></p>
</div>
</div>
<div class="section" id="weblinks">
<h2><a class="toc-backref" href="#sommaire">Weblinks</a><a class="headerlink" href="#weblinks" title="Lien permanent vers ce titre">¶</a></h2>
<dl class="footnote brackets">
<dt class="label" id="id2"><span class="brackets"><a class="fn-backref" href="#id3">1</a></span></dt>
<dd><p><a class="reference external" href="https://joelw.id.au/FPGA/CheapFPGADevelopmentBoards">https://joelw.id.au/FPGA/CheapFPGADevelopmentBoards</a></p>
</dd>
<dt class="label" id="id4"><span class="brackets"><a class="fn-backref" href="#id5">2</a></span></dt>
<dd><p><a class="reference external" href="http://doulos.com/knowhow/vhdl/">http://doulos.com/knowhow/vhdl/</a></p>
</dd>
<dt class="label" id="id6"><span class="brackets"><a class="fn-backref" href="#id7">3</a></span></dt>
<dd><p><a class="reference external" href="https://hackaday.io/project/38-arduino-compatible-fpga-shield">https://hackaday.io/project/38-arduino-compatible-fpga-shield</a></p>
</dd>
<dt class="label" id="id8"><span class="brackets"><a class="fn-backref" href="#id9">4</a></span></dt>
<dd><p><a class="reference external" href="https://www.tindie.com/search/?q=fpga">https://www.tindie.com/search/?q=fpga</a></p>
</dd>
<dt class="label" id="id10"><span class="brackets"><a class="fn-backref" href="#id11">5</a></span></dt>
<dd><p><a class="reference external" href="https://www.intel.com/content/www/us/en/products/programmable/fpga.html">https://www.intel.com/content/www/us/en/products/programmable/fpga.html</a></p>
</dd>
<dt class="label" id="id12"><span class="brackets"><a class="fn-backref" href="#id13">6</a></span></dt>
<dd><p><a class="reference external" href="https://www.arrow.com/fr-fr/products/deca/arrow-development-tools">https://www.arrow.com/fr-fr/products/deca/arrow-development-tools</a></p>
</dd>
<dt class="label" id="id14"><span class="brackets"><a class="fn-backref" href="#id15">7</a></span></dt>
<dd><p><a class="reference external" href="https://www.arrow.com/fr-fr/reference-designs/bemicro-max10-fpga-evaluation-kit-adopts-alteras-non-volatile-max-10-fpga-built-on-55-nm-flash-process/45cdf7d717bc14e6dfb1044001fb7c4f">https://www.arrow.com/fr-fr/reference-designs/bemicro-max10-fpga-evaluation-kit-adopts-alteras-non-volatile-max-10-fpga-built-on-55-nm-flash-process/45cdf7d717bc14e6dfb1044001fb7c4f</a></p>
</dd>
<dt class="label" id="id16"><span class="brackets"><a class="fn-backref" href="#id17">8</a></span></dt>
<dd><p><a class="reference external" href="https://fpgacloud.intel.com/devstore/platform/?board=4">https://fpgacloud.intel.com/devstore/platform/?board=4</a></p>
</dd>
<dt class="label" id="id18"><span class="brackets"><a class="fn-backref" href="#id19">9</a></span></dt>
<dd><p><a class="reference external" href="https://www.ebay.fr/itm/ALTERA-FPGA-Cyslonell-EP2C5T144-Minimum-System-Lernen-Development-Platte/322774547075?_trkparms=aid%3D555018%26algo%3DPL.SIM%26ao%3D2%26asc%3D20160323102634%26meid%3Da93f2964d1e940c8b5ecf75fc224f7f5%26pid%3D100623%26rk%3D1%26rkt%3D6%26sd%3D321573901213%26itm%3D322774547075%26pmt%3D1%26noa%3D0%26pg%3D2047675&amp;_trksid=p2047675.c100623.m-1">https://www.ebay.fr/itm/ALTERA-FPGA-Cyslonell-EP2C5T144-Minimum-System-Lernen-Development-Platte/322774547075?_trkparms=aid%3D555018%26algo%3DPL.SIM%26ao%3D2%26asc%3D20160323102634%26meid%3Da93f2964d1e940c8b5ecf75fc224f7f5%26pid%3D100623%26rk%3D1%26rkt%3D6%26sd%3D321573901213%26itm%3D322774547075%26pmt%3D1%26noa%3D0%26pg%3D2047675&amp;_trksid=p2047675.c100623.m-1</a></p>
</dd>
<dt class="label" id="id20"><span class="brackets"><a class="fn-backref" href="#id21">10</a></span></dt>
<dd><p><a class="reference external" href="https://www.dx.com/p/altera-fpga-cycloneii-ep2c5t144-minimum-system-learning-development-board-module-blue-2027404.html#.XejsF3aJLam">https://www.dx.com/p/altera-fpga-cycloneii-ep2c5t144-minimum-system-learning-development-board-module-blue-2027404.html#.XejsF3aJLam</a></p>
</dd>
<dt class="label" id="id22"><span class="brackets"><a class="fn-backref" href="#id23">11</a></span></dt>
<dd><p><a class="reference external" href="https://www.amazon.com/RioRand-EP2C5T144-Altera-Cyclone-Development/dp/B00LEMKR92">https://www.amazon.com/RioRand-EP2C5T144-Altera-Cyclone-Development/dp/B00LEMKR92</a></p>
</dd>
<dt class="label" id="id24"><span class="brackets"><a class="fn-backref" href="#id25">12</a></span></dt>
<dd><p><a class="reference external" href="https://www.ebay.fr/itm/New-2019-Altera-Cyclone-IV-FPGA-EP4CE6E22C8N-Development-Board-USB-V2-0-CPLD/163044282291?hash=item25f6324fb3:g:QlgAAOSwCGVX5KLz">https://www.ebay.fr/itm/New-2019-Altera-Cyclone-IV-FPGA-EP4CE6E22C8N-Development-Board-USB-V2-0-CPLD/163044282291?hash=item25f6324fb3:g:QlgAAOSwCGVX5KLz</a></p>
</dd>
<dt class="label" id="id26"><span class="brackets"><a class="fn-backref" href="#id27">13</a></span></dt>
<dd><p><a class="reference external" href="https://www.youtube.com/watch?v=woBspKIFK3A">https://www.youtube.com/watch?v=woBspKIFK3A</a></p>
</dd>
<dt class="label" id="id28"><span class="brackets"><a class="fn-backref" href="#id29">14</a></span></dt>
<dd><p><a class="reference external" href="https://drive.google.com/drive/folders/0B3UvX75P-bRdcXZNaWQ1dEs0R2M">https://drive.google.com/drive/folders/0B3UvX75P-bRdcXZNaWQ1dEs0R2M</a></p>
</dd>
<dt class="label" id="id30"><span class="brackets"><a class="fn-backref" href="#id31">15</a></span></dt>
<dd><p><a class="reference external" href="https://www.waveshare.com/product/CoreEP4CE6.htm">https://www.waveshare.com/product/CoreEP4CE6.htm</a></p>
</dd>
<dt class="label" id="id32"><span class="brackets"><a class="fn-backref" href="#id33">16</a></span></dt>
<dd><p><a class="reference external" href="https://www.youtube.com/watch?v=6p0UO1i2iy4&amp;list=PLfiqNnhpCsNsn6g_VjZ4VizI3iQJcMS27">https://www.youtube.com/watch?v=6p0UO1i2iy4&amp;list=PLfiqNnhpCsNsn6g_VjZ4VizI3iQJcMS27</a></p>
</dd>
<dt class="label" id="id34"><span class="brackets"><a class="fn-backref" href="#id35">17</a></span></dt>
<dd><p><a class="reference external" href="https://www.intel.com/content/www/us/en/programmable/support/training/catalog.html?courseType=Online">https://www.intel.com/content/www/us/en/programmable/support/training/catalog.html?courseType=Online</a></p>
</dd>
<dt class="label" id="id36"><span class="brackets"><a class="fn-backref" href="#id37">18</a></span></dt>
<dd><p><a class="reference external" href="https://tinyfpga.com/">https://tinyfpga.com/</a></p>
</dd>
<dt class="label" id="id38"><span class="brackets"><a class="fn-backref" href="#id39">19</a></span></dt>
<dd><p><a class="reference external" href="https://www.eeweb.com/profile/duane-benson-2/articles/a-look-at-tinyfpga-boards">https://www.eeweb.com/profile/duane-benson-2/articles/a-look-at-tinyfpga-boards</a></p>
</dd>
<dt class="label" id="id40"><span class="brackets"><a class="fn-backref" href="#id41">20</a></span></dt>
<dd><p><a class="reference external" href="https://www.elektor.fr/tinyfpga-a1">https://www.elektor.fr/tinyfpga-a1</a></p>
</dd>
<dt class="label" id="id42"><span class="brackets"><a class="fn-backref" href="#id43">21</a></span></dt>
<dd><p><a class="reference external" href="https://www.elektor.fr/tinyfpga-ax2">https://www.elektor.fr/tinyfpga-ax2</a></p>
</dd>
<dt class="label" id="id44"><span class="brackets"><a class="fn-backref" href="#id45">22</a></span></dt>
<dd><p><a class="reference external" href="https://www.elektor.fr/tinyfpga-programmer">https://www.elektor.fr/tinyfpga-programmer</a></p>
</dd>
<dt class="label" id="id46"><span class="brackets"><a class="fn-backref" href="#id47">23</a></span></dt>
<dd><p><a class="reference external" href="https://numato.com/product/numato-opsis-fpga-based-open-video-platform/">https://numato.com/product/numato-opsis-fpga-based-open-video-platform/</a></p>
</dd>
<dt class="label" id="id48"><span class="brackets"><a class="fn-backref" href="#id49">24</a></span></dt>
<dd><p><a class="reference external" href="https://www.tindie.com/products/tinyvision_ai/upduino-v21-low-cost-fpga-board/">https://www.tindie.com/products/tinyvision_ai/upduino-v21-low-cost-fpga-board/</a></p>
</dd>
<dt class="label" id="id50"><span class="brackets"><a class="fn-backref" href="#id51">25</a></span></dt>
<dd><p><a class="reference external" href="http://gnarlygrey.com/?i=1">http://gnarlygrey.com/?i=1</a></p>
</dd>
<dt class="label" id="id52"><span class="brackets">26</span><span class="fn-backref">(<a href="#id53">1</a>,<a href="#id54">2</a>)</span></dt>
<dd><p><a class="reference external" href="http://www.clifford.at/icestorm/">http://www.clifford.at/icestorm/</a></p>
</dd>
<dt class="label" id="id55"><span class="brackets"><a class="fn-backref" href="#id56">27</a></span></dt>
<dd><p><a class="reference external" href="https://www.latticesemi.com/en/Products/FPGAandCPLD/iCE40UltraPlus">https://www.latticesemi.com/en/Products/FPGAandCPLD/iCE40UltraPlus</a></p>
</dd>
<dt class="label" id="id57"><span class="brackets"><a class="fn-backref" href="#id58">28</a></span></dt>
<dd><p><a class="reference external" href="https://github.com/FPGAwars/icestudio">https://github.com/FPGAwars/icestudio</a></p>
</dd>
<dt class="label" id="id59"><span class="brackets"><a class="fn-backref" href="#id60">29</a></span></dt>
<dd><p><a class="reference external" href="https://symbiflow.github.io/">https://symbiflow.github.io/</a></p>
</dd>
</dl>
</div>
</div>


            <div class="clearer"></div>
          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
  <h3><a href="../../index.html">Table des matières</a></h3>
  <ul>
<li><a class="reference internal" href="#">FPGA*</a><ul>
<li><a class="reference internal" href="#general">GENERAL</a><ul>
<li><a class="reference internal" href="#doulos-ressources">Doulos (ressources)</a></li>
</ul>
</li>
<li><a class="reference internal" href="#carte-low-cost">Carte low cost</a><ul>
<li><a class="reference internal" href="#carte-xilinx-compatible-arduino">Carte XILINX compatible Arduino</a></li>
<li><a class="reference internal" href="#chez-aliexpress">Chez AliExpress</a></li>
<li><a class="reference internal" href="#contenu-du-xmind">Contenu du Xmind</a></li>
</ul>
</li>
<li><a class="reference internal" href="#altera-intel-fpga">ALTERA / INTEL FPGA</a><ul>
<li><a class="reference internal" href="#max10-versus-cyclone-i-ii-iii-iv">MAX10 versus CYCLONE I, II, III, IV</a></li>
<li><a class="reference internal" href="#deca-max-10-de-chez-arrow">DECA-MAX-10 de chez ARROW</a></li>
<li><a class="reference internal" href="#bemicro-max10-avnet-egalement">BeMicro Max10 AVNET également</a></li>
<li><a class="reference internal" href="#altera-cyclone-ii-ep2c5t144-cpld-fpga-development-board">ALTERA Cyclone II EP2C5T144 CPLD FPGA Development Board</a></li>
<li><a class="reference internal" href="#altera-cyclone-iv">ALTERA Cyclone IV</a></li>
<li><a class="reference internal" href="#quartus">Quartus</a></li>
</ul>
</li>
<li><a class="reference internal" href="#latice-tinyfpga">LATICE / TinyFPGA</a></li>
<li><a class="reference internal" href="#xilinx">XILINX</a></li>
<li><a class="reference internal" href="#upduino">UPDuino</a></li>
<li><a class="reference internal" href="#open-source-fpga-tools">Open source FPGA tools</a><ul>
<li><a class="reference internal" href="#apio">APIO</a></li>
<li><a class="reference internal" href="#icestudio">ICEstudio</a></li>
<li><a class="reference internal" href="#symbiflow">Symbiflow</a></li>
<li><a class="reference internal" href="#simulateur-open-source">Simulateur open source</a></li>
</ul>
</li>
<li><a class="reference internal" href="#weblinks">Weblinks</a></li>
</ul>
</li>
</ul>

  <h4>Sujet précédent</h4>
  <p class="topless"><a href="../robotique/merureDistance.html"
                        title="Chapitre précédent">Robotique : mesure de distance</a></p>
  <h4>Sujet suivant</h4>
  <p class="topless"><a href="../raspberry/raspberry.html"
                        title="Chapitre suivant">Raspberry pi*</a></p>
  <div role="note" aria-label="source link">
    <h3>Cette page</h3>
    <ul class="this-page-menu">
      <li><a href="../../_sources/hardware/fpga/fpga.rst.txt"
            rel="nofollow">Montrer le code source</a></li>
    </ul>
   </div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Recherche rapide</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../genindex.html" title="Index général"
             >index</a></li>
        <li class="right" >
          <a href="../raspberry/raspberry.html" title="Raspberry pi*"
             >suivant</a> |</li>
        <li class="right" >
          <a href="../robotique/merureDistance.html" title="Robotique : mesure de distance"
             >précédent</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../index.html">Documentation MajorLee&#39;s notes </a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../hardware.html" >Hardware notes</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">FPGA*</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
        &#169; Copyright 2019, J.SORANZO.
      Created using <a href="https://www.sphinx-doc.org/">Sphinx</a> 3.2.0.
    </div>
  </body>
</html>