****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 12:53:09 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_attn_attn_shift_reg_reg_1_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_attn_shift_reg_reg_1_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                           Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                     0.0000      0.0000
  clock network delay (propagated)                                                                           -0.0146     -0.0146

  i_img2_jtag_attn_attn_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)                        0.0171      0.9300    0.0000     -0.0146 r    (55.29,19.73)     s, n
  i_img2_jtag_attn_attn_shift_reg_reg_1_/Q (DFCNQD1BWP16P90CPD)                         0.0071      0.9120    0.0406      0.0260 f    (55.04,19.73)     s, n
  i_img2_jtag_attn_attn_shift_reg_1_ (net)                           2      0.0016
  U517/A1 (AO21D1BWP16P90CPD)                                                           0.0071      0.9300    0.0000      0.0260 f    (53.71,18.05)
  U517/Z (AO21D1BWP16P90CPD)                                                            0.0058      0.9120    0.0125      0.0385 f    (53.96,18.00)
  n115 (net)                                                         1      0.0009
  i_img2_jtag_attn_attn_shift_reg_reg_1_/D (DFCNQD1BWP16P90CPD)                         0.0058      0.9300    0.0000      0.0385 f    (53.62,19.70)     s, n
  data arrival time                                                                                                       0.0385

  clock clock (rise edge)                                                                                     0.0000      0.0000
  clock network delay (propagated)                                                                           -0.0068     -0.0068
  clock reconvergence pessimism                                                                              -0.0077     -0.0146
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)                        0.0172      1.0700    0.0000     -0.0146 r    (55.29,19.73)     s, n
  clock uncertainty                                                                                           0.0430      0.0284
  library hold time                                                                                 1.0000    0.0100      0.0384
  data required time                                                                                                      0.0384
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.0384
  data arrival time                                                                                                      -0.0385
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.0001



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                           Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                     0.0000      0.0000
  clock network delay (ideal)                                                                                 0.0000      0.0000
  input external delay                                                                                        0.5000      0.5000

  tdi (in)                                                                              0.0040      0.9120    0.0008      0.5008 r    (61.75,13.65)
  tdi (net)                                                          1      0.0011
  FTB_1__42/I (BUFFD2BWP16P90CPD)                                                       0.0039      0.9300    0.0000      0.5008 r    (58.53,12.82)     s
  FTB_1__42/Z (BUFFD2BWP16P90CPD)                                                       0.0130      0.9120    0.0139      0.5147 r    (58.36,12.82)     s
  aps_rename_1_ (net)                                                5      0.0075
  ZINV_37_inst_1224/I (INVSKND3BWP16P90CPD)                                             0.0131      0.9300    0.0002      0.5149 r    (60.04,19.73)
  ZINV_37_inst_1224/ZN (INVSKND3BWP16P90CPD)                                            0.0121      0.9120    0.0102      0.5251 f    (60.07,19.73)
  ZINV_37_0 (net)                                                    1      0.0094
  ZINV_28_f_inst_1223/I (INVD14BWP16P90CPDULVT)                                         0.0121      0.9300    0.0004      0.5255 f    (59.92,15.70)
  ZINV_28_f_inst_1223/ZN (INVD14BWP16P90CPDULVT)                                        0.0192      0.9120    0.0106      0.5361 r    (59.91,15.70)
  dbg_datf_si[0] (net)                                               1      0.1003
  dbg_datf_si[0] (out)                                                                  0.0202      0.9300    0.0023      0.5384 r    (61.75,16.05)
  data arrival time                                                                                                       0.5384

  clock clock (rise edge)                                                                                     0.0000      0.0000
  clock network delay (ideal)                                                                                 0.0000      0.0000
  clock reconvergence pessimism                                                                              -0.0000      0.0000
  clock uncertainty                                                                                           0.0430      0.0430
  output external delay                                                                                      -0.5000     -0.4570
  data required time                                                                                                     -0.4570
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.4570
  data arrival time                                                                                                      -0.5384
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.9954



  Startpoint: dbg_attn_flags[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                   0.0000      0.0000
  input external delay                                                                                          0.5000      0.5000

  dbg_attn_flags[0] (in)                                                                  0.0044      0.9120    0.0013      0.5013 f    (61.75,14.85)
  dbg_attn_flags[0] (net)                                              1      0.0019
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/D (DFCNQD1BWP16P90CPD)                        0.0044      0.9300    0.0000      0.5013 f    (53.17,16.24)     s, n
  data arrival time                                                                                                         0.5013

  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                             -0.0057     -0.0057
  clock reconvergence pessimism                                                                                -0.0000     -0.0057
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                       0.0163      1.0700    0.0000     -0.0057 r    (54.84,16.27)     s, n
  clock uncertainty                                                                                             0.0430      0.0373
  library hold time                                                                                   1.0000    0.0100      0.0473
  data required time                                                                                                        0.0472
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        0.0472
  data arrival time                                                                                                        -0.5013
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.4541



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                             -0.0146     -0.0146

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPD)                               0.0171      0.9300    0.0000     -0.0146 r    (56.46,20.88)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPD)                                0.0208      0.9120    0.0437      0.0291 r    (56.21,20.88)     s, n
  n414 (net)                                                           2      0.0048
  HFSBUF_4_37/I (CKBD14BWP16P90CPDULVT)                                                   0.0208      0.9300    0.0001      0.0292 r    (58.47,22.61)
  HFSBUF_4_37/Z (CKBD14BWP16P90CPDULVT)                                                   0.0198      0.9120    0.0156      0.0448 r    (59.37,22.61)
  dbg_avail_force[0] (net)                                             1      0.1007
  dbg_avail_force[0] (out)                                                                0.0220      0.9300    0.0037      0.0485 r    (61.75,17.73)
  data arrival time                                                                                                         0.0485

  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                   0.0000      0.0000
  clock reconvergence pessimism                                                                                -0.0000      0.0000
  clock uncertainty                                                                                             0.0430      0.0430
  output external delay                                                                                        -0.5000     -0.4570
  data required time                                                                                                       -0.4570
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.4570
  data arrival time                                                                                                        -0.0485
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.5055



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_38_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_37_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0100     -0.0100

  i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0238      0.9300    0.0000     -0.0100 r    (18.75,26.06)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0066      0.9420    0.0561      0.0461 f    (18.50,26.06)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[38] (net)                               1      0.0006
  grfo_inst_1257/I (DEL025D1BWP16P90CPD)                                                    0.0066      0.9300    0.0000      0.0461 f    (18.58,26.74)
  grfo_inst_1257/Z (DEL025D1BWP16P90CPD)                                                    0.0089      0.9420    0.0420      0.0882 f    (19.04,26.64)
  grfo_net_155 (net)                                                     1      0.0008
  U371/A1 (INR2D1BWP16P90CPD)                                                               0.0089      0.9300    0.0001      0.0882 f    (17.13,27.25)
  U371/ZN (INR2D1BWP16P90CPD)                                                               0.0111      0.9420    0.0189      0.1071 f    (17.27,27.22)
  n338 (net)                                                             1      0.0008
  i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/D (DFCNQD1BWP16P90CPD)                             0.0111      0.9300    0.0001      0.1072 f    (18.61,24.94)     s, n
  data arrival time                                                                                                           0.1072

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0011     -0.0011
  clock reconvergence pessimism                                                                                  -0.0080     -0.0091
  i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP (DFCNQD1BWP16P90CPD)                            0.0239      1.0700    0.0000     -0.0091 r    (20.28,24.91)     s, n
  clock uncertainty                                                                                               0.0530      0.0439
  library hold time                                                                                     1.0000    0.0268      0.0707
  data required time                                                                                                          0.0707
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0707
  data arrival time                                                                                                          -0.1072
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0365



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0079      0.9420    0.0016      0.5016 r    (61.75,13.65)
  tdi (net)                                                              1      0.0012
  FTB_1__42/I (BUFFD2BWP16P90CPD)                                                           0.0079      0.9300    0.0000      0.5016 r    (58.53,12.82)     s
  FTB_1__42/Z (BUFFD2BWP16P90CPD)                                                           0.0214      0.9420    0.0269      0.5285 r    (58.36,12.82)     s
  aps_rename_1_ (net)                                                    5      0.0073
  ZINV_37_inst_1224/I (INVSKND3BWP16P90CPD)                                                 0.0215      0.9300    0.0007      0.5292 r    (60.04,19.73)
  ZINV_37_inst_1224/ZN (INVSKND3BWP16P90CPD)                                                0.0232      0.9420    0.0212      0.5504 f    (60.07,19.73)
  ZINV_37_0 (net)                                                        1      0.0097
  ZINV_28_f_inst_1223/I (INVD14BWP16P90CPDULVT)                                             0.0234      0.9300    0.0010      0.5514 f    (59.92,15.70)
  ZINV_28_f_inst_1223/ZN (INVD14BWP16P90CPDULVT)                                            0.0282      0.9420    0.0129      0.5644 r    (59.91,15.70)
  dbg_datf_si[0] (net)                                                   1      0.1003
  dbg_datf_si[0] (out)                                                                      0.0423      0.9300    0.0111      0.5754 r    (61.75,16.05)
  data arrival time                                                                                                           0.5754

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0530      0.0530
  output external delay                                                                                          -0.5000     -0.4470
  data required time                                                                                                         -0.4470
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4470
  data arrival time                                                                                                          -0.5754
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0224



  Startpoint: dbg_attn_flags[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  dbg_attn_flags[0] (in)                                                                    0.0085      0.9420    0.0025      0.5025 f    (61.75,14.85)
  dbg_attn_flags[0] (net)                                                1      0.0018
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/D (DFCNQD1BWP16P90CPD)                          0.0085      0.9300    0.0000      0.5025 f    (53.17,16.24)     s, n
  data arrival time                                                                                                           0.5025

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0113     -0.0113
  clock reconvergence pessimism                                                                                  -0.0000     -0.0113
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                         0.0258      1.0700    0.0000     -0.0113 r    (54.84,16.27)     s, n
  clock uncertainty                                                                                               0.0530      0.0417
  library hold time                                                                                     1.0000    0.0281      0.0699
  data required time                                                                                                          0.0699
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0699
  data arrival time                                                                                                          -0.5025
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4327



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0169     -0.0169

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPD)                                 0.0266      0.9300    0.0000     -0.0169 r    (56.46,20.88)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPD)                                  0.0383      0.9420    0.0956      0.0787 r    (56.21,20.88)     s, n
  n414 (net)                                                             2      0.0047
  HFSBUF_4_37/I (CKBD14BWP16P90CPDULVT)                                                     0.0383      0.9300    0.0004      0.0791 r    (58.47,22.61)
  HFSBUF_4_37/Z (CKBD14BWP16P90CPDULVT)                                                     0.0262      0.9420    0.0223      0.1014 r    (59.37,22.61)
  dbg_avail_force[0] (net)                                               1      0.1007
  dbg_avail_force[0] (out)                                                                  0.0463      0.9300    0.0135      0.1150 r    (61.75,17.73)
  data arrival time                                                                                                           0.1150

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0530      0.0530
  output external delay                                                                                          -0.5000     -0.4470
  data required time                                                                                                         -0.4470
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4470
  data arrival time                                                                                                          -0.1150
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5620



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_31_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_30_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0073     -0.0073

  i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP (DFCNQD1BWP16P90CPD)                            0.0175      0.9300    0.0000     -0.0073 r    (16.05,22.03)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/Q (DFCNQD1BWP16P90CPD)                             0.0085      0.9270    0.0564      0.0491 f    (15.80,22.03)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[31] (net)                               1      0.0013
  U378/A1 (INR2D1BWP16P90CPD)                                                               0.0085      0.9300    0.0001      0.0492 f    (11.01,20.34)
  U378/ZN (INR2D1BWP16P90CPD)                                                               0.0087      0.9270    0.0137      0.0628 f    (11.15,20.30)
  n331 (net)                                                             1      0.0010
  i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/D (DFCNQD1BWP16P90CPDILVT)                         0.0087      0.9300    0.0001      0.0629 f    (12.85,18.54)     s, n
  data arrival time                                                                                                           0.0629

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0010     -0.0010
  clock reconvergence pessimism                                                                                  -0.0061     -0.0072
  i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0174      1.0700    0.0000     -0.0072 r    (14.52,18.58)     s, n
  clock uncertainty                                                                                               0.0480      0.0408
  library hold time                                                                                     1.0000    0.0103      0.0511
  data required time                                                                                                          0.0512
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0512
  data arrival time                                                                                                          -0.0629
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0118



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0056      0.9270    0.0011      0.5011 r    (61.75,13.65)
  tdi (net)                                                              1      0.0012
  FTB_1__42/I (BUFFD2BWP16P90CPD)                                                           0.0056      0.9300    0.0000      0.5011 r    (58.53,12.82)     s
  FTB_1__42/Z (BUFFD2BWP16P90CPD)                                                           0.0163      0.9270    0.0187      0.5198 r    (58.36,12.82)     s
  aps_rename_1_ (net)                                                    5      0.0074
  ZINV_37_inst_1224/I (INVSKND3BWP16P90CPD)                                                 0.0164      0.9300    0.0004      0.5202 r    (60.04,19.73)
  ZINV_37_inst_1224/ZN (INVSKND3BWP16P90CPD)                                                0.0169      0.9270    0.0146      0.5348 f    (60.07,19.73)
  ZINV_37_0 (net)                                                        1      0.0096
  ZINV_28_f_inst_1223/I (INVD14BWP16P90CPDULVT)                                             0.0170      0.9300    0.0006      0.5355 f    (59.92,15.70)
  ZINV_28_f_inst_1223/ZN (INVD14BWP16P90CPDULVT)                                            0.0242      0.9270    0.0113      0.5468 r    (59.91,15.70)
  dbg_datf_si[0] (net)                                                   1      0.1003
  dbg_datf_si[0] (out)                                                                      0.0296      0.9300    0.0061      0.5529 r    (61.75,16.05)
  data arrival time                                                                                                           0.5529

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.5529
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0049



  Startpoint: dbg_attn_flags[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  dbg_attn_flags[0] (in)                                                                    0.0061      0.9270    0.0018      0.5018 f    (61.75,14.85)
  dbg_attn_flags[0] (net)                                                1      0.0018
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/D (DFCNQD1BWP16P90CPD)                          0.0061      0.9300    0.0000      0.5018 f    (53.17,16.24)     s, n
  data arrival time                                                                                                           0.5018

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0070     -0.0070
  clock reconvergence pessimism                                                                                  -0.0000     -0.0070
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                         0.0205      1.0700    0.0000     -0.0070 r    (54.84,16.27)     s, n
  clock uncertainty                                                                                               0.0480      0.0410
  library hold time                                                                                     1.0000    0.0165      0.0575
  data required time                                                                                                          0.0575
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0575
  data arrival time                                                                                                          -0.5018
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4443



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0125     -0.0125

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPD)                                 0.0212      0.9300    0.0000     -0.0125 r    (56.46,20.88)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPD)                                  0.0274      0.9270    0.0626      0.0501 r    (56.21,20.88)     s, n
  n414 (net)                                                             2      0.0048
  HFSBUF_4_37/I (CKBD14BWP16P90CPDULVT)                                                     0.0274      0.9300    0.0003      0.0504 r    (58.47,22.61)
  HFSBUF_4_37/Z (CKBD14BWP16P90CPDULVT)                                                     0.0239      0.9270    0.0184      0.0688 r    (59.37,22.61)
  dbg_avail_force[0] (net)                                               1      0.1007
  dbg_avail_force[0] (out)                                                                  0.0326      0.9300    0.0081      0.0768 r    (61.75,17.73)
  data arrival time                                                                                                           0.0768

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.0768
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5288


1
