read_verilog -sv ../top_logic_loop.v
proc
tee -o result.out check
