// Seed: 3796406518
module module_0 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  always @(negedge 1 or negedge 1) begin
    id_1[1] = id_1;
  end
  assign id_1 = id_1;
endmodule
