Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 12:34:50
gem5 executing on mnemosyne.ecn.purdue.edu, pid 13792
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/blackscholes/lpbt_s_power_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec blackscholes -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/blackscholes --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4827e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc482bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4838ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4842ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc484aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc47d3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc47dcef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc47e6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc47efef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc47f7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4801ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4809ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4793ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc479bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc47a5ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc47aeef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc47b7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc47c0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc47c8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4753ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc475bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4765ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc476def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4778ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4780ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc478aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4712ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc471aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4724ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc472def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4737ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4740ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc474aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc46d2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc46dbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc46e4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc46edef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc46f6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc46feef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4708ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4710ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc469aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc46a2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc46adef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc46b6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc46bfef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc46c8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc46d1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc465bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4663ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc466def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4675ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc467fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4688ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4691ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc461bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4624ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc462eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4637ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc463fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4647ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc4650ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc45d9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7bc45e2ef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc45ebbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc45f3668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc45fd0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc45fdb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc46055c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc460f048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc460fa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc4597518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc4597f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc45a09e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc45a9470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc45a9eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc45b1940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc45bb3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc45bbe10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc45c4898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc45cc320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc45ccd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc45567f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc455f278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc455fcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc4569748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc45721d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc4572c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc457a6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc4584128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc4584b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc458c5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc4516080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc4516ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc451f550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc451ff98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc4527a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc45314a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc4531ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc453a978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc4541400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc4541e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc454b8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc44d3358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc44d3da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc44dd828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc44e82b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc44e8cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc44ef780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc44f9208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc44f9c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc45016d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc450a160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc450aba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc4493630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc449b0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc449bb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc44a4588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc44a4fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc44aea58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc44b64e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc44b6f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc44c09b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc44c9438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc44c9e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc4452908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc445b390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7bc445bdd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc4463748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc4463978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc4463ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc4463dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc446f048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc446f278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc446f4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc446f6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc446f908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc446fb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc446fd68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc446ff98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc4479208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc4479438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc4479668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc4479898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc4479ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc4479cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc4479f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc4485198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc44853c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc44855f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc4485828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc4485a58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc4485c88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc4485eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc4491128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc4491358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc4491588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc44917b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc44919e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7bc4491c18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f7bc43f45f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f7bc43f4c18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_blackscholes
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/blackscholes/cpt.641764562461500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/blackscholes/cpt.641764562461500
Real time: 194.71s
Total real time: 194.71s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/blackscholes/lpbt_s_power_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641764562461500.  Starting simulation...
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641764563083729.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 641764563083729 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.764563083729  simulated seconds
Real time: 0.72s
Total real time: 195.43s
Dumping and resetting stats...
Switched CPUS @ tick 641764563083729
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641764563113185.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 641764565451781 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.764565451781  simulated seconds
Real time: 2.63s
Total real time: 204.39s
Dumping and resetting stats...
Done with simulation! Completely exiting...
