# verilog_make
analyze verilog-hdl source and Makefile generate sub Makefile and make files
