{"tags": ["Verilog", "\u30ba\u30f3\u30c9\u30b3\u30ad\u30e8\u30b7"], "context": " \u3053\u306e\u8a18\u4e8b\u306f\u6700\u7d42\u66f4\u65b0\u65e5\u304b\u30891\u5e74\u4ee5\u4e0a\u304c\u7d4c\u904e\u3057\u3066\u3044\u307e\u3059\u3002\u8a71\u984c\u306e\u30ba\u30f3\u30c9\u30b3\u3092(\u7121\u7406|\u6295\u3052)\u3084\u308a\u306bVerilog\u3067\u5b9f\u88c5\u3002\n\n\u65b9\u91dd\n\u30ba\u30f3\u3001\u30c9\u30b3\u306e\u5165\u529b\u306f1bit\u5e45\u306ezundoko\u4fe1\u53f7\u306b\u3088\u308a\u6271\u3046\u3002\nzundoko\u306e\u751f\u6210\u306f\u5916\u90e8\u306b\u4efb\u305b\u308b\u3002\n\u30ba\u30f3\u30920\u3001\u30c9\u30b3\u30921\u3068\u3057\u3066\u3001\u30af\u30ed\u30c3\u30af\u7acb\u3061\u4e0a\u304c\u308a\u3067\u8aad\u3080\u3002\n\u8aad\u3093\u3060\u5165\u529b\u306f\u30b7\u30d5\u30c8\u30ec\u30b8\u30b9\u30bf\u306b\u8a70\u3081\u3066\u3001\n5'b00001\u306b\u306a\u3063\u305f\u3089kiyoshi\u4fe1\u53f7\u3092\u30a2\u30b5\u30fc\u30c8\u3059\u308b\u3002\n\n\u30b3\u30fc\u30c9\n\nzundoko.v\nmodule ZundokoChecker(\n    input clk,\n    input rst,\n    input zundoko,\n    output reg kiyoshi\n    );\n\nlocalparam Zun = 1'b0;\nlocalparam Doko = 1'b1;\nlocalparam [4:0] SR_Initial = {Doko,Doko,Doko,Doko,Doko};\nlocalparam [4:0] Target = {Zun,Zun,Zun,Zun,Doko};\n\nreg[4:0] sr;\nwire[4:0] sr_next = {sr,zundoko};\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        sr <= SR_Initial;\n    end\n    else begin\n        sr <= sr_next;\n    end\nend\n\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        kiyoshi <= 1'b0;\n    end\n    else if(sr_next == Target) begin\n        kiyoshi <= 1'b1;\n    end\nend\n\n\nendmodule\n\n\n\n\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\n\u3068\u308a\u3042\u3048\u305azundoko\u3092\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3067\u4e0e\u3048\u308b\u3002\n\nzundokoTest.v\n\nmodule ZundokoTest;\n    reg clk;\n    reg rst;\n    reg zundoko;\n\n    wire kiyoshi;\n\n    ZundokoChecker uut (\n        .clk(clk),\n        .rst(rst),\n        .zundoko(zundoko),\n        .kiyoshi(kiyoshi)\n    );\n\n    always #10 begin\n        clk <= ~clk;\n    end\n\n    always @(negedge clk ) begin\n        zundoko <= $random & 1'b1;\n    end\n    initial begin\n        clk = 0;\n        rst = 1;\n        zundoko = 0;\n\n        #100;\n        rst <= 0;\n\n    end\n\nendmodule\n\n\n\n\n\u7d50\u679c\n\n(\u5b8c\u6210\u3057\u305f\u6642\u306ezundoko\u306e\u53d6\u308a\u8fbc\u307f\u30bf\u30a4\u30df\u30f3\u30b0\u306b\u9752\u4e38\u3092\u66f8\u3044\u3066\u307e\u3059)\n\n\u8a71\u984c\u306e\u30ba\u30f3\u30c9\u30b3\u3092(\u7121\u7406|\u6295\u3052)\u3084\u308a\u306bVerilog\u3067\u5b9f\u88c5\u3002\n\n#\u65b9\u91dd\n\u30ba\u30f3\u3001\u30c9\u30b3\u306e\u5165\u529b\u306f1bit\u5e45\u306e`zundoko`\u4fe1\u53f7\u306b\u3088\u308a\u6271\u3046\u3002\n`zundoko`\u306e\u751f\u6210\u306f\u5916\u90e8\u306b\u4efb\u305b\u308b\u3002\n\u30ba\u30f3\u30920\u3001\u30c9\u30b3\u30921\u3068\u3057\u3066\u3001\u30af\u30ed\u30c3\u30af\u7acb\u3061\u4e0a\u304c\u308a\u3067\u8aad\u3080\u3002\n\n\u8aad\u3093\u3060\u5165\u529b\u306f\u30b7\u30d5\u30c8\u30ec\u30b8\u30b9\u30bf\u306b\u8a70\u3081\u3066\u3001\n5'b00001\u306b\u306a\u3063\u305f\u3089`kiyoshi`\u4fe1\u53f7\u3092\u30a2\u30b5\u30fc\u30c8\u3059\u308b\u3002\n\n#\u30b3\u30fc\u30c9\n```verilog:zundoko.v\nmodule ZundokoChecker(\n    input clk,\n    input rst,\n    input zundoko,\n    output reg kiyoshi\n    );\n\nlocalparam Zun = 1'b0;\nlocalparam Doko = 1'b1;\nlocalparam [4:0] SR_Initial = {Doko,Doko,Doko,Doko,Doko};\nlocalparam [4:0] Target = {Zun,Zun,Zun,Zun,Doko};\n\nreg[4:0] sr;\nwire[4:0] sr_next = {sr,zundoko};\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        sr <= SR_Initial;\n    end\n    else begin\n        sr <= sr_next;\n    end\nend\n\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        kiyoshi <= 1'b0;\n    end\n    else if(sr_next == Target) begin\n        kiyoshi <= 1'b1;\n    end\nend\n\n\nendmodule\n```\n\n#\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\n\n\u3068\u308a\u3042\u3048\u305a`zundoko`\u3092\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3067\u4e0e\u3048\u308b\u3002\n\n```verilog:zundokoTest.v\n\nmodule ZundokoTest;\n\treg clk;\n\treg rst;\n\treg zundoko;\n\n\twire kiyoshi;\n\n\tZundokoChecker uut (\n\t\t.clk(clk),\n\t\t.rst(rst),\n\t\t.zundoko(zundoko),\n\t\t.kiyoshi(kiyoshi)\n\t);\n\n\talways #10 begin\n\t\tclk <= ~clk;\n\tend\n\n\talways @(negedge clk ) begin\n\t\tzundoko <= $random & 1'b1;\n\tend\n\tinitial begin\n\t\tclk = 0;\n\t\trst = 1;\n\t\tzundoko = 0;\n\n\t\t#100;\n        rst <= 0;\n\n\tend\n\nendmodule\n\n```\n\n#\u7d50\u679c\n\n![zundoko.png](https://qiita-image-store.s3.amazonaws.com/0/72075/78551ae2-65de-466b-ed13-da78d128d5f3.png)\n(\u5b8c\u6210\u3057\u305f\u6642\u306e`zundoko`\u306e\u53d6\u308a\u8fbc\u307f\u30bf\u30a4\u30df\u30f3\u30b0\u306b\u9752\u4e38\u3092\u66f8\u3044\u3066\u307e\u3059)\n"}