$date
	Fri Jun 13 10:18:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module up_down_counter $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # up $end
$var reg 4 $ count [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
1#
0"
1!
$end
#5000
0!
#10000
b1 $
1!
#15000
0!
#20000
b10 $
1!
#25000
0!
#30000
b11 $
1!
#35000
0!
#40000
b100 $
1!
#45000
0!
#50000
b101 $
1!
#55000
0!
#60000
b110 $
1!
#65000
0!
#70000
b111 $
1!
#75000
0!
#80000
b1000 $
1!
#85000
0!
#90000
b1001 $
1!
#95000
0!
#100000
b1010 $
1!
#105000
0!
#110000
b1011 $
1!
#115000
0!
#120000
b1100 $
1!
#125000
0!
#130000
b1101 $
1!
#135000
0!
#140000
b1110 $
1!
#145000
0!
#150000
b1111 $
1!
#155000
0!
#160000
b0 $
1!
#165000
0!
#170000
b1 $
1!
#175000
0!
#180000
b10 $
1!
#185000
0!
#190000
b11 $
1!
#195000
0!
#200000
b100 $
1!
#205000
0!
#210000
b101 $
1!
#215000
0!
#220000
b110 $
1!
#224000
b1110 $
#225000
0!
#230000
b1111 $
1!
#235000
0!
#236000
b111 $
#240000
b1000 $
1!
#245000
0!
#250000
b1001 $
1!
#255000
0!
#260000
b1000 $
1!
0#
#265000
0!
#270000
b111 $
1!
#275000
0!
#280000
b110 $
1!
#285000
0!
#290000
b101 $
1!
#295000
0!
#300000
b100 $
1!
#305000
0!
#310000
b11 $
1!
#315000
0!
#320000
b10 $
1!
#325000
0!
#330000
b1 $
1!
#335000
0!
#340000
b0 $
1!
#345000
0!
#350000
b1111 $
1!
#350001
