{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701648711686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701648711686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 05:41:51 2023 " "Processing started: Mon Dec 04 05:41:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701648711686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648711686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off robtest -c robtest " "Command: quartus_map --read_settings_files=on --write_settings_files=off robtest -c robtest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648711686 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701648712064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701648712064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701648720827 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701648720827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648720827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701648720827 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701648720827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648720827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file robtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 robtest-behav " "Found design unit 1: robtest-behav" {  } { { "robtest.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/robtest.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701648720827 ""} { "Info" "ISGN_ENTITY_NAME" "1 robtest " "Found entity 1: robtest" {  } { { "robtest.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/robtest.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701648720827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648720827 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701648720855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "robtest robtest:add_instance " "Elaborating entity \"robtest\" for hierarchy \"robtest:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701648720855 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode robtest.vhd(42) " "Verilog HDL or VHDL warning at robtest.vhd(42): object \"opcode\" assigned a value but never read" {  } { { "robtest.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/robtest.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701648720859 "|DUT|robtest:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc robtest.vhd(44) " "Verilog HDL or VHDL warning at robtest.vhd(44): object \"pc\" assigned a value but never read" {  } { { "robtest.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/robtest.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701648720859 "|DUT|robtest:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outputval robtest.vhd(46) " "Verilog HDL or VHDL warning at robtest.vhd(46): object \"outputval\" assigned a value but never read" {  } { { "robtest.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/robtest.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701648720859 "|DUT|robtest:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "storedata robtest.vhd(47) " "Verilog HDL or VHDL warning at robtest.vhd(47): object \"storedata\" assigned a value but never read" {  } { { "robtest.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/robtest.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701648720859 "|DUT|robtest:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CZ robtest.vhd(49) " "Verilog HDL or VHDL warning at robtest.vhd(49): object \"CZ\" assigned a value but never read" {  } { { "robtest.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/robtest.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701648720859 "|DUT|robtest:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "arf_dest robtest.vhd(51) " "Verilog HDL or VHDL warning at robtest.vhd(51): object \"arf_dest\" assigned a value but never read" {  } { { "robtest.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/robtest.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701648720859 "|DUT|robtest:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rrf_dest robtest.vhd(53) " "Verilog HDL or VHDL warning at robtest.vhd(53): object \"rrf_dest\" assigned a value but never read" {  } { { "robtest.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/robtest.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701648720859 "|DUT|robtest:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute robtest.vhd(55) " "Verilog HDL or VHDL warning at robtest.vhd(55): object \"execute\" assigned a value but never read" {  } { { "robtest.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/robtest.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701648720859 "|DUT|robtest:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "stall robtest.vhd(57) " "VHDL Signal Declaration warning at robtest.vhd(57): used explicit default value for signal \"stall\" because signal was never assigned a value" {  } { { "robtest.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/robtest.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701648720859 "|DUT|robtest:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty robtest.vhd(59) " "Verilog HDL or VHDL warning at robtest.vhd(59): object \"empty\" assigned a value but never read" {  } { { "robtest.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/robtest.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701648720859 "|DUT|robtest:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full robtest.vhd(60) " "Verilog HDL or VHDL warning at robtest.vhd(60): object \"full\" assigned a value but never read" {  } { { "robtest.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/robtest.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701648720859 "|DUT|robtest:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dispatch1 robtest.vhd(62) " "VHDL Signal Declaration warning at robtest.vhd(62): used explicit default value for signal \"dispatch1\" because signal was never assigned a value" {  } { { "robtest.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/robtest.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701648720859 "|DUT|robtest:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "complete robtest.vhd(66) " "Verilog HDL or VHDL warning at robtest.vhd(66): object \"complete\" assigned a value but never read" {  } { { "robtest.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/robtest.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701648720859 "|DUT|robtest:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "head robtest.vhd(78) " "Verilog HDL or VHDL warning at robtest.vhd(78): object \"head\" assigned a value but never read" {  } { { "robtest.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/robtest.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701648720859 "|DUT|robtest:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stall robtest.vhd(106) " "VHDL Process Statement warning at robtest.vhd(106): signal \"stall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "robtest.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/robtest.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701648720859 "|DUT|robtest:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dispatch1 robtest.vhd(107) " "VHDL Process Statement warning at robtest.vhd(107): signal \"dispatch1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "robtest.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/robtest.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701648720859 "|DUT|robtest:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tail robtest.vhd(75) " "VHDL Process Statement warning at robtest.vhd(75): inferring latch(es) for signal or variable \"tail\", which holds its previous value in one or more paths through the process" {  } { { "robtest.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/robtest.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701648720859 "|DUT|robtest:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "total robtest.vhd(75) " "VHDL Process Statement warning at robtest.vhd(75): inferring latch(es) for signal or variable \"total\", which holds its previous value in one or more paths through the process" {  } { { "robtest.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/robtest.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701648720859 "|DUT|robtest:add_instance"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[0\] VCC " "Pin \"output_vector\[0\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701648721204 "|DUT|output_vector[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[1\] VCC " "Pin \"output_vector\[1\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701648721204 "|DUT|output_vector[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701648721204 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701648721420 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701648721420 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "92 " "Design contains 92 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[1\] " "No output dependent on input pin \"input_vector\[1\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[2\] " "No output dependent on input pin \"input_vector\[2\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[3\] " "No output dependent on input pin \"input_vector\[3\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[4\] " "No output dependent on input pin \"input_vector\[4\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[5\] " "No output dependent on input pin \"input_vector\[5\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[6\] " "No output dependent on input pin \"input_vector\[6\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[7\] " "No output dependent on input pin \"input_vector\[7\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[8\] " "No output dependent on input pin \"input_vector\[8\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[9\] " "No output dependent on input pin \"input_vector\[9\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[10\] " "No output dependent on input pin \"input_vector\[10\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[11\] " "No output dependent on input pin \"input_vector\[11\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[12\] " "No output dependent on input pin \"input_vector\[12\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[13\] " "No output dependent on input pin \"input_vector\[13\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[14\] " "No output dependent on input pin \"input_vector\[14\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[15\] " "No output dependent on input pin \"input_vector\[15\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[16\] " "No output dependent on input pin \"input_vector\[16\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[17\] " "No output dependent on input pin \"input_vector\[17\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[18\] " "No output dependent on input pin \"input_vector\[18\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[19\] " "No output dependent on input pin \"input_vector\[19\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[20\] " "No output dependent on input pin \"input_vector\[20\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[21\] " "No output dependent on input pin \"input_vector\[21\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[22\] " "No output dependent on input pin \"input_vector\[22\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[23\] " "No output dependent on input pin \"input_vector\[23\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[24\] " "No output dependent on input pin \"input_vector\[24\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[25\] " "No output dependent on input pin \"input_vector\[25\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[26\] " "No output dependent on input pin \"input_vector\[26\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[27\] " "No output dependent on input pin \"input_vector\[27\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[28\] " "No output dependent on input pin \"input_vector\[28\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[29\] " "No output dependent on input pin \"input_vector\[29\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[30\] " "No output dependent on input pin \"input_vector\[30\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[31\] " "No output dependent on input pin \"input_vector\[31\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[32\] " "No output dependent on input pin \"input_vector\[32\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[33\] " "No output dependent on input pin \"input_vector\[33\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[34\] " "No output dependent on input pin \"input_vector\[34\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[35\] " "No output dependent on input pin \"input_vector\[35\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[36\] " "No output dependent on input pin \"input_vector\[36\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[36]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[37\] " "No output dependent on input pin \"input_vector\[37\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[37]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[38\] " "No output dependent on input pin \"input_vector\[38\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[39\] " "No output dependent on input pin \"input_vector\[39\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[39]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[40\] " "No output dependent on input pin \"input_vector\[40\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[40]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[41\] " "No output dependent on input pin \"input_vector\[41\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[41]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[42\] " "No output dependent on input pin \"input_vector\[42\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[42]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[43\] " "No output dependent on input pin \"input_vector\[43\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[43]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[44\] " "No output dependent on input pin \"input_vector\[44\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[44]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[45\] " "No output dependent on input pin \"input_vector\[45\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[45]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[46\] " "No output dependent on input pin \"input_vector\[46\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[46]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[47\] " "No output dependent on input pin \"input_vector\[47\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[47]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[48\] " "No output dependent on input pin \"input_vector\[48\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[48]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[49\] " "No output dependent on input pin \"input_vector\[49\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[49]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[50\] " "No output dependent on input pin \"input_vector\[50\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[50]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[51\] " "No output dependent on input pin \"input_vector\[51\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[51]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[52\] " "No output dependent on input pin \"input_vector\[52\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[52]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[53\] " "No output dependent on input pin \"input_vector\[53\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[53]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[54\] " "No output dependent on input pin \"input_vector\[54\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[54]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[55\] " "No output dependent on input pin \"input_vector\[55\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[55]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[56\] " "No output dependent on input pin \"input_vector\[56\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[56]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[57\] " "No output dependent on input pin \"input_vector\[57\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[57]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[58\] " "No output dependent on input pin \"input_vector\[58\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[58]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[59\] " "No output dependent on input pin \"input_vector\[59\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[59]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[60\] " "No output dependent on input pin \"input_vector\[60\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[60]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[61\] " "No output dependent on input pin \"input_vector\[61\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[61]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[62\] " "No output dependent on input pin \"input_vector\[62\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[62]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[63\] " "No output dependent on input pin \"input_vector\[63\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[63]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[64\] " "No output dependent on input pin \"input_vector\[64\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[64]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[65\] " "No output dependent on input pin \"input_vector\[65\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[65]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[66\] " "No output dependent on input pin \"input_vector\[66\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[66]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[67\] " "No output dependent on input pin \"input_vector\[67\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[67]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[68\] " "No output dependent on input pin \"input_vector\[68\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[68]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[69\] " "No output dependent on input pin \"input_vector\[69\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[69]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[70\] " "No output dependent on input pin \"input_vector\[70\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[70]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[71\] " "No output dependent on input pin \"input_vector\[71\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[71]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[72\] " "No output dependent on input pin \"input_vector\[72\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[72]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[73\] " "No output dependent on input pin \"input_vector\[73\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[73]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[74\] " "No output dependent on input pin \"input_vector\[74\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[74]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[75\] " "No output dependent on input pin \"input_vector\[75\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[75]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[76\] " "No output dependent on input pin \"input_vector\[76\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[76]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[77\] " "No output dependent on input pin \"input_vector\[77\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[77]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[78\] " "No output dependent on input pin \"input_vector\[78\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[78]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[79\] " "No output dependent on input pin \"input_vector\[79\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[79]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[80\] " "No output dependent on input pin \"input_vector\[80\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[80]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[81\] " "No output dependent on input pin \"input_vector\[81\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[81]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[82\] " "No output dependent on input pin \"input_vector\[82\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[82]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[83\] " "No output dependent on input pin \"input_vector\[83\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[83]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[84\] " "No output dependent on input pin \"input_vector\[84\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[84]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[85\] " "No output dependent on input pin \"input_vector\[85\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[85]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[86\] " "No output dependent on input pin \"input_vector\[86\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[86]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[87\] " "No output dependent on input pin \"input_vector\[87\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[87]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[88\] " "No output dependent on input pin \"input_vector\[88\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[88]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[89\] " "No output dependent on input pin \"input_vector\[89\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[89]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[90\] " "No output dependent on input pin \"input_vector\[90\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[90]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[91\] " "No output dependent on input pin \"input_vector\[91\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648721469 "|DUT|input_vector[91]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701648721469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "92 " "Implemented 92 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701648721469 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701648721469 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701648721469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 115 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701648721509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 05:42:01 2023 " "Processing ended: Mon Dec 04 05:42:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701648721509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701648721509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701648721509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648721509 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701648722918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701648722918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 05:42:02 2023 " "Processing started: Mon Dec 04 05:42:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701648722918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701648722918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off robtest -c robtest " "Command: quartus_fit --read_settings_files=off --write_settings_files=off robtest -c robtest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701648722918 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701648723015 ""}
{ "Info" "0" "" "Project  = robtest" {  } {  } 0 0 "Project  = robtest" 0 0 "Fitter" 0 0 1701648723015 ""}
{ "Info" "0" "" "Revision = robtest" {  } {  } 0 0 "Revision = robtest" 0 0 "Fitter" 0 0 1701648723015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701648723095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701648723095 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "robtest 10M25DAF484C8G " "Selected device 10M25DAF484C8G for design \"robtest\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701648723103 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701648723143 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701648723143 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701648723279 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701648723288 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8G " "Device 10M08DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701648723400 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8GES " "Device 10M08DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701648723400 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701648723400 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701648723400 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701648723400 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701648723400 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701648723400 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701648723400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701648723400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701648723400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701648723400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701648723400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701648723400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701648723400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701648723400 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701648723400 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701648723400 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701648723400 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701648723400 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701648723400 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701648723400 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "94 94 " "No exact pin location assignment(s) for 94 pins of 94 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701648723569 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "robtest.sdc " "Synopsys Design Constraints File file not found: 'robtest.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701648723819 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701648723819 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1701648723819 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1701648723819 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701648723819 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1701648723819 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701648723819 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701648723819 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701648723819 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701648723819 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701648723819 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701648723827 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701648723827 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701648723827 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701648723827 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701648723827 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701648723827 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701648723827 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "94 unused 2.5V 92 2 0 " "Number of I/O pins in group: 94 (unused VREF, 2.5V VCCIO, 92 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1701648723827 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1701648723827 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1701648723827 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701648723827 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701648723827 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701648723827 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701648723827 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701648723827 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701648723827 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701648723827 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701648723827 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701648723827 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1701648723827 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1701648723827 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701648723979 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701648723987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701648724983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701648725024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701648725048 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701648725341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701648725341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701648725909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X24_Y24 X35_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y24 to location X35_Y36" {  } { { "loc" "" { Generic "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y24 to location X35_Y36"} { { 12 { 0 ""} 24 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701648726706 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701648726706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701648726759 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1701648726759 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701648726759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701648726763 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701648727012 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701648727020 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701648727255 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701648727255 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701648727634 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701648728236 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/output_files/robtest.fit.smsg " "Generated suppressed messages file C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/output_files/robtest.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701648728573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5584 " "Peak virtual memory: 5584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701648729067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 05:42:09 2023 " "Processing ended: Mon Dec 04 05:42:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701648729067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701648729067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701648729067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701648729067 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701648730364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701648730364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 05:42:10 2023 " "Processing started: Mon Dec 04 05:42:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701648730364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701648730364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off robtest -c robtest " "Command: quartus_asm --read_settings_files=off --write_settings_files=off robtest -c robtest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701648730364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701648730771 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701648731902 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701648732016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701648732588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 05:42:12 2023 " "Processing ended: Mon Dec 04 05:42:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701648732588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701648732588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701648732588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701648732588 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701648733343 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701648734034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701648734034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 05:42:13 2023 " "Processing started: Mon Dec 04 05:42:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701648734034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701648734034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta robtest -c robtest " "Command: quartus_sta robtest -c robtest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701648734034 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701648734147 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701648734340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701648734340 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701648734380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701648734380 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "robtest.sdc " "Synopsys Design Constraints File file not found: 'robtest.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701648734615 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701648734615 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1701648734615 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1701648734615 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701648734615 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1701648734615 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701648734615 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1701648734631 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701648734640 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701648734640 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1701648734640 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701648734647 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701648734650 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701648734650 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701648734653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701648734655 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701648734655 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701648734679 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701648735082 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701648735164 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1701648735164 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1701648735164 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1701648735164 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701648735164 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701648735170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701648735178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701648735187 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701648735187 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701648735187 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701648735195 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701648735355 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1701648735355 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1701648735355 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1701648735355 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701648735363 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701648735363 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701648735363 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701648735372 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701648735372 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701648736380 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701648736380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701648736437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 05:42:16 2023 " "Processing ended: Mon Dec 04 05:42:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701648736437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701648736437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701648736437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701648736437 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701648737655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701648737655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 05:42:17 2023 " "Processing started: Mon Dec 04 05:42:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701648737655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701648737655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off robtest -c robtest " "Command: quartus_eda --read_settings_files=off --write_settings_files=off robtest -c robtest" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701648737655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701648738041 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "robtest.vho C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/simulation/modelsim/ simulation " "Generated file robtest.vho in folder \"C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701648738121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701648738178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 05:42:18 2023 " "Processing ended: Mon Dec 04 05:42:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701648738178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701648738178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701648738178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701648738178 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 128 s " "Quartus Prime Full Compilation was successful. 0 errors, 128 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701648738925 ""}
