# ðŸ§  Week 3 â€“ OpenSTA Timing Analysis and Automation (Innovative Workflow)

## ðŸ” Overview
This weekâ€™s focus is on performing **Static Timing Analysis (STA)** using **OpenSTA** with Docker, Liberty files, and gate-level netlists â€” combined with **our innovation** of automating min/max delay analysis across different PVT corners for the **VSDBabySoC** project.

## ðŸ“š Table of Contents

- [ðŸ§  Week 3 â€“ OpenSTA Timing Analysis and Automation (Innovative Workflow)](#-week-3--opensta-timing-analysis-and-automation-innovative-workflow)
  - [ðŸ” Overview](#-overview)
  - [âš™ï¸ Step 1: Git Clone and Setup](#ï¸-step-1-git-clone-and-setup)
  - [ðŸ§© Example 1 â€“ Basic Timing Analysis](#-example-1--basic-timing-analysis)
  - [âš¡ Synthesis and Netlist Verification (Yosys Flow)](#-synthesis-and-netlist-verification-yosys-flow)
  - [ðŸ§® SPEF-Based Analysis](#-spef-based-analysis)
  - [ðŸ“Š Detailed Reports](#-detailed-reports)
  - [ðŸ’¡ Automated Min/Max Delay Calculation](#-automated-minmax-delay-calculation)
  - [ðŸ§± VSDBabySoC Custom STA](#-vsdbabysoc-custom-sta)
  - [âš ï¸ Common Errors & Fixes](#ï¸-common-errors--fixes)
  - [ðŸŒ¡ï¸ Advanced: STA Across PVT Corners](#ï¸-advanced-sta-across-pvt-corners)
  - [ðŸ“¦ External Resource for Library Files](#-external-resource-for-library-files)
  - [â±ï¸ Timing Graphs](#ï¸-timing-graphs)
  - [ðŸ§  Key Takeaways](#-key-takeaways)

---

## âš™ï¸ Step 1: Git Clone and Setup

```bash
git clone https://github.com/parallaxsw/OpenSTA.git
cd OpenSTA/
```

### ðŸ³ Install Docker
```bash
sudo apt update
sudo apt install docker
```

**Note:** Docker group requires root or user with docker group access.

### Build the Docker Image
```bash
sudo docker build --file Dockerfile.ubuntu22.04 --tag opensta .
```  
![docker_build](./Images/docker_build.png)

**Error Fix Tip:**  
If you face this error:
```
permission denied while trying to connect to the Docker daemon socket
```
Use:
```bash
sudo usermod -aG docker $USER
sudo systemctl restart docker
```

### Run the OpenSTA Shell
```bash
sudo docker run -i -v $HOME:/data opensta
```  
![docker_run](./Images/docker_run.png)

---

## ðŸ§© Example 1 â€“ Basic Timing Analysis

**Script**
```tcl
read_liberty /OpenSTA/examples/nangate45_slow.lib.gz
read_verilog /OpenSTA/examples/example1.v
link_design top
create_clock -name clk -period 10 {clk1 clk2 clk3}
set_input_delay -clock clk 0 {in1 in2}
report_checks
```

**Sample Report**
The delays through the cells can be compared by openSTA shell's report_timing
```
Startpoint: r2 (FF)
Endpoint: r3 (FF)
Slack (MET): 9.43 ns
```
![report_check1](./Images/report_check1.png)

---

## âš¡ Synthesis and Netlist Verification (Yosys Flow)

```bash
gunzip -k nangate45_slow.lib.gz
gunzip -k nangate45_fast.lib.gz
```

**In yosys:**
```bash
read_liberty -lib nangate45_slow.lib
read_verilog example1.v
synth -top top
show
```  
![example1_netlist](./Images/example1_netlist.png)

**Output:**
```
=== top ===
Cells:
  AND2_X1 : 1
  BUF_X1  : 1
  DFF_X1  : 3
```

---

## ðŸ§® SPEF-Based Analysis

This analysis is done for the parasitic delay due to capacitor , resistor ,etc..

```bash
sudo docker run -i -v $HOME:/data opensta
```

**Script**
```tcl
read_liberty /OpenSTA/examples/nangate45_slow.lib.gz
read_verilog /OpenSTA/examples/example1.v
link_design top
read_spef /OpenSTA/examples/example1.dspef
create_clock -name clk -period 10 {clk1 clk2 clk3}
set_input_delay -clock clk 0 {in1 in2}
report_checks
```


Result shows parasitic delay effects, lowering slack due to net capacitance.

---

## ðŸ“Š Detailed Reports

### 1ï¸âƒ£ Capacitance Report
```tcl
report_checks -digits 4 -fields capacitance 
```
![report_check3](./Images/report_check3.png)


### 2ï¸âƒ£ Slew & Fanout Report
```tcl
report_checks -digits 4 -fields [list capacitance slew input_pins fanout]
```   
![report_check4](./Images/report_check4.png)

### 3ï¸âƒ£ Power Report
```tcl
report_power
```  
![report_check5](./Images/report_check5.png)

### 4ï¸âƒ£ Pulse Width Report
```tcl
report_pulse_width_checks
```  
![report_check6](./Images/report_check6.png)

### 5ï¸âƒ£ Units Check
```tcl
report_units
```  
![report_check7](./Images/report_check7.png)


---

## ðŸ’¡ Automated Min/Max Delay Calculation

We automated OpenSTAâ€™s flow via a TCL script to simplify multi-lib and multi-path delay verification.

**min_max_delays.tcl**
```tcl
read_liberty -max /data/OpenSTA/OpenSTA/examples/nangate45_slow.lib.gz
read_liberty -min /data/OpenSTA/OpenSTA/examples/nangate45_fast.lib.gz
read_verilog /data/OpenSTA/OpenSTA/examples/example1.v
link_design top
create_clock -name clk -period 10 {clk1 clk2 clk3}
set_input_delay -clock clk 0 {in1 in2}
report_checks -path_delay min_max
```

_**Note:** You should mention the read_liberty and read_verilog file as with location_

**Run Command**
```bash
sudo docker run -it -v $HOME:/data opensta /data/OpenSTA/OpenSTA/examples/min_max_delays.tcl
```  

**Generated Report**  
![report_check2](./Images/report_check2.png) 

---

## ðŸ§± VSDBabySoC Custom STA

### Directory Setup
```bash
mkdir -p examples/timing_libs/
mkdir -p examples/BabySoC/
```

**Need of these files :**
```
**Standard cell library:** sky130_fd_sc_hd__tt_025C_1v80.lib #/home/meena/VLSI/VSDBabySoC/src/lib

**IP-specific Liberty libraries:** avsdpll.lib, avsddac.lib #/home/meena/VLSI/VSDBabySoC/src/lib

**Synthesized gate-level netlist:** vsdbabysoc.synth.v #/home/meena/VLSI/VSDBabySoC/src/module

**Timing constraints:** vsdbabysoc_synthesis.sdc #/home/meena/VLSI/VSDBabySoC/src/sdc
```

**File Paths**
|Folder|Files|
|------|-----|
|`timing_libs`|`avsddac.lib`,`avsdpll.lib`,`sky130_fd_sc_hd__tt_025C_1v80.lib`|
|`BabySoC`|`vsdbabysoc.synth.v`,`vsdbabysoc_synthesis.sdc`,`gcd_sky130hd.sdc`|

## vsdbabysoc_min_max_delays.tcl
```tcl
read_liberty -min /data/OpenSTA/OpenSTA/examples/timing_libs/sky130_fd_sc_hd__tt_025C_1v80.lib
read_liberty -max /data/OpenSTA/OpenSTA/examples/timing_libs/sky130_fd_sc_hd__tt_025C_1v80.lib

read_liberty -min /data/OpenSTA/OpenSTA/examples/timing_libs/avsdpll.lib
read_liberty -max /data/OpenSTA/OpenSTA/examples/timing_libs/avsdpll.lib

read_liberty -min /data/OpenSTA/OpenSTA/examples/timing_libs/avsddac.lib
read_liberty -max /data/OpenSTA/OpenSTA/examples/timing_libs/avsddac.lib

read_verilog /data/OpenSTA/OpenSTA/examples/BabySoC/vsdbabysoc.synth.v
link_design vsdbabysoc
read_sdc /data/OpenSTA/OpenSTA/examples/BabySoC/vsdbabysoc_synthesis.sdc

report_checks -path_delay min_max
```

**Run Command**
```bash
sudo docker run -it -v /home/meena:/data opensta /data/OpenSTA/OpenSTA/examples/BabySoC/vsdbabysoc_min_max_delays.tcl
```

---

## âš ï¸ Common Errors & Fixes

### âŒ Liberty Syntax Error
Error:
```
/avsdpll.lib line 54, syntax error
```
Fix:
Replace from line 54 with:
```liberty
/* pin (GND#2) {
   direction : input;
   max_transition : 2.5;
   capacitance : 0.001;
} */
pin (VDD) {
   direction : input;
   max_transition : 2.5;
   capacitance : 0.001;
}
```

---

## ðŸŒ¡ï¸ Advanced: STA Across PVT Corners

---

## ðŸ“¦ External Resource for library files 

**Liberty Library Download:**
[https://github.com/efabless/skywater-pdk-libs-sky130_fd_sc_hd/tree/master/timing](https://github.com/efabless/skywater-pdk-libs-sky130_fd_sc_hd/tree/master/timing)

```bash
git clone https://github.com/efabless/skywater-pdk-libs-sky130_fd_sc_hd.git
cd skywater-pdk-libs-sky130_fd_sc_hd/timing
```  
![git_clone3](./Images/git_clone3.png)   

## sta_across_pvt.tcl
```tcl
# List of Liberty files for different PVT corners
set list_of_lib_files {
    "sky130_fd_sc_hd__tt_025C_1v80.lib"
    "sky130_fd_sc_hd__ff_100C_1v65.lib"
    "sky130_fd_sc_hd__ff_100C_1v95.lib"
    "sky130_fd_sc_hd__ff_n40C_1v56.lib"
    "sky130_fd_sc_hd__ff_n40C_1v65.lib"
    "sky130_fd_sc_hd__ff_n40C_1v76.lib"
    "sky130_fd_sc_hd__ss_100C_1v40.lib"
    "sky130_fd_sc_hd__ss_100C_1v60.lib"
    "sky130_fd_sc_hd__ss_n40C_1v28.lib"
    "sky130_fd_sc_hd__ss_n40C_1v35.lib"
    "sky130_fd_sc_hd__ss_n40C_1v40.lib"
    "sky130_fd_sc_hd__ss_n40C_1v44.lib"
    "sky130_fd_sc_hd__ss_n40C_1v76.lib"
}
# Read common timing libraries
read_liberty /data/OpenSTA/OpenSTA/examples/timing_libs/avsdpll.lib
read_liberty /data/OpenSTA/OpenSTA/examples/timing_libs/avsddac.lib

foreach lib_file $list_of_lib_files {

    read_liberty /data/OpenSTA/OpenSTA/examples/BabySoC/skywater-pdk-libs-sky130_fd_sc_hd/timing/$lib_file
    read_verilog /data/OpenSTA/OpenSTA/examples/BabySoC/vsdbabysoc.synth.v
    link_design vsdbabysoc
    current_design
    read_sdc /data/OpenSTA/OpenSTA/examples/BabySoC/vsdbabysoc_synthesis.sdc
    check_setup -verbose

    report_checks -path_delay min_max -fields {nets cap slew input_pins fanout} -digits 4 \
        > /data/OpenSTA/OpenSTA/examples/BabySoC/STA_OUTPUT/min_max_$lib_file.txt

    exec echo "$lib_file" >> /data/OpenSTA/OpenSTA/examples/BabySoC/STA_OUTPUT/sta_worst_max_slack.txt
    report_worst_slack -max -digits 4 >> /data/OpenSTA/OpenSTA/examples/BabySoC/STA_OUTPUT/sta_worst_max_slack.txt

    exec echo "$lib_file" >> /data/OpenSTA/OpenSTA/examples/BabySoC/STA_OUTPUT/sta_worst_min_slack.txt
    report_worst_slack -min -digits 4 >> /data/OpenSTA/OpenSTA/examples/BabySoC/STA_OUTPUT/sta_worst_min_slack.txt

    exec echo "$lib_file" >> /data/OpenSTA/OpenSTA/examples/BabySoC/STA_OUTPUT/sta_tns.txt
    report_tns -digits 4 >> /data/OpenSTA/OpenSTA/examples/BabySoC/STA_OUTPUT/sta_tns.txt

    exec echo "$lib_file" >> /data/OpenSTA/OpenSTA/examples/BabySoC/STA_OUTPUT/sta_wns.txt
    report_wns -digits 4 >> /data/OpenSTA/OpenSTA/examples/BabySoC/STA_OUTPUT/sta_wns.txt

}
``` 

**Running the script**  
```
 sudo docker run -it -v /home/meena:/data opensta /data/OpenSTA/OpenSTA/examples/BabySoC/sta_across_pvt.tcl
```

**ERROR :**
This could be solved by setting up the input and output delay ports properly at `vsdbabysoc_synthesis.sdc`
```
Warning: There are 6 input ports missing set_input_delay.
  ENb_CP
  ENb_VCO
  REF
  VCO_IN
  VREFH
  reset
Warning: There is 1 output port missing set_output_delay.
  OUT
Warning: There are 2 unconstrained endpoints.
  OUT
  _9607_/D
```

## SDC file changes:
```
set_units -time ns
create_clock -name clk -period 11 [get_pins {pll/CLK}]
set_max_delay 10 -from [get_clocks clk] -to [get_ports {OUT}]
set_input_delay -clock clk -max 2.0 [get_ports {ENb_CP ENb_VCO REF VCO_IN VREFH reset}]
set_output_delay -clock clk -max 2.0 [get_ports {OUT}]
set_false_path -to [get_ports {OUT}]
```

## min/max delay lib text files after .tcl

![listed_files](./Images/listed_files.png)

## â±ï¸ Timing Graphs  

**After generating min/max delay lib files , generate the timing graphs using the following commands**
```
report_checks -path_delay max -n_paths 5 -format dot > sta_tns.dot #Inside the OpenSTA shell, after linking and clock/delay setup
dot -Tpng sta_tns.dot -o sta_tns.png  #Then render it with Graphviz
```

â–¶ STA â€“ TNS (Total Negative Slack)

![sta_tns](./Images/sta_tns.png)


â–¶ STA â€“ WNS (Worst Negative Slack)

![sta_wns](./Images/sta_wns.png)


â–¶ STA â€“ Worst Min Slack

![sta_worst_min_slack](./Images/sta_worst_min_slack.png)


â–¶ STA â€“ Worst Max Slack

![sta_worst_max_slack](./Images/sta_worst_max_slack.png)

