OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO] Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of ibex_core ...
[INFO RCX-0435] Reading extraction model file /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/ihp-sg13g2/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation ibex_core (max_merge_res 50.0) ...
[INFO RCX-0040] Final 98788 rc segments
[INFO RCX-0439] Coupling Cap extraction ibex_core ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 205133 wires to be extracted
[INFO RCX-0442] 50% completion -- 104298 wires have been extracted
[INFO RCX-0442] 100% completion -- 205133 wires have been extracted
[INFO RCX-0045] Extract 20972 nets, 118933 rsegs, 118933 caps, 190422 ccs
[INFO RCX-0015] Finished extracting ibex_core.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 20972 nets finished
[INFO RCX-0017] Finished writing SPEF ...
[INFO PSM-0022] Using 1.200V for VDD
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (105.440um, 105.560um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (128.440um, 130.750um).
[WARNING PSM-0030] VSRC location at (385.440um, 245.560um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (355.240um, 281.950um).
[WARNING PSM-0030] VSRC location at (665.440um, 385.560um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (657.640um, 357.550um).
[WARNING PSM-0030] VSRC location at (105.440um, 525.560um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (128.440um, 508.750um).
[WARNING PSM-0030] VSRC location at (385.440um, 665.560um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (355.240um, 659.950um).
[INFO PSM-0031] Number of PDN nodes on net VDD = 9830.
[INFO PSM-0064] Number of voltage sources = 5.
[INFO PSM-0040] All PDN stripes on net VDD are connected.
########## IR report #################
Corner: default
Worstcase voltage: 1.18e+00 V
Average IR drop  : 4.83e-03 V
Worstcase IR drop: 1.51e-02 V
######################################
[INFO PSM-0022] Using 0.000V for VSS
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (105.440um, 105.560um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (90.640um, 92.950um).
[WARNING PSM-0030] VSRC location at (385.440um, 245.560um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (393.040um, 244.150um).
[WARNING PSM-0030] VSRC location at (665.440um, 385.560um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (695.440um, 395.350um).
[WARNING PSM-0030] VSRC location at (105.440um, 525.560um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (90.640um, 546.550um).
[WARNING PSM-0030] VSRC location at (385.440um, 665.560um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (393.040um, 697.750um).
[INFO PSM-0031] Number of PDN nodes on net VSS = 9924.
[INFO PSM-0064] Number of voltage sources = 5.
[INFO PSM-0040] All PDN stripes on net VSS are connected.
########## IR report #################
Corner: default
Worstcase voltage: 1.43e-02 V
Average IR drop  : 4.75e-03 V
Worstcase IR drop: 1.43e-02 V
######################################

==========================================================================
finish check_setup
--------------------------------------------------------------------------
Warning: There are 6 unconstrained endpoints.

==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 6.04

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_36349_/CLK ^
   0.71
_36463_/CLK ^
   0.46      0.00       0.25


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _34872_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 ^ input external delay
     1    0.00    0.00    0.00    3.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    3.00 ^ input148/A (sg13g2_buf_2)
     3    0.01    0.03    0.06    3.06 ^ input148/X (sg13g2_buf_2)
                                         net148 (net)
                  0.03    0.00    3.06 ^ fanout2599/A (sg13g2_buf_2)
     4    0.01    0.03    0.07    3.13 ^ fanout2599/X (sg13g2_buf_2)
                                         net2599 (net)
                  0.03    0.00    3.13 ^ fanout2514/A (sg13g2_buf_2)
     5    0.02    0.05    0.09    3.22 ^ fanout2514/X (sg13g2_buf_2)
                                         net2514 (net)
                  0.05    0.00    3.22 ^ _34872_/RESET_B (sg13g2_dfrbp_1)
                                  3.22   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.00    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (sg13g2_buf_2)
     4    0.01    0.03    0.06    0.06 ^ clkbuf_0_clk_i/X (sg13g2_buf_2)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.06 ^ clkbuf_2_2__f_clk_i/A (sg13g2_buf_2)
     8    0.02    0.05    0.09    0.15 ^ clkbuf_2_2__f_clk_i/X (sg13g2_buf_2)
                                         clknet_2_2__leaf_clk_i (net)
                  0.05    0.00    0.15 ^ clkbuf_leaf_12_clk_i/A (sg13g2_buf_2)
     2    0.01    0.02    0.08    0.23 ^ clkbuf_leaf_12_clk_i/X (sg13g2_buf_2)
                                         clknet_leaf_12_clk_i (net)
                  0.02    0.00    0.23 ^ _25588_/A (sg13g2_and2_1)
     1    0.00    0.03    0.07    0.30 ^ _25588_/X (sg13g2_and2_1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.30 ^ clkbuf_0_core_clock_gate_i.clk_o/A (sg13g2_buf_2)
     8    0.02    0.05    0.09    0.39 ^ clkbuf_0_core_clock_gate_i.clk_o/X (sg13g2_buf_2)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.05    0.00    0.39 ^ clkbuf_3_5__f_core_clock_gate_i.clk_o/A (sg13g2_buf_2)
     8    0.02    0.05    0.10    0.49 ^ clkbuf_3_5__f_core_clock_gate_i.clk_o/X (sg13g2_buf_2)
                                         clknet_3_5__leaf_core_clock_gate_i.clk_o (net)
                  0.05    0.00    0.49 ^ clkbuf_leaf_51_core_clock_gate_i.clk_o/A (sg13g2_buf_2)
    24    0.07    0.15    0.17    0.66 ^ clkbuf_leaf_51_core_clock_gate_i.clk_o/X (sg13g2_buf_2)
                                         clknet_leaf_51_core_clock_gate_i.clk_o (net)
                  0.15    0.00    0.67 ^ _34872_/CLK (sg13g2_dfrbp_1)
                          0.00    0.67   clock reconvergence pessimism
                         -0.09    0.58   library removal time
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  2.64   slack (MET)


Startpoint: _34808_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _36438_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.00    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (sg13g2_buf_2)
     4    0.01    0.03    0.06    0.06 ^ clkbuf_0_clk_i/X (sg13g2_buf_2)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.06 ^ clkbuf_2_2__f_clk_i/A (sg13g2_buf_2)
     8    0.02    0.05    0.09    0.15 ^ clkbuf_2_2__f_clk_i/X (sg13g2_buf_2)
                                         clknet_2_2__leaf_clk_i (net)
                  0.05    0.00    0.15 ^ clkbuf_leaf_12_clk_i/A (sg13g2_buf_2)
     2    0.01    0.02    0.08    0.23 ^ clkbuf_leaf_12_clk_i/X (sg13g2_buf_2)
                                         clknet_leaf_12_clk_i (net)
                  0.02    0.00    0.23 ^ _25588_/A (sg13g2_and2_1)
     1    0.00    0.02    0.07    0.30 ^ _25588_/X (sg13g2_and2_1)
                                         core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.30 ^ clkbuf_0_core_clock_gate_i.clk_o/A (sg13g2_buf_2)
     8    0.02    0.05    0.09    0.39 ^ clkbuf_0_core_clock_gate_i.clk_o/X (sg13g2_buf_2)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.05    0.00    0.39 ^ clkbuf_3_5__f_core_clock_gate_i.clk_o/A (sg13g2_buf_2)
     8    0.02    0.05    0.10    0.49 ^ clkbuf_3_5__f_core_clock_gate_i.clk_o/X (sg13g2_buf_2)
                                         clknet_3_5__leaf_core_clock_gate_i.clk_o (net)
                  0.05    0.00    0.49 ^ clkbuf_leaf_52_core_clock_gate_i.clk_o/A (sg13g2_buf_2)
    13    0.04    0.09    0.12    0.62 ^ clkbuf_leaf_52_core_clock_gate_i.clk_o/X (sg13g2_buf_2)
                                         clknet_leaf_52_core_clock_gate_i.clk_o (net)
                  0.09    0.00    0.62 ^ _34808_/CLK (sg13g2_dfrbp_1)
     1    0.00    0.03    0.17    0.79 ^ _34808_/Q_N (sg13g2_dfrbp_1)
                                         _01155_ (net)
                  0.03    0.00    0.79 ^ _19648_/A1 (sg13g2_mux2_1)
     1    0.00    0.02    0.06    0.85 ^ _19648_/X (sg13g2_mux2_1)
                                         _02912_ (net)
                  0.02    0.00    0.85 ^ _36438_/D (sg13g2_dfrbp_1)
                                  0.85   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.00    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (sg13g2_buf_2)
     4    0.01    0.03    0.06    0.06 ^ clkbuf_0_clk_i/X (sg13g2_buf_2)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.06 ^ clkbuf_2_2__f_clk_i/A (sg13g2_buf_2)
     8    0.02    0.05    0.09    0.15 ^ clkbuf_2_2__f_clk_i/X (sg13g2_buf_2)
                                         clknet_2_2__leaf_clk_i (net)
                  0.05    0.00    0.15 ^ clkbuf_leaf_12_clk_i/A (sg13g2_buf_2)
     2    0.01    0.02    0.08    0.23 ^ clkbuf_leaf_12_clk_i/X (sg13g2_buf_2)
                                         clknet_leaf_12_clk_i (net)
                  0.02    0.00    0.23 ^ _25588_/A (sg13g2_and2_1)
     1    0.00    0.03    0.07    0.30 ^ _25588_/X (sg13g2_and2_1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.30 ^ clkbuf_0_core_clock_gate_i.clk_o/A (sg13g2_buf_2)
     8    0.02    0.05    0.09    0.39 ^ clkbuf_0_core_clock_gate_i.clk_o/X (sg13g2_buf_2)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.05    0.00    0.39 ^ clkbuf_3_5__f_core_clock_gate_i.clk_o/A (sg13g2_buf_2)
     8    0.02    0.05    0.10    0.49 ^ clkbuf_3_5__f_core_clock_gate_i.clk_o/X (sg13g2_buf_2)
                                         clknet_3_5__leaf_core_clock_gate_i.clk_o (net)
                  0.05    0.00    0.49 ^ clkbuf_leaf_51_core_clock_gate_i.clk_o/A (sg13g2_buf_2)
    24    0.07    0.15    0.17    0.66 ^ clkbuf_leaf_51_core_clock_gate_i.clk_o/X (sg13g2_buf_2)
                                         clknet_leaf_51_core_clock_gate_i.clk_o (net)
                  0.15    0.01    0.67 ^ _36438_/CLK (sg13g2_dfrbp_1)
                          0.00    0.67   clock reconvergence pessimism
                         -0.04    0.63   library hold time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _35992_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 ^ input external delay
     1    0.00    0.00    0.00    3.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    3.00 ^ input148/A (sg13g2_buf_2)
     3    0.01    0.03    0.06    3.06 ^ input148/X (sg13g2_buf_2)
                                         net148 (net)
                  0.03    0.00    3.06 ^ fanout2599/A (sg13g2_buf_2)
     4    0.01    0.03    0.07    3.13 ^ fanout2599/X (sg13g2_buf_2)
                                         net2599 (net)
                  0.03    0.00    3.13 ^ fanout2598/A (sg13g2_buf_2)
     6    0.02    0.04    0.08    3.21 ^ fanout2598/X (sg13g2_buf_2)
                                         net2598 (net)
                  0.04    0.00    3.21 ^ fanout2597/A (sg13g2_buf_1)
     4    0.01    0.06    0.09    3.30 ^ fanout2597/X (sg13g2_buf_1)
                                         net2597 (net)
                  0.06    0.00    3.30 ^ fanout2592/A (sg13g2_buf_1)
     4    0.02    0.08    0.11    3.42 ^ fanout2592/X (sg13g2_buf_1)
                                         net2592 (net)
                  0.08    0.00    3.42 ^ fanout2591/A (sg13g2_buf_4)
     8    0.05    0.06    0.13    3.55 ^ fanout2591/X (sg13g2_buf_4)
                                         net2591 (net)
                  0.06    0.00    3.55 ^ fanout2590/A (sg13g2_buf_2)
     6    0.04    0.08    0.13    3.68 ^ fanout2590/X (sg13g2_buf_2)
                                         net2590 (net)
                  0.08    0.00    3.68 ^ fanout2589/A (sg13g2_buf_4)
     8    0.05    0.07    0.14    3.82 ^ fanout2589/X (sg13g2_buf_4)
                                         net2589 (net)
                  0.07    0.00    3.83 ^ _35992_/RESET_B (sg13g2_dfrbp_1)
                                  3.83   data arrival time

                         15.00   15.00   clock core_clock (rise edge)
                          0.00   15.00   clock source latency
     1    0.00    0.00    0.00   15.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00   15.00 ^ clkbuf_0_clk_i/A (sg13g2_buf_2)
     4    0.01    0.03    0.06   15.06 ^ clkbuf_0_clk_i/X (sg13g2_buf_2)
                                         clknet_0_clk_i (net)
                  0.03    0.00   15.06 ^ clkbuf_2_2__f_clk_i/A (sg13g2_buf_2)
     8    0.02    0.05    0.09   15.15 ^ clkbuf_2_2__f_clk_i/X (sg13g2_buf_2)
                                         clknet_2_2__leaf_clk_i (net)
                  0.05    0.00   15.15 ^ clkbuf_leaf_12_clk_i/A (sg13g2_buf_2)
     2    0.01    0.02    0.08   15.23 ^ clkbuf_leaf_12_clk_i/X (sg13g2_buf_2)
                                         clknet_leaf_12_clk_i (net)
                  0.02    0.00   15.23 ^ _25588_/A (sg13g2_and2_1)
     1    0.00    0.02    0.07   15.30 ^ _25588_/X (sg13g2_and2_1)
                                         core_clock_gate_i.clk_o (net)
                  0.02    0.00   15.30 ^ clkbuf_0_core_clock_gate_i.clk_o/A (sg13g2_buf_2)
     8    0.02    0.05    0.09   15.39 ^ clkbuf_0_core_clock_gate_i.clk_o/X (sg13g2_buf_2)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.05    0.00   15.39 ^ clkbuf_3_7__f_core_clock_gate_i.clk_o/A (sg13g2_buf_2)
    10    0.03    0.06    0.11   15.50 ^ clkbuf_3_7__f_core_clock_gate_i.clk_o/X (sg13g2_buf_2)
                                         clknet_3_7__leaf_core_clock_gate_i.clk_o (net)
                  0.06    0.00   15.50 ^ clkbuf_leaf_35_core_clock_gate_i.clk_o/A (sg13g2_buf_2)
    21    0.06    0.13    0.16   15.66 ^ clkbuf_leaf_35_core_clock_gate_i.clk_o/X (sg13g2_buf_2)
                                         clknet_leaf_35_core_clock_gate_i.clk_o (net)
                  0.13    0.01   15.67 ^ _35992_/CLK (sg13g2_dfrbp_1)
                          0.00   15.67   clock reconvergence pessimism
                         -0.13   15.54   library recovery time
                                 15.54   data required time
-----------------------------------------------------------------------------
                                 15.54   data required time
                                 -3.83   data arrival time
-----------------------------------------------------------------------------
                                 11.71   slack (MET)


Startpoint: _36590_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[30] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.00    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (sg13g2_buf_2)
     4    0.01    0.03    0.06    0.06 ^ clkbuf_0_clk_i/X (sg13g2_buf_2)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.06 ^ clkbuf_2_2__f_clk_i/A (sg13g2_buf_2)
     8    0.02    0.05    0.09    0.15 ^ clkbuf_2_2__f_clk_i/X (sg13g2_buf_2)
                                         clknet_2_2__leaf_clk_i (net)
                  0.05    0.00    0.15 ^ clkbuf_leaf_12_clk_i/A (sg13g2_buf_2)
     2    0.01    0.02    0.08    0.23 ^ clkbuf_leaf_12_clk_i/X (sg13g2_buf_2)
                                         clknet_leaf_12_clk_i (net)
                  0.02    0.00    0.23 ^ _25588_/A (sg13g2_and2_1)
     1    0.00    0.03    0.07    0.30 ^ _25588_/X (sg13g2_and2_1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.30 ^ clkbuf_0_core_clock_gate_i.clk_o/A (sg13g2_buf_2)
     8    0.02    0.05    0.09    0.39 ^ clkbuf_0_core_clock_gate_i.clk_o/X (sg13g2_buf_2)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.05    0.00    0.39 ^ clkbuf_3_0__f_core_clock_gate_i.clk_o/A (sg13g2_buf_2)
     6    0.02    0.04    0.09    0.48 ^ clkbuf_3_0__f_core_clock_gate_i.clk_o/X (sg13g2_buf_2)
                                         clknet_3_0__leaf_core_clock_gate_i.clk_o (net)
                  0.04    0.00    0.49 ^ clkbuf_leaf_2_core_clock_gate_i.clk_o/A (sg13g2_buf_2)
    23    0.07    0.14    0.16    0.65 ^ clkbuf_leaf_2_core_clock_gate_i.clk_o/X (sg13g2_buf_2)
                                         clknet_leaf_2_core_clock_gate_i.clk_o (net)
                  0.14    0.00    0.65 ^ _36590_/CLK (sg13g2_dfrbp_1)
     1    0.00    0.03    0.25    0.90 ^ _36590_/Q (sg13g2_dfrbp_1)
                                         gen_regfile_ff.register_file_i.raddr_a_i[0] (net)
                  0.03    0.00    0.90 ^ fanout2166/A (sg13g2_buf_2)
     5    0.02    0.06    0.09    0.99 ^ fanout2166/X (sg13g2_buf_2)
                                         net2166 (net)
                  0.06    0.00    0.99 ^ fanout2165/A (sg13g2_buf_2)
     7    0.03    0.06    0.11    1.10 ^ fanout2165/X (sg13g2_buf_2)
                                         net2165 (net)
                  0.06    0.00    1.11 ^ fanout2164/A (sg13g2_buf_2)
     7    0.04    0.08    0.13    1.23 ^ fanout2164/X (sg13g2_buf_2)
                                         net2164 (net)
                  0.08    0.00    1.24 ^ fanout2162/A (sg13g2_buf_2)
     8    0.03    0.07    0.13    1.37 ^ fanout2162/X (sg13g2_buf_2)
                                         net2162 (net)
                  0.07    0.00    1.37 ^ _21014_/B (sg13g2_nand2b_1)
     2    0.01    0.05    0.07    1.44 v _21014_/Y (sg13g2_nand2b_1)
                                         _13269_ (net)
                  0.05    0.00    1.44 v fanout1794/A (sg13g2_buf_2)
     8    0.02    0.05    0.10    1.54 v fanout1794/X (sg13g2_buf_2)
                                         net1794 (net)
                  0.05    0.00    1.55 v _22063_/B1 (sg13g2_a22oi_1)
     1    0.00    0.04    0.05    1.60 ^ _22063_/Y (sg13g2_a22oi_1)
                                         _14318_ (net)
                  0.04    0.00    1.60 ^ hold29/A (sg13g2_dlygate4sd3_1)
     1    0.00    0.03    0.36    1.96 ^ hold29/X (sg13g2_dlygate4sd3_1)
                                         net2628 (net)
                  0.03    0.00    1.96 ^ _22064_/D (sg13g2_nor4_1)
     1    0.00    0.03    0.03    1.99 v _22064_/Y (sg13g2_nor4_1)
                                         _14319_ (net)
                  0.03    0.00    1.99 v hold30/A (sg13g2_dlygate4sd3_1)
     1    0.00    0.04    0.37    2.36 v hold30/X (sg13g2_dlygate4sd3_1)
                                         net2629 (net)
                  0.04    0.00    2.36 v _22074_/A2 (sg13g2_a21oi_1)
     2    0.00    0.06    0.08    2.44 ^ _22074_/Y (sg13g2_a21oi_1)
                                         _14329_ (net)
                  0.06    0.00    2.44 ^ hold31/A (sg13g2_dlygate4sd3_1)
     1    0.01    0.05    0.38    2.82 ^ hold31/X (sg13g2_dlygate4sd3_1)
                                         net2630 (net)
                  0.05    0.00    2.82 ^ _22075_/B (sg13g2_nand2_2)
     3    0.01    0.04    0.05    2.88 v _22075_/Y (sg13g2_nand2_2)
                                         _14330_ (net)
                  0.04    0.00    2.88 v hold32/A (sg13g2_dlygate4sd3_1)
     3    0.01    0.05    0.40    3.28 v hold32/X (sg13g2_dlygate4sd3_1)
                                         net2631 (net)
                  0.05    0.00    3.28 v _22076_/A1 (sg13g2_mux2_1)
     1    0.00    0.04    0.12    3.39 v _22076_/X (sg13g2_mux2_1)
                                         _14331_ (net)
                  0.04    0.00    3.39 v _22080_/A2 (sg13g2_o21ai_1)
     8    0.02    0.27    0.23    3.62 ^ _22080_/Y (sg13g2_o21ai_1)
                                         _14335_ (net)
                  0.27    0.01    3.63 ^ _22342_/A2 (sg13g2_a21oi_1)
     1    0.00    0.07    0.12    3.75 v _22342_/Y (sg13g2_a21oi_1)
                                         _14597_ (net)
                  0.07    0.00    3.75 v _22343_/B2 (sg13g2_a22oi_1)
     2    0.01    0.07    0.07    3.82 ^ _22343_/Y (sg13g2_a22oi_1)
                                         _14598_ (net)
                  0.07    0.00    3.82 ^ _22344_/B2 (sg13g2_a22oi_1)
     2    0.01    0.06    0.07    3.89 v _22344_/Y (sg13g2_a22oi_1)
                                         _14599_ (net)
                  0.06    0.00    3.89 v _22345_/C (sg13g2_or3_1)
     2    0.01    0.04    0.14    4.04 v _22345_/X (sg13g2_or3_1)
                                         _14600_ (net)
                  0.04    0.00    4.04 v _22460_/A (sg13g2_nand3_1)
     2    0.01    0.06    0.06    4.09 ^ _22460_/Y (sg13g2_nand3_1)
                                         _14715_ (net)
                  0.06    0.00    4.09 ^ _22652_/B (sg13g2_nand4_1)
     1    0.00    0.09    0.10    4.19 v _22652_/Y (sg13g2_nand4_1)
                                         _14907_ (net)
                  0.09    0.00    4.19 v _22659_/C (sg13g2_nand4_1)
     3    0.01    0.07    0.09    4.28 ^ _22659_/Y (sg13g2_nand4_1)
                                         _14914_ (net)
                  0.07    0.00    4.28 ^ _22664_/A2 (sg13g2_a21o_1)
     4    0.01    0.07    0.15    4.43 ^ _22664_/X (sg13g2_a21o_1)
                                         _14919_ (net)
                  0.07    0.00    4.43 ^ _22772_/A1 (sg13g2_a21o_1)
     4    0.01    0.07    0.14    4.57 ^ _22772_/X (sg13g2_a21o_1)
                                         _15026_ (net)
                  0.07    0.00    4.57 ^ _23154_/B2 (sg13g2_a221oi_1)
     4    0.02    0.14    0.13    4.71 v _23154_/Y (sg13g2_a221oi_1)
                                         _15406_ (net)
                  0.14    0.00    4.71 v _23515_/A1 (sg13g2_o21ai_1)
     3    0.01    0.15    0.18    4.89 ^ _23515_/Y (sg13g2_o21ai_1)
                                         _15763_ (net)
                  0.15    0.00    4.89 ^ _23725_/A (sg13g2_and2_1)
     2    0.01    0.05    0.13    5.02 ^ _23725_/X (sg13g2_and2_1)
                                         _15971_ (net)
                  0.05    0.00    5.02 ^ _23928_/A1 (sg13g2_a21oi_2)
     4    0.01    0.06    0.07    5.10 v _23928_/Y (sg13g2_a21oi_2)
                                         _16172_ (net)
                  0.06    0.00    5.10 v _24111_/A1 (sg13g2_a21oi_1)
     2    0.01    0.10    0.11    5.21 ^ _24111_/Y (sg13g2_a21oi_1)
                                         _16353_ (net)
                  0.10    0.00    5.21 ^ _24302_/A (sg13g2_inv_1)
     1    0.00    0.03    0.05    5.25 v _24302_/Y (sg13g2_inv_1)
                                         _16543_ (net)
                  0.03    0.00    5.25 v _24303_/A1 (sg13g2_a21oi_1)
     1    0.01    0.07    0.08    5.33 ^ _24303_/Y (sg13g2_a21oi_1)
                                         _16544_ (net)
                  0.07    0.00    5.33 ^ _24304_/B (sg13g2_xor2_1)
     2    0.01    0.07    0.12    5.45 ^ _24304_/X (sg13g2_xor2_1)
                                         net176 (net)
                  0.07    0.00    5.45 ^ fanout448/A (sg13g2_buf_2)
     8    0.02    0.06    0.11    5.56 ^ fanout448/X (sg13g2_buf_2)
                                         net448 (net)
                  0.06    0.01    5.56 ^ _25428_/A1 (sg13g2_a22oi_1)
     2    0.01    0.07    0.09    5.65 v _25428_/Y (sg13g2_a22oi_1)
                                         _03179_ (net)
                  0.07    0.00    5.65 v _25429_/A (sg13g2_inv_1)
     2    0.01    0.04    0.05    5.70 ^ _25429_/Y (sg13g2_inv_1)
                                         _03180_ (net)
                  0.04    0.00    5.70 ^ _25430_/B1 (sg13g2_o21ai_1)
     3    0.01    0.09    0.09    5.79 v _25430_/Y (sg13g2_o21ai_1)
                                         _03181_ (net)
                  0.09    0.00    5.80 v _25433_/A2 (sg13g2_o21ai_1)
     2    0.00    0.07    0.10    5.89 ^ _25433_/Y (sg13g2_o21ai_1)
                                         net246 (net)
                  0.07    0.00    5.89 ^ output246/A (sg13g2_buf_1)
     1    0.00    0.01    0.07    5.96 ^ output246/X (sg13g2_buf_1)
                                         instr_addr_o[30] (net)
                  0.01    0.00    5.96 ^ instr_addr_o[30] (out)
                                  5.96   data arrival time

                         15.00   15.00   clock core_clock (rise edge)
                          0.00   15.00   clock network delay (propagated)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -5.96   data arrival time
-----------------------------------------------------------------------------
                                  6.04   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _35992_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 ^ input external delay
     1    0.00    0.00    0.00    3.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    3.00 ^ input148/A (sg13g2_buf_2)
     3    0.01    0.03    0.06    3.06 ^ input148/X (sg13g2_buf_2)
                                         net148 (net)
                  0.03    0.00    3.06 ^ fanout2599/A (sg13g2_buf_2)
     4    0.01    0.03    0.07    3.13 ^ fanout2599/X (sg13g2_buf_2)
                                         net2599 (net)
                  0.03    0.00    3.13 ^ fanout2598/A (sg13g2_buf_2)
     6    0.02    0.04    0.08    3.21 ^ fanout2598/X (sg13g2_buf_2)
                                         net2598 (net)
                  0.04    0.00    3.21 ^ fanout2597/A (sg13g2_buf_1)
     4    0.01    0.06    0.09    3.30 ^ fanout2597/X (sg13g2_buf_1)
                                         net2597 (net)
                  0.06    0.00    3.30 ^ fanout2592/A (sg13g2_buf_1)
     4    0.02    0.08    0.11    3.42 ^ fanout2592/X (sg13g2_buf_1)
                                         net2592 (net)
                  0.08    0.00    3.42 ^ fanout2591/A (sg13g2_buf_4)
     8    0.05    0.06    0.13    3.55 ^ fanout2591/X (sg13g2_buf_4)
                                         net2591 (net)
                  0.06    0.00    3.55 ^ fanout2590/A (sg13g2_buf_2)
     6    0.04    0.08    0.13    3.68 ^ fanout2590/X (sg13g2_buf_2)
                                         net2590 (net)
                  0.08    0.00    3.68 ^ fanout2589/A (sg13g2_buf_4)
     8    0.05    0.07    0.14    3.82 ^ fanout2589/X (sg13g2_buf_4)
                                         net2589 (net)
                  0.07    0.00    3.83 ^ _35992_/RESET_B (sg13g2_dfrbp_1)
                                  3.83   data arrival time

                         15.00   15.00   clock core_clock (rise edge)
                          0.00   15.00   clock source latency
     1    0.00    0.00    0.00   15.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00   15.00 ^ clkbuf_0_clk_i/A (sg13g2_buf_2)
     4    0.01    0.03    0.06   15.06 ^ clkbuf_0_clk_i/X (sg13g2_buf_2)
                                         clknet_0_clk_i (net)
                  0.03    0.00   15.06 ^ clkbuf_2_2__f_clk_i/A (sg13g2_buf_2)
     8    0.02    0.05    0.09   15.15 ^ clkbuf_2_2__f_clk_i/X (sg13g2_buf_2)
                                         clknet_2_2__leaf_clk_i (net)
                  0.05    0.00   15.15 ^ clkbuf_leaf_12_clk_i/A (sg13g2_buf_2)
     2    0.01    0.02    0.08   15.23 ^ clkbuf_leaf_12_clk_i/X (sg13g2_buf_2)
                                         clknet_leaf_12_clk_i (net)
                  0.02    0.00   15.23 ^ _25588_/A (sg13g2_and2_1)
     1    0.00    0.02    0.07   15.30 ^ _25588_/X (sg13g2_and2_1)
                                         core_clock_gate_i.clk_o (net)
                  0.02    0.00   15.30 ^ clkbuf_0_core_clock_gate_i.clk_o/A (sg13g2_buf_2)
     8    0.02    0.05    0.09   15.39 ^ clkbuf_0_core_clock_gate_i.clk_o/X (sg13g2_buf_2)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.05    0.00   15.39 ^ clkbuf_3_7__f_core_clock_gate_i.clk_o/A (sg13g2_buf_2)
    10    0.03    0.06    0.11   15.50 ^ clkbuf_3_7__f_core_clock_gate_i.clk_o/X (sg13g2_buf_2)
                                         clknet_3_7__leaf_core_clock_gate_i.clk_o (net)
                  0.06    0.00   15.50 ^ clkbuf_leaf_35_core_clock_gate_i.clk_o/A (sg13g2_buf_2)
    21    0.06    0.13    0.16   15.66 ^ clkbuf_leaf_35_core_clock_gate_i.clk_o/X (sg13g2_buf_2)
                                         clknet_leaf_35_core_clock_gate_i.clk_o (net)
                  0.13    0.01   15.67 ^ _35992_/CLK (sg13g2_dfrbp_1)
                          0.00   15.67   clock reconvergence pessimism
                         -0.13   15.54   library recovery time
                                 15.54   data required time
-----------------------------------------------------------------------------
                                 15.54   data required time
                                 -3.83   data arrival time
-----------------------------------------------------------------------------
                                 11.71   slack (MET)


Startpoint: _36590_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[30] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.00    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (sg13g2_buf_2)
     4    0.01    0.03    0.06    0.06 ^ clkbuf_0_clk_i/X (sg13g2_buf_2)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.06 ^ clkbuf_2_2__f_clk_i/A (sg13g2_buf_2)
     8    0.02    0.05    0.09    0.15 ^ clkbuf_2_2__f_clk_i/X (sg13g2_buf_2)
                                         clknet_2_2__leaf_clk_i (net)
                  0.05    0.00    0.15 ^ clkbuf_leaf_12_clk_i/A (sg13g2_buf_2)
     2    0.01    0.02    0.08    0.23 ^ clkbuf_leaf_12_clk_i/X (sg13g2_buf_2)
                                         clknet_leaf_12_clk_i (net)
                  0.02    0.00    0.23 ^ _25588_/A (sg13g2_and2_1)
     1    0.00    0.03    0.07    0.30 ^ _25588_/X (sg13g2_and2_1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.30 ^ clkbuf_0_core_clock_gate_i.clk_o/A (sg13g2_buf_2)
     8    0.02    0.05    0.09    0.39 ^ clkbuf_0_core_clock_gate_i.clk_o/X (sg13g2_buf_2)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.05    0.00    0.39 ^ clkbuf_3_0__f_core_clock_gate_i.clk_o/A (sg13g2_buf_2)
     6    0.02    0.04    0.09    0.48 ^ clkbuf_3_0__f_core_clock_gate_i.clk_o/X (sg13g2_buf_2)
                                         clknet_3_0__leaf_core_clock_gate_i.clk_o (net)
                  0.04    0.00    0.49 ^ clkbuf_leaf_2_core_clock_gate_i.clk_o/A (sg13g2_buf_2)
    23    0.07    0.14    0.16    0.65 ^ clkbuf_leaf_2_core_clock_gate_i.clk_o/X (sg13g2_buf_2)
                                         clknet_leaf_2_core_clock_gate_i.clk_o (net)
                  0.14    0.00    0.65 ^ _36590_/CLK (sg13g2_dfrbp_1)
     1    0.00    0.03    0.25    0.90 ^ _36590_/Q (sg13g2_dfrbp_1)
                                         gen_regfile_ff.register_file_i.raddr_a_i[0] (net)
                  0.03    0.00    0.90 ^ fanout2166/A (sg13g2_buf_2)
     5    0.02    0.06    0.09    0.99 ^ fanout2166/X (sg13g2_buf_2)
                                         net2166 (net)
                  0.06    0.00    0.99 ^ fanout2165/A (sg13g2_buf_2)
     7    0.03    0.06    0.11    1.10 ^ fanout2165/X (sg13g2_buf_2)
                                         net2165 (net)
                  0.06    0.00    1.11 ^ fanout2164/A (sg13g2_buf_2)
     7    0.04    0.08    0.13    1.23 ^ fanout2164/X (sg13g2_buf_2)
                                         net2164 (net)
                  0.08    0.00    1.24 ^ fanout2162/A (sg13g2_buf_2)
     8    0.03    0.07    0.13    1.37 ^ fanout2162/X (sg13g2_buf_2)
                                         net2162 (net)
                  0.07    0.00    1.37 ^ _21014_/B (sg13g2_nand2b_1)
     2    0.01    0.05    0.07    1.44 v _21014_/Y (sg13g2_nand2b_1)
                                         _13269_ (net)
                  0.05    0.00    1.44 v fanout1794/A (sg13g2_buf_2)
     8    0.02    0.05    0.10    1.54 v fanout1794/X (sg13g2_buf_2)
                                         net1794 (net)
                  0.05    0.00    1.55 v _22063_/B1 (sg13g2_a22oi_1)
     1    0.00    0.04    0.05    1.60 ^ _22063_/Y (sg13g2_a22oi_1)
                                         _14318_ (net)
                  0.04    0.00    1.60 ^ hold29/A (sg13g2_dlygate4sd3_1)
     1    0.00    0.03    0.36    1.96 ^ hold29/X (sg13g2_dlygate4sd3_1)
                                         net2628 (net)
                  0.03    0.00    1.96 ^ _22064_/D (sg13g2_nor4_1)
     1    0.00    0.03    0.03    1.99 v _22064_/Y (sg13g2_nor4_1)
                                         _14319_ (net)
                  0.03    0.00    1.99 v hold30/A (sg13g2_dlygate4sd3_1)
     1    0.00    0.04    0.37    2.36 v hold30/X (sg13g2_dlygate4sd3_1)
                                         net2629 (net)
                  0.04    0.00    2.36 v _22074_/A2 (sg13g2_a21oi_1)
     2    0.00    0.06    0.08    2.44 ^ _22074_/Y (sg13g2_a21oi_1)
                                         _14329_ (net)
                  0.06    0.00    2.44 ^ hold31/A (sg13g2_dlygate4sd3_1)
     1    0.01    0.05    0.38    2.82 ^ hold31/X (sg13g2_dlygate4sd3_1)
                                         net2630 (net)
                  0.05    0.00    2.82 ^ _22075_/B (sg13g2_nand2_2)
     3    0.01    0.04    0.05    2.88 v _22075_/Y (sg13g2_nand2_2)
                                         _14330_ (net)
                  0.04    0.00    2.88 v hold32/A (sg13g2_dlygate4sd3_1)
     3    0.01    0.05    0.40    3.28 v hold32/X (sg13g2_dlygate4sd3_1)
                                         net2631 (net)
                  0.05    0.00    3.28 v _22076_/A1 (sg13g2_mux2_1)
     1    0.00    0.04    0.12    3.39 v _22076_/X (sg13g2_mux2_1)
                                         _14331_ (net)
                  0.04    0.00    3.39 v _22080_/A2 (sg13g2_o21ai_1)
     8    0.02    0.27    0.23    3.62 ^ _22080_/Y (sg13g2_o21ai_1)
                                         _14335_ (net)
                  0.27    0.01    3.63 ^ _22342_/A2 (sg13g2_a21oi_1)
     1    0.00    0.07    0.12    3.75 v _22342_/Y (sg13g2_a21oi_1)
                                         _14597_ (net)
                  0.07    0.00    3.75 v _22343_/B2 (sg13g2_a22oi_1)
     2    0.01    0.07    0.07    3.82 ^ _22343_/Y (sg13g2_a22oi_1)
                                         _14598_ (net)
                  0.07    0.00    3.82 ^ _22344_/B2 (sg13g2_a22oi_1)
     2    0.01    0.06    0.07    3.89 v _22344_/Y (sg13g2_a22oi_1)
                                         _14599_ (net)
                  0.06    0.00    3.89 v _22345_/C (sg13g2_or3_1)
     2    0.01    0.04    0.14    4.04 v _22345_/X (sg13g2_or3_1)
                                         _14600_ (net)
                  0.04    0.00    4.04 v _22460_/A (sg13g2_nand3_1)
     2    0.01    0.06    0.06    4.09 ^ _22460_/Y (sg13g2_nand3_1)
                                         _14715_ (net)
                  0.06    0.00    4.09 ^ _22652_/B (sg13g2_nand4_1)
     1    0.00    0.09    0.10    4.19 v _22652_/Y (sg13g2_nand4_1)
                                         _14907_ (net)
                  0.09    0.00    4.19 v _22659_/C (sg13g2_nand4_1)
     3    0.01    0.07    0.09    4.28 ^ _22659_/Y (sg13g2_nand4_1)
                                         _14914_ (net)
                  0.07    0.00    4.28 ^ _22664_/A2 (sg13g2_a21o_1)
     4    0.01    0.07    0.15    4.43 ^ _22664_/X (sg13g2_a21o_1)
                                         _14919_ (net)
                  0.07    0.00    4.43 ^ _22772_/A1 (sg13g2_a21o_1)
     4    0.01    0.07    0.14    4.57 ^ _22772_/X (sg13g2_a21o_1)
                                         _15026_ (net)
                  0.07    0.00    4.57 ^ _23154_/B2 (sg13g2_a221oi_1)
     4    0.02    0.14    0.13    4.71 v _23154_/Y (sg13g2_a221oi_1)
                                         _15406_ (net)
                  0.14    0.00    4.71 v _23515_/A1 (sg13g2_o21ai_1)
     3    0.01    0.15    0.18    4.89 ^ _23515_/Y (sg13g2_o21ai_1)
                                         _15763_ (net)
                  0.15    0.00    4.89 ^ _23725_/A (sg13g2_and2_1)
     2    0.01    0.05    0.13    5.02 ^ _23725_/X (sg13g2_and2_1)
                                         _15971_ (net)
                  0.05    0.00    5.02 ^ _23928_/A1 (sg13g2_a21oi_2)
     4    0.01    0.06    0.07    5.10 v _23928_/Y (sg13g2_a21oi_2)
                                         _16172_ (net)
                  0.06    0.00    5.10 v _24111_/A1 (sg13g2_a21oi_1)
     2    0.01    0.10    0.11    5.21 ^ _24111_/Y (sg13g2_a21oi_1)
                                         _16353_ (net)
                  0.10    0.00    5.21 ^ _24302_/A (sg13g2_inv_1)
     1    0.00    0.03    0.05    5.25 v _24302_/Y (sg13g2_inv_1)
                                         _16543_ (net)
                  0.03    0.00    5.25 v _24303_/A1 (sg13g2_a21oi_1)
     1    0.01    0.07    0.08    5.33 ^ _24303_/Y (sg13g2_a21oi_1)
                                         _16544_ (net)
                  0.07    0.00    5.33 ^ _24304_/B (sg13g2_xor2_1)
     2    0.01    0.07    0.12    5.45 ^ _24304_/X (sg13g2_xor2_1)
                                         net176 (net)
                  0.07    0.00    5.45 ^ fanout448/A (sg13g2_buf_2)
     8    0.02    0.06    0.11    5.56 ^ fanout448/X (sg13g2_buf_2)
                                         net448 (net)
                  0.06    0.01    5.56 ^ _25428_/A1 (sg13g2_a22oi_1)
     2    0.01    0.07    0.09    5.65 v _25428_/Y (sg13g2_a22oi_1)
                                         _03179_ (net)
                  0.07    0.00    5.65 v _25429_/A (sg13g2_inv_1)
     2    0.01    0.04    0.05    5.70 ^ _25429_/Y (sg13g2_inv_1)
                                         _03180_ (net)
                  0.04    0.00    5.70 ^ _25430_/B1 (sg13g2_o21ai_1)
     3    0.01    0.09    0.09    5.79 v _25430_/Y (sg13g2_o21ai_1)
                                         _03181_ (net)
                  0.09    0.00    5.80 v _25433_/A2 (sg13g2_o21ai_1)
     2    0.00    0.07    0.10    5.89 ^ _25433_/Y (sg13g2_o21ai_1)
                                         net246 (net)
                  0.07    0.00    5.89 ^ output246/A (sg13g2_buf_1)
     1    0.00    0.01    0.07    5.96 ^ output246/X (sg13g2_buf_1)
                                         instr_addr_o[30] (net)
                  0.01    0.00    5.96 ^ instr_addr_o[30] (out)
                                  5.96   data arrival time

                         15.00   15.00   clock core_clock (rise edge)
                          0.00   15.00   clock network delay (propagated)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -5.96   data arrival time
-----------------------------------------------------------------------------
                                  6.04   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_leaf_37_core_clock_gate_i.clk_o/X      8     30    -22 (VIOLATED)
clkbuf_leaf_4_core_clock_gate_i.clk_o/X      8     30    -22 (VIOLATED)
clkbuf_level_3_1_1039_clk_i/X             8     30    -22 (VIOLATED)
clkbuf_level_3_1_1143_clk_i/X             8     30    -22 (VIOLATED)
clkbuf_level_3_1_13_clk_i/X               8     30    -22 (VIOLATED)
clkbuf_level_3_1_1455_clk_i/X             8     30    -22 (VIOLATED)
clkbuf_level_3_1_1559_clk_i/X             8     30    -22 (VIOLATED)
clkbuf_level_3_1_2287_clk_i/X             8     30    -22 (VIOLATED)
clkbuf_level_3_1_27107_clk_i/X            8     30    -22 (VIOLATED)
clkbuf_level_3_1_27_clk_i/X               8     30    -22 (VIOLATED)
clkbuf_level_3_1_29115_clk_i/X            8     30    -22 (VIOLATED)
clkbuf_level_3_1_30119_clk_i/X            8     30    -22 (VIOLATED)
clkbuf_level_3_1_31123_clk_i/X            8     30    -22 (VIOLATED)
clkbuf_level_3_1_311_clk_i/X              8     30    -22 (VIOLATED)
clkbuf_level_3_1_32127_clk_i/X            8     30    -22 (VIOLATED)
clkbuf_level_3_1_33131_clk_i/X            8     30    -22 (VIOLATED)
clkbuf_level_3_1_34135_clk_i/X            8     30    -22 (VIOLATED)
clkbuf_level_3_1_35139_clk_i/X            8     30    -22 (VIOLATED)
clkbuf_level_3_1_36143_clk_i/X            8     30    -22 (VIOLATED)
clkbuf_level_3_1_37147_clk_i/X            8     30    -22 (VIOLATED)
clkbuf_level_3_1_38151_clk_i/X            8     30    -22 (VIOLATED)
clkbuf_level_3_1_415_clk_i/X              8     30    -22 (VIOLATED)
clkbuf_level_3_1_519_clk_i/X              8     30    -22 (VIOLATED)
clkbuf_level_3_1_623_clk_i/X              8     30    -22 (VIOLATED)
clkbuf_level_3_1_935_clk_i/X              8     30    -22 (VIOLATED)
clkbuf_leaf_20_core_clock_gate_i.clk_o/X      8     29    -21 (VIOLATED)
clkbuf_level_3_1_1663_clk_i/X             8     29    -21 (VIOLATED)
clkbuf_leaf_21_core_clock_gate_i.clk_o/X      8     28    -20 (VIOLATED)
clkbuf_leaf_6_core_clock_gate_i.clk_o/X      8     28    -20 (VIOLATED)
clkbuf_level_3_1_2495_clk_i/X             8     28    -20 (VIOLATED)
clkbuf_level_3_1_727_clk_i/X              8     28    -20 (VIOLATED)
clkbuf_level_3_1_2183_clk_i/X             8     26    -18 (VIOLATED)
clkbuf_level_3_1_2391_clk_i/X             8     25    -17 (VIOLATED)
clkbuf_leaf_51_core_clock_gate_i.clk_o/X      8     24    -16 (VIOLATED)
clkbuf_level_3_1_1767_clk_i/X             8     24    -16 (VIOLATED)
clkbuf_level_3_1_26103_clk_i/X            8     24    -16 (VIOLATED)
clkbuf_leaf_2_core_clock_gate_i.clk_o/X      8     23    -15 (VIOLATED)
clkbuf_level_3_1_831_clk_i/X              8     23    -15 (VIOLATED)
clkbuf_leaf_10_core_clock_gate_i.clk_o/X      8     22    -14 (VIOLATED)
clkbuf_leaf_25_core_clock_gate_i.clk_o/X      8     22    -14 (VIOLATED)
clkbuf_leaf_29_core_clock_gate_i.clk_o/X      8     22    -14 (VIOLATED)
clkbuf_leaf_33_core_clock_gate_i.clk_o/X      8     22    -14 (VIOLATED)
clkbuf_leaf_35_core_clock_gate_i.clk_o/X      8     21    -13 (VIOLATED)
clkbuf_leaf_38_core_clock_gate_i.clk_o/X      8     21    -13 (VIOLATED)
clkbuf_level_3_1_2599_clk_i/X             8     21    -13 (VIOLATED)
clkbuf_level_3_1_28111_clk_i/X            8     21    -13 (VIOLATED)
clkbuf_leaf_34_core_clock_gate_i.clk_o/X      8     20    -12 (VIOLATED)
clkbuf_level_3_1_1351_clk_i/X             8     20    -12 (VIOLATED)
clkbuf_leaf_30_core_clock_gate_i.clk_o/X      8     19    -11 (VIOLATED)
clkbuf_leaf_31_core_clock_gate_i.clk_o/X      8     19    -11 (VIOLATED)
clkbuf_leaf_12_core_clock_gate_i.clk_o/X      8     18    -10 (VIOLATED)
clkbuf_leaf_18_core_clock_gate_i.clk_o/X      8     18    -10 (VIOLATED)
clkbuf_leaf_45_core_clock_gate_i.clk_o/X      8     18    -10 (VIOLATED)
clkbuf_level_3_1_1247_clk_i/X             8     18    -10 (VIOLATED)
clkbuf_leaf_26_core_clock_gate_i.clk_o/X      8     17     -9 (VIOLATED)
clkbuf_leaf_27_core_clock_gate_i.clk_o/X      8     17     -9 (VIOLATED)
clkbuf_leaf_40_core_clock_gate_i.clk_o/X      8     17     -9 (VIOLATED)
clkbuf_leaf_48_core_clock_gate_i.clk_o/X      8     17     -9 (VIOLATED)
clkbuf_leaf_11_core_clock_gate_i.clk_o/X      8     16     -8 (VIOLATED)
clkbuf_leaf_23_core_clock_gate_i.clk_o/X      8     16     -8 (VIOLATED)
clkbuf_leaf_53_core_clock_gate_i.clk_o/X      8     16     -8 (VIOLATED)
clkbuf_leaf_9_core_clock_gate_i.clk_o/X      8     16     -8 (VIOLATED)
clkbuf_leaf_15_core_clock_gate_i.clk_o/X      8     15     -7 (VIOLATED)
clkbuf_leaf_22_core_clock_gate_i.clk_o/X      8     15     -7 (VIOLATED)
clkbuf_leaf_28_core_clock_gate_i.clk_o/X      8     15     -7 (VIOLATED)
clkbuf_leaf_36_core_clock_gate_i.clk_o/X      8     15     -7 (VIOLATED)
clkbuf_leaf_50_core_clock_gate_i.clk_o/X      8     15     -7 (VIOLATED)
clkbuf_leaf_32_core_clock_gate_i.clk_o/X      8     14     -6 (VIOLATED)
clkbuf_leaf_41_core_clock_gate_i.clk_o/X      8     14     -6 (VIOLATED)
clkbuf_leaf_58_core_clock_gate_i.clk_o/X      8     14     -6 (VIOLATED)
clkbuf_leaf_39_core_clock_gate_i.clk_o/X      8     13     -5 (VIOLATED)
clkbuf_leaf_46_core_clock_gate_i.clk_o/X      8     13     -5 (VIOLATED)
clkbuf_leaf_52_core_clock_gate_i.clk_o/X      8     13     -5 (VIOLATED)
clkbuf_2_1__f_clk_i/X                     8     12     -4 (VIOLATED)
clkbuf_leaf_13_core_clock_gate_i.clk_o/X      8     12     -4 (VIOLATED)
clkbuf_leaf_16_core_clock_gate_i.clk_o/X      8     12     -4 (VIOLATED)
clkbuf_leaf_17_core_clock_gate_i.clk_o/X      8     12     -4 (VIOLATED)
clkbuf_leaf_49_core_clock_gate_i.clk_o/X      8     12     -4 (VIOLATED)
clkbuf_leaf_0_core_clock_gate_i.clk_o/X      8     11     -3 (VIOLATED)
clkbuf_leaf_14_core_clock_gate_i.clk_o/X      8     11     -3 (VIOLATED)
clkbuf_leaf_19_core_clock_gate_i.clk_o/X      8     11     -3 (VIOLATED)
clkbuf_leaf_24_core_clock_gate_i.clk_o/X      8     11     -3 (VIOLATED)
clkbuf_leaf_47_core_clock_gate_i.clk_o/X      8     11     -3 (VIOLATED)
clkbuf_leaf_57_core_clock_gate_i.clk_o/X      8     11     -3 (VIOLATED)
clkbuf_leaf_59_core_clock_gate_i.clk_o/X      8     11     -3 (VIOLATED)
clkbuf_leaf_5_core_clock_gate_i.clk_o/X      8     11     -3 (VIOLATED)
clkbuf_level_3_1_2079_clk_i/X             8     11     -3 (VIOLATED)
clkbuf_2_0__f_clk_i/X                     8     10     -2 (VIOLATED)
clkbuf_3_6__f_core_clock_gate_i.clk_o/X      8     10     -2 (VIOLATED)
clkbuf_3_7__f_core_clock_gate_i.clk_o/X      8     10     -2 (VIOLATED)
clkbuf_leaf_55_core_clock_gate_i.clk_o/X      8     10     -2 (VIOLATED)
clkbuf_leaf_42_core_clock_gate_i.clk_o/X      8      9        (VIOLATED)
clkbuf_leaf_54_core_clock_gate_i.clk_o/X      8      9        (VIOLATED)
clkbuf_leaf_56_core_clock_gate_i.clk_o/X      8      9        (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.1637697219848633

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8630

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
-22.0

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
finish max_fanout_check_slack_limit
--------------------------------------------------------------------------
-2.7500

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.2645825445652008

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8819

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 94

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
5.9638

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
6.0362

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
101.213991

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.06e-02   7.84e-04   1.04e-06   1.14e-02  16.4%
Combinational          3.23e-02   2.59e-02   2.51e-06   5.83e-02  83.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.29e-02   2.67e-02   3.55e-06   6.97e-02 100.0%
                          61.7%      38.3%       0.0%

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 586414 u^2 100% utilization.

[WARNING GUI-0076] Could not find the Qt platform plugin "wayland" in ""
Elapsed time: 0:20.75[h:]min:sec. CPU time: user 20.56 sys 0.18 (99%). Peak memory: 484840KB.
