{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693472716775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693472716779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 31 17:05:16 2023 " "Processing started: Thu Aug 31 17:05:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693472716779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693472716779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mb_rtu -c mb_rtu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mb_rtu -c mb_rtu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693472716779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693472717010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693472717010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/11_modbus_rtu/rtl/crc16_d8.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/11_modbus_rtu/rtl/crc16_d8.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc16_d8 " "Found entity 1: crc16_d8" {  } { { "../rtl/crc16_d8.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/crc16_d8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693472723602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693472723602 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mb_rtu.v(234) " "Verilog HDL information at mb_rtu.v(234): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 234 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1693472723604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/11_modbus_rtu/rtl/mb_rtu.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mb_rtu " "Found entity 1: mb_rtu" {  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693472723604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693472723604 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.v(54) " "Verilog HDL information at uart_rx.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart_rx.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/uart_rx.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1693472723605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/11_modbus_rtu/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/11_modbus_rtu/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693472723606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693472723606 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx.v(38) " "Verilog HDL information at uart_tx.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart_tx.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/uart_tx.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1693472723607 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx.v(78) " "Verilog HDL information at uart_tx.v(78): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart_tx.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/uart_tx.v" 78 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1693472723607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/11_modbus_rtu/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/11_modbus_rtu/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693472723608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693472723608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ex_data.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ex_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_data " "Found entity 1: ex_data" {  } { { "ip/ex_data.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/prj/ip/ex_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693472723609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693472723609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/11_modbus_rtu/testbench/mb_rtu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/11_modbus_rtu/testbench/mb_rtu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mb_rtu_tb " "Found entity 1: mb_rtu_tb" {  } { { "../testbench/mb_rtu_tb.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/testbench/mb_rtu_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693472723610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693472723610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx_data TX_DATA mb_rtu_tx.v(10) " "Verilog HDL Declaration information at mb_rtu_tx.v(10): object \"tx_data\" differs only in case from object \"TX_DATA\" in the same scope" {  } { { "../rtl/mb_rtu_tx.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu_tx.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1693472723612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/11_modbus_rtu/rtl/mb_rtu_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/11_modbus_rtu/rtl/mb_rtu_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 mb_rtu_tx " "Found entity 1: mb_rtu_tx" {  } { { "../rtl/mb_rtu_tx.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693472723612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693472723612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en mb_rtu_tb.v(26) " "Verilog HDL Implicit Net warning at mb_rtu_tb.v(26): created implicit net for \"rd_en\"" {  } { { "../testbench/mb_rtu_tb.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/testbench/mb_rtu_tb.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693472723612 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "crc_state_dly2 mb_rtu_tx.v(40) " "Verilog HDL error at mb_rtu_tx.v(40): object \"crc_state_dly2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../rtl/mb_rtu_tx.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu_tx.v" 40 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1693472723614 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cnt_crc_dly2 mb_rtu_tx.v(41) " "Verilog HDL error at mb_rtu_tx.v(41): object \"cnt_crc_dly2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../rtl/mb_rtu_tx.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu_tx.v" 41 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1693472723614 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "crc_result mb_rtu_tx.v(42) " "Verilog HDL error at mb_rtu_tx.v(42): object \"crc_result\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../rtl/mb_rtu_tx.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu_tx.v" 42 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1693472723614 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "crc_result mb_rtu_tx.v(43) " "Verilog HDL error at mb_rtu_tx.v(43): object \"crc_result\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../rtl/mb_rtu_tx.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu_tx.v" 43 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1693472723614 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/FPGA/cyclone source/11_modbus_rtu/prj/output_files/mb_rtu.map.smsg " "Generated suppressed messages file H:/FPGA/cyclone source/11_modbus_rtu/prj/output_files/mb_rtu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693472723626 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693472723653 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 31 17:05:23 2023 " "Processing ended: Thu Aug 31 17:05:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693472723653 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693472723653 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693472723653 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693472723653 ""}
