-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version"

-- DATE "02/03/2017 15:13:49"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	DrumAnywhere_1_0 IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	KEY : IN std_logic_vector(0 DOWNTO 0);
	SW : IN std_logic_vector(0 DOWNTO 0);
	CLOCK_50 : IN std_logic;
	LEDG : OUT WORK.DE2_CONSTANTS.de2_led_green;
	LCD_BLON : OUT std_logic;
	LCD_ON : OUT std_logic;
	LCD_DATA : INOUT WORK.DE2_CONSTANTS.de2_lcd_data_bus;
	LCD_RS : OUT std_logic;
	LCD_EN : OUT std_logic;
	LCD_RW : OUT std_logic;
	DRAM_ADDR : OUT WORK.DE2_CONSTANTS.de2_sdram_addr_bus;
	DRAM_BA_0 : OUT std_logic;
	DRAM_BA_1 : OUT std_logic;
	DRAM_CAS_N : OUT std_logic;
	DRAM_CKE : OUT std_logic;
	DRAM_CLK : OUT std_logic;
	DRAM_CS_N : OUT std_logic;
	DRAM_DQ : INOUT WORK.DE2_CONSTANTS.de2_sdram_data_bus;
	DRAM_LDQM : OUT std_logic;
	DRAM_UDQM : OUT std_logic;
	DRAM_RAS_N : OUT std_logic;
	DRAM_WE_N : OUT std_logic;
	SRAM_ADDR : OUT WORK.DE2_CONSTANTS.de2_sram_addr_bus;
	SRAM_DQ : INOUT WORK.DE2_CONSTANTS.de2_sram_data_bus;
	SRAM_WE_N : OUT std_logic;
	SRAM_OE_N : OUT std_logic;
	SRAM_UB_N : OUT std_logic;
	SRAM_LB_N : OUT std_logic;
	SRAM_CE_N : OUT std_logic
	);
END DrumAnywhere_1_0;

-- Design Ports Information
-- LCD_DATA[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[1]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[2]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[3]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[4]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[5]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[6]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[7]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[0]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[1]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[2]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[4]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[5]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[6]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[7]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[8]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[9]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[11]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[12]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[13]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[14]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[15]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[0]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[1]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[2]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[3]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[4]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[5]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[7]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[8]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[9]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[10]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[11]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[12]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[13]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[14]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[15]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_BLON	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_ON	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_RS	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_EN	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_RW	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[0]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[1]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[2]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[3]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[4]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[5]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[6]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[7]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[8]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[9]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[10]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[11]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_BA_0	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_BA_1	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_CAS_N	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_CLK	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_CS_N	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_LDQM	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_UDQM	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_RAS_N	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_WE_N	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[0]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[2]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[3]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[4]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[5]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[6]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[7]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[8]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[9]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[10]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[11]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[12]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[13]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[14]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[15]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[16]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[17]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_WE_N	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_OE_N	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_UB_N	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_LB_N	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_CE_N	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


ARCHITECTURE structure OF DrumAnywhere_1_0 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_KEY : std_logic_vector(0 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(0 DOWNTO 0);
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_LEDG : WORK.DE2_CONSTANTS.de2_led_green;
SIGNAL ww_LCD_BLON : std_logic;
SIGNAL ww_LCD_ON : std_logic;
SIGNAL ww_LCD_RS : std_logic;
SIGNAL ww_LCD_EN : std_logic;
SIGNAL ww_LCD_RW : std_logic;
SIGNAL ww_DRAM_ADDR : WORK.DE2_CONSTANTS.de2_sdram_addr_bus;
SIGNAL ww_DRAM_BA_0 : std_logic;
SIGNAL ww_DRAM_BA_1 : std_logic;
SIGNAL ww_DRAM_CAS_N : std_logic;
SIGNAL ww_DRAM_CKE : std_logic;
SIGNAL ww_DRAM_CLK : std_logic;
SIGNAL ww_DRAM_CS_N : std_logic;
SIGNAL ww_DRAM_LDQM : std_logic;
SIGNAL ww_DRAM_UDQM : std_logic;
SIGNAL ww_DRAM_RAS_N : std_logic;
SIGNAL ww_DRAM_WE_N : std_logic;
SIGNAL ww_SRAM_ADDR : WORK.DE2_CONSTANTS.de2_sram_addr_bus;
SIGNAL ww_SRAM_WE_N : std_logic;
SIGNAL ww_SRAM_OE_N : std_logic;
SIGNAL ww_SRAM_UB_N : std_logic;
SIGNAL ww_SRAM_LB_N : std_logic;
SIGNAL ww_SRAM_CE_N : std_logic;
SIGNAL \u0|altpll_0|sd1|pll_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|altpll_0|sd1|pll_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|altpll_0|sd1|_clk1~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|altpll_0|sd1|_clk0~clkctrl_e_DRAM_CLK_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|rst_controller|merged_reset~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|altpll_0|sd1|pll~CLK2\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~14_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~42_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~8_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~12_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~16_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~18_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~20_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~44_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_next.000001000~regout\ : std_logic;
SIGNAL \u0|sdram_0|m_next.000010000~regout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|idle_counter[1]~8\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|idle_counter[1]~7_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~11\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~10_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|idle_counter[3]~13\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|idle_counter[3]~12_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|idle_counter[4]~15\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|idle_counter[4]~14_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|idle_counter[5]~17\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|idle_counter[5]~16_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|idle_counter[6]~19\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|idle_counter[6]~18_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|idle_counter[7]~20_combout\ : std_logic;
SIGNAL \u0|sdram_0|Add0~8_combout\ : std_logic;
SIGNAL \u0|sdram_0|Add0~10_combout\ : std_logic;
SIGNAL \u0|sdram_0|Add0~23\ : std_logic;
SIGNAL \u0|sdram_0|Add0~24_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~50_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~52_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~55\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~57\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~56_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~59\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~58_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~61\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~60_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~63\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~62_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~64_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~53\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~55\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~54_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~57\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~56_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~59\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~58_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~61\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~60_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~63\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~62_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~64_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[0]~23_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[1]~20_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[3]~24_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[5]~28_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[7]~32_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[14]~46_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[16]~50_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[17]~52_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[2]~20_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[4]~24_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[16]~48_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[17]~51\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[18]~54_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src2[28]~9_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src2[27]~10_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src2[26]~11_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src2[29]~14_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte1_data[6]~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[3]~38_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[8]~48_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[19]~70_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[22]~76_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal2~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|active_rnw~regout\ : std_logic;
SIGNAL \u0|sdram_0|pending~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[37]~12_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[36]~13_combout\ : std_logic;
SIGNAL \u0|sdram_0|pending~9_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector21~0_combout\ : std_logic;
SIGNAL \u0|addr_router_001|src_channel[2]~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|WideOr1~2_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|WideOr1~1_combout\ : std_logic;
SIGNAL \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ : std_logic;
SIGNAL \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|last_cycle~0_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal1~2_combout\ : std_logic;
SIGNAL \u0|addr_router_001|src_channel[2]~3_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[23]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[22]~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[20]~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[14]~9_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[12]~12_combout\ : std_logic;
SIGNAL \u0|green_leds_s1_translator|wait_latency_counter[0]~4_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|always1~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|always1~1_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|always1~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|WideOr1~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~3_combout\ : std_logic;
SIGNAL \u0|sdram_0|pending~12_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[38]~12_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[37]~13_combout\ : std_logic;
SIGNAL \u0|sdram_0|active_cs_n~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector41~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector27~4_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector24~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector26~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|i_state.001~regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector2~0_combout\ : std_logic;
SIGNAL \u0|altpll_0|wire_pfdena_reg_ena~0_combout\ : std_logic;
SIGNAL \u0|altpll_0|wire_pfdena_reg_ena~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector0~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Equal0~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|i_state.010~regout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_ctrl_uncond_cti_non_br~regout\ : std_logic;
SIGNAL \u0|addr_router|Equal2~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_data[0]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_0|m_data[2]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_0|m_data[4]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_wr_dst_reg~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wren~combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[0]~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \u0|width_adapter|count~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|src2_valid~0_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\ : std_logic;
SIGNAL \u0|width_adapter_002|endofpacket_reg~regout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal2~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src2_lo[12]~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal101~2_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|Selector3~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|Equal1~1_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|Equal1~2_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|Equal1~3_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|Equal1~4_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|Equal1~5_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|Equal2~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|Add1~1_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|state_0_counter~3_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|Add2~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector34~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector34~3_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector35~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector34~4_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector39~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector35~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|i_next.111~regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector33~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector8~0_combout\ : std_logic;
SIGNAL \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|refresh_counter~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|i_next.010~regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector9~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal122~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal122~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal122~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal122~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal122~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[28]~23_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal122~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[0]~28_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[0]~29_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_invert_arith_src_msb~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_arith_result[32]~9_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_waiting_for_data~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_stall~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|wait_for_one_post_bret_inst~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|hbreak_pending~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|hbreak_req~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal2~9_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_wr_dst_reg~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_wr_dst_reg~3_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[0]~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[2]~41_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[0]~44_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[1]~47_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]~regout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~regout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][83]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[11]~49_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[21]~68_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal101~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal2~11_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[10]~73_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[7]~83_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[19]~90_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~47_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~48_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~49_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~50_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~51_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_control_rd_data[1]~4_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~53_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~57_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~58_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~62_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~66_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~3_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~4_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~72_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~73_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~5_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|state_2_counter~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|state_2_counter~1_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|Add3~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|state_2_counter~2_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|Add3~1_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|state_2_counter~3_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector18~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector18~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector18~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|i_count[0]~1_combout\ : std_logic;
SIGNAL \u0|altpll_0_pll_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector16~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector16~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_invert_arith_src_msb~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|probepresent~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal127~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_ctrl_crst~regout\ : std_logic;
SIGNAL \u0|width_adapter_001|data_reg~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|wren~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|comb~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~76_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_ctrl_ld_signed~regout\ : std_logic;
SIGNAL \u0|width_adapter_001|data_reg~2_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|always9~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_error~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[25]~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[26]~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_go~regout\ : std_logic;
SIGNAL \u0|width_adapter_001|data_reg~3_combout\ : std_logic;
SIGNAL \u0|width_adapter_003|data_reg~4_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]~regout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]~regout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][82]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][83]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14_combout\ : std_logic;
SIGNAL \u0|width_adapter_003|data_reg~5_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \u0|width_adapter_003|data_reg~8_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[16]~13_combout\ : std_logic;
SIGNAL \u0|width_adapter_003|data_reg~10_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~3_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[27]~17_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~8_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~90_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~9_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~93_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~94_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~95_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[10]~18_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~97_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|data_reg~12_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~101_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~102_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~103_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~13_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|data_reg~14_combout\ : std_logic;
SIGNAL \u0|width_adapter_003|data_reg~14_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~108_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~109_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|data_reg~15_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[20]~23_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~116_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~118_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~119_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~120_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~121_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~122_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~126_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[17]~26_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~129_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~134_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~140_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~146_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~15_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[1]~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[2]~3_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~16_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[3]~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[4]~5_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[5]~6_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~19_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[6]~7_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~20_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[7]~8_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~21_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector6~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector4~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector4~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector5~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|probepresent~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan1~1_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~0_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~7_combout\ : std_logic;
SIGNAL \u0|timer_0|delayed_unxcounter_is_zeroxx0~regout\ : std_logic;
SIGNAL \u0|timer_0|timeout_occurred~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal101~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_crst~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~2_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|WideOr1~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~5_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~8_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|src_payload~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|src_payload~3_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|src_payload~4_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|src_payload~10_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal6~4_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[31]~27_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_go~1_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][82]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][83]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][52]~regout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[31]~29_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~23_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~24_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~25_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~15_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~26_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~24_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~28_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~28_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~29_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~32_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~33_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~31_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|rvalid~regout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~32_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|woverflow~regout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~34_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~35_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[27]~28_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[1]~3_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[1]~4_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[1]~5_combout\ : std_logic;
SIGNAL \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~regout\ : std_logic;
SIGNAL \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[1]~1_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[2]~6_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[2]~7_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[3]~8_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[3]~9_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~14_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[7]~19_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~20_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[7]~21_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_result[28]~15_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_result[28]~16_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_result[31]~23_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_result[31]~24_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_result[30]~25_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_result[30]~26_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_result[29]~27_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_result[29]~28_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate2~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|woverflow~0_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~10_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~12_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~13_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~16_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[30]~29_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][82]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][83]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|rvalid~0_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[15]~25_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~26_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[15]~27_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|woverflow~1_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[14]~28_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~29_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[14]~30_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[13]~31_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~32_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[13]~33_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~35_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ac~0_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[9]~43_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~44_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[9]~45_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[28]~30_combout\ : std_logic;
SIGNAL \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]~regout\ : std_logic;
SIGNAL \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|altpll_0|pfdena_reg~regout\ : std_logic;
SIGNAL \u0|altpll_0|readdata[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[29]~31_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~17_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~18_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~19_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~20_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~21_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~22_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~24_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33_combout\ : std_logic;
SIGNAL \u0|altpll_0|pfdena_reg~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~35_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~36_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~37_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~38_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~39_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~82_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~10_combout\ : std_logic;
SIGNAL \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5_combout\ : std_logic;
SIGNAL \u0|sdram_0|active_rnw~4_combout\ : std_logic;
SIGNAL \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector34~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[3]~108_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[16]~113_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[20]~116_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~148_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~149_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~154_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src1[28]~22_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~165_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~166_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~167_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~170_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_result[31]~33_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_result[30]~34_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_result[29]~35_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_wr_dst_reg~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_logic~9_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[0]~0_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[1]~1_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[2]~2_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[3]~3_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[3]~3_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[8]~5_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[15]~6_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[14]~7_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[9]~8_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~6\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~13\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~15\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \CLOCK_50~clkctrl_outclk\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[20]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[22]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[23]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[25]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[27]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[29]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[30]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder_combout\ : std_logic;
SIGNAL \u0|crosser|clock_xer|in_data_buffer[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[37]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[24]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[1]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[3]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[7]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0_s1_translator|av_readdata_pre[15]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \LCD_DATA[0]~0\ : std_logic;
SIGNAL \LCD_DATA[1]~1\ : std_logic;
SIGNAL \LCD_DATA[2]~2\ : std_logic;
SIGNAL \LCD_DATA[3]~3\ : std_logic;
SIGNAL \LCD_DATA[4]~4\ : std_logic;
SIGNAL \LCD_DATA[5]~5\ : std_logic;
SIGNAL \LCD_DATA[6]~6\ : std_logic;
SIGNAL \LCD_DATA[7]~7\ : std_logic;
SIGNAL \SRAM_DQ[0]~0\ : std_logic;
SIGNAL \SRAM_DQ[1]~1\ : std_logic;
SIGNAL \SRAM_DQ[2]~2\ : std_logic;
SIGNAL \SRAM_DQ[3]~3\ : std_logic;
SIGNAL \SRAM_DQ[4]~4\ : std_logic;
SIGNAL \SRAM_DQ[5]~5\ : std_logic;
SIGNAL \SRAM_DQ[6]~6\ : std_logic;
SIGNAL \SRAM_DQ[7]~7\ : std_logic;
SIGNAL \SRAM_DQ[8]~8\ : std_logic;
SIGNAL \SRAM_DQ[9]~9\ : std_logic;
SIGNAL \SRAM_DQ[10]~10\ : std_logic;
SIGNAL \SRAM_DQ[11]~11\ : std_logic;
SIGNAL \SRAM_DQ[12]~12\ : std_logic;
SIGNAL \SRAM_DQ[13]~13\ : std_logic;
SIGNAL \SRAM_DQ[14]~14\ : std_logic;
SIGNAL \SRAM_DQ[15]~15\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \altera_reserved_tck~combout\ : std_logic;
SIGNAL \altera_reserved_tdi~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|packet_in_progress~regout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|update_grant~0_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~0_combout\ : std_logic;
SIGNAL \u0|switch_s1_translator|waitrequest_reset_override~feeder_combout\ : std_logic;
SIGNAL \u0|switch_s1_translator|waitrequest_reset_override~regout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~0_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\ : std_logic;
SIGNAL \u0|sdram_0|i_count[0]~4_combout\ : std_logic;
SIGNAL \u0|sdram_0|i_count[0]~5_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector13~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector12~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|i_state.111~regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector13~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|i_count[0]~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|i_count[1]~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|i_count[1]~3_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector10~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector10~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|i_state.011~regout\ : std_logic;
SIGNAL \u0|sdram_0|i_next.000~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|i_next.000~regout\ : std_logic;
SIGNAL \u0|sdram_0|refresh_counter~5_combout\ : std_logic;
SIGNAL \u0|sdram_0|refresh_counter~6_combout\ : std_logic;
SIGNAL \u0|sdram_0|Add0~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Add0~1\ : std_logic;
SIGNAL \u0|sdram_0|Add0~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|refresh_counter~7_combout\ : std_logic;
SIGNAL \u0|sdram_0|Add0~3\ : std_logic;
SIGNAL \u0|sdram_0|Add0~4_combout\ : std_logic;
SIGNAL \u0|sdram_0|Add0~5\ : std_logic;
SIGNAL \u0|sdram_0|Add0~6_combout\ : std_logic;
SIGNAL \u0|sdram_0|refresh_counter[3]~12_combout\ : std_logic;
SIGNAL \u0|sdram_0|Add0~7\ : std_logic;
SIGNAL \u0|sdram_0|Add0~9\ : std_logic;
SIGNAL \u0|sdram_0|Add0~11\ : std_logic;
SIGNAL \u0|sdram_0|Add0~12_combout\ : std_logic;
SIGNAL \u0|sdram_0|refresh_counter~4_combout\ : std_logic;
SIGNAL \u0|sdram_0|Add0~13\ : std_logic;
SIGNAL \u0|sdram_0|Add0~14_combout\ : std_logic;
SIGNAL \u0|sdram_0|refresh_counter~3_combout\ : std_logic;
SIGNAL \u0|sdram_0|Add0~15\ : std_logic;
SIGNAL \u0|sdram_0|Add0~16_combout\ : std_logic;
SIGNAL \u0|sdram_0|refresh_counter[8]~10_combout\ : std_logic;
SIGNAL \u0|sdram_0|Add0~17\ : std_logic;
SIGNAL \u0|sdram_0|Add0~18_combout\ : std_logic;
SIGNAL \u0|sdram_0|refresh_counter[9]~9_combout\ : std_logic;
SIGNAL \u0|sdram_0|Add0~19\ : std_logic;
SIGNAL \u0|sdram_0|Add0~20_combout\ : std_logic;
SIGNAL \u0|sdram_0|refresh_counter~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|Add0~21\ : std_logic;
SIGNAL \u0|sdram_0|Add0~22_combout\ : std_logic;
SIGNAL \u0|sdram_0|refresh_counter~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|Equal0~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Equal0~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|Equal0~3_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector7~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|i_state.000~regout\ : std_logic;
SIGNAL \u0|sdram_0|WideOr6~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector17~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|i_next.101~regout\ : std_logic;
SIGNAL \u0|sdram_0|i_state.101~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|i_state.101~regout\ : std_logic;
SIGNAL \u0|sdram_0|init_done~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|init_done~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src1[16]~8_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[22]~27_combout\ : std_logic;
SIGNAL \u0|sram_0|is_read~0_combout\ : std_logic;
SIGNAL \u0|sram_0|is_read~regout\ : std_logic;
SIGNAL \u0|sram_0|readdatavalid~regout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82]~regout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~feeder_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ : std_logic;
SIGNAL \u0|rsp_xbar_demux_003|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|i_read_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|i_read~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_valid~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_valid~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_new_inst~regout\ : std_logic;
SIGNAL \u0|width_adapter_004|out_data[9]~1_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|Selector1~1_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[1]~21\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[2]~22_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~9_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP~regout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[2]~23\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[3]~25\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[4]~26_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[4]~27\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[5]~29\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[6]~30_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[6]~31\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[7]~33\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[8]~34_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[8]~35\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[9]~36_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[9]~37\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[10]~38_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[10]~39\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[11]~40_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[11]~41\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[12]~42_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[12]~43\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[13]~44_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[13]~45\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[14]~47\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[15]~48_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[15]~49\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[16]~51\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[17]~53\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[18]~54_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[18]~55\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[19]~56_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[19]~57\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[20]~58_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|Equal1~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|Selector1~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[1]~18_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|Equal2~2_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[6]~28_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|Equal2~1_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~46_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[13]~42_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|Equal2~3_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|Equal2~4_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~53_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[1]~19\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[2]~21\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[3]~22_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[3]~23\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[4]~25\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[5]~26_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[5]~27\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[6]~29\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[7]~30_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[7]~31\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[8]~32_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[8]~33\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[9]~34_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[9]~35\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[10]~36_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[10]~37\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[11]~38_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[11]~39\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[12]~40_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[12]~41\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[13]~43\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[14]~44_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[14]~45\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~47\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[16]~49\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[17]~50_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|Equal2~5_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|Selector1~2_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND~regout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|command_counter[0]~4_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|command_counter[3]~12_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|command_counter[3]~13_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|command_counter[0]~5\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|command_counter[1]~7\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|command_counter[2]~8_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|command_counter[2]~9\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|command_counter[3]~10_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|Equal0~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|Selector2~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|Selector2~1_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE~regout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|Selector3~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE~regout\ : std_logic;
SIGNAL \u0|character_lcd_0|initialize_lcd_display~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|initialize_lcd_display~regout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator|av_begintransfer~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Selector2~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|d_writedata[25]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_ld~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_ctrl_ld~regout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|packet_in_progress~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[16]~61_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_st_data[16]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_instruction_master_translator|uav_read~combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_valid~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~3_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|packet_in_progress~regout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal2~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal2~4_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|data_reg~8_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[5]~56_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|data_reg~10_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[15]~63_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[15]~14_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[15]~114_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[15]~64_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_logic_op_raw[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal2~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_exception~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_retaddr~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_ctrl_retaddr~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_ctrl_st~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|d_write_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_valid~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_valid~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src1~19_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src1[30]~27_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \u0|width_adapter_003|data_reg~7_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|data_reg~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[12]~54_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~22_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \u0|width_adapter_003|data_reg~12_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[9]~77_combout\ : std_logic;
SIGNAL \u0|width_adapter_003|data_reg~11_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|data_reg~11_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[10]~74_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[10]~75_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src1[6]~18_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_exception~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_exception~combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_ctrl_exception~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \u0|width_adapter_003|data_reg~15_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[6]~86_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src1[7]~17_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src2_lo[5]~11_combout\ : std_logic;
SIGNAL \u0|green_leds_s1_translator|wait_latency_counter[0]~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[5]~19_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[27]~71_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~156_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[28]~66_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src1[1]~20_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[2]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[4]~13_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|hbreak_enabled~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~21_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[3]~11_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[29]~11_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[6]~17_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[8]~21_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~21_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~20_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal101~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_result~14_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~115_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|data_out~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|data_out[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_arith_result[0]~8_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_mem_byte_en[2]~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_mem_byte_en[3]~5_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|byteen_reg~2_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|byteen_reg~1_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|byteen_reg~0_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|out_data[8]~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]~regout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]~regout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]~regout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]~regout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~feeder_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~regout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~1_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|ShiftLeft2~1_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~114_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_demux_003|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_demux_002|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~113_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~117_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal1~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_aligning_data~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte1_data[7]~1_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_demux_001|src1_valid~combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~84_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[23]~3_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~160_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~82_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~83_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~85_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte2_data[7]~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_demux|src1_valid~combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[8]~16_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal2~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[7]~17_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[8]~16_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~78_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal7~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_waitrequest~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AF~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AF~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write1~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write2~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|always2~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rst2~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|wr_rfifo~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_rd~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~1\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~3\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~5\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~7\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~9\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~11\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~12_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan1~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan1~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_AF~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|read_0~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write_valid~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|t_dav~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|pause_irq~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|pause_irq~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[8]~0_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~23_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[0]~32_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal4~2_combout\ : std_logic;
SIGNAL \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ : std_logic;
SIGNAL \u0|timer_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_wr_strobe~0_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_wr_strobe~1_combout\ : std_logic;
SIGNAL \u0|timer_0_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|timer_0_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal6~2_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_wr_strobe~combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_wr_strobe~2_combout\ : std_logic;
SIGNAL \u0|timer_0|force_reload~0_combout\ : std_logic;
SIGNAL \u0|timer_0|force_reload~regout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[5]~42_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[24]~81\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[25]~82_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal6~1_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_wr_strobe~combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[25]~83\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[26]~85\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[27]~86_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[27]~87\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[28]~89\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[29]~90_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~143_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~145_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|data_out~3_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~37_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~144_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~147_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte1_data[1]~7_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~81_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~105_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_wr~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_wr~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|r_val~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|r_val~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~106_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~164_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~107_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte2_data[1]~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~34_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~35_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte1_data_en~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[9]~26_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~1\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~3\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~5\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src2_lo[7]~9_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~11\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~13\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~15\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~17\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~18_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc[7]~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src2_lo[10]~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~19\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~20_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc[8]~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src2_lo[11]~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~15\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~17\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~19\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~21\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~22_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~21\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~22_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_arith_result[11]~4_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|data_reg~5_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~133_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~135_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~130_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[28]~88_combout\ : std_logic;
SIGNAL \u0|timer_0|snap_strobe~0_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal6~3_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[12]~34_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[12]~36_combout\ : std_logic;
SIGNAL \u0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~131_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~168_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~128_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~132_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte1_data[4]~4_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~92_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|data_out~6_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~10_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~96_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte2_data[4]~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~19_combout\ : std_logic;
SIGNAL \u0|width_adapter_003|data_reg~6_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~123_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~125_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|data_out~7_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~33_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~124_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~127_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte1_data[5]~3_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[14]~21_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src2_lo[15]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[15]~8_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src2_lo[14]~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~23\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~25\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~27\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~29\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~30_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src1[15]~9_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~23\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~25\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~27\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~29\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~30_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_arith_result[15]~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[15]~9_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[11]~13_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[12]~12_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[13]~10_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[14]~9_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[18]~93_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~13_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~24_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~23_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~16_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|cfgdout[14]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[14]~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[36]~29_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[20]~9_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonRd~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonRd~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonRd1~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]~feeder_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~19_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~17_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[16]~19_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src2[17]~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal101~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal101~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_retaddr~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src2_hi~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[17]~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[17]~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[21]~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[30]~102_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|data_out~4_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~12_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~100_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~104_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte2_data[2]~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~29_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~30_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~31_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[18]~17_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~15_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~28_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~27_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~26_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src2[20]~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src2[18]~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~31\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~33\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~35\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~37\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~39\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~40_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[31]~104_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[31]~105_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[31]~106_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src1[24]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[26]~26_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[25]~25_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src2[25]~12_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src1[27]~23_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~41\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~43\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~45\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~47\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~49\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~51\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~53\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~54_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[25]~26_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_result[27]~17_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[27]~24_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_result[27]~18_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_result[27]~30_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|data_out~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~23_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~25_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~26_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~27_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[27]~29_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_result[28]~29_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[28]~28_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~16_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~17_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[29]~34_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~12_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|data_out~8_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~9_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~13_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[30]~33_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[31]~32_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src2[24]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src2[23]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src2[22]~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~43\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~45\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~47\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~49\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~51\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~52_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[26]~25_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_result[26]~19_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_result[26]~20_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_result[26]~31_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[26]~30_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src1[26]~24_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[25]~23_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src1[25]~25_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[25]~26_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~50_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_result[25]~21_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_result[25]~22_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_result[25]~32_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[25]~31_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src1[18]~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[14]~29\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[15]~31\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[16]~32_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~31\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~33\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~35\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~37\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~39\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~41\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~42_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc[19]~14_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[16]~33\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[17]~35\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[18]~37\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[19]~38_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[19]~39\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[20]~40_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[20]~41\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[21]~42_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[21]~43\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[22]~44_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[24]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[24]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[22]~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[23]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[24]~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|data_out~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[24]~11_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src1[23]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~46_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~46_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc[21]~12_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[23]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[23]~12_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src1[22]~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~44_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc[20]~13_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[22]~2_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~86_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~18_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[18]~10_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[22]~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~87_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~161_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~88_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte2_data[6]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[22]~13_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src2[21]~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[21]~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[21]~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[21]~14_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src1[20]~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[18]~36_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~40_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_arith_result[20]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[20]~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[20]~15_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_st_data[20]~4_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~25_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[19]~24_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~98_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~163_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|ShiftLeft2~2_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~27_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~11_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~99_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte2_data[3]~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[19]~16_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~30_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~31_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[24]~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|resetlatch~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[30]~28_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[30]~101_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[30]~103_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src1[21]~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[20]~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[19]~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src1[19]~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[17]~34_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[18]~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[17]~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[17]~18_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~29_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[12]~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[11]~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[2]~13_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[5]~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[4]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[3]~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[18]~25_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[18]~92_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[18]~94_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src1[14]~10_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[15]~8_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[15]~20_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[21]~16_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~162_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~89_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~91_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte2_data[5]~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[13]~22_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~20_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~21_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~18_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~22_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[12]~23_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_st_data[19]~3_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[19]~117_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[19]~91_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src2_lo[13]~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[13]~10_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[13]~11_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_mem_byte_en[1]~7_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~38_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[11]~37_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[11]~39_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~136_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~137_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte1_data[3]~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[11]~24_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|d_writedata[30]~6_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~14_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[29]~27_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[29]~98_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[29]~99_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[29]~100_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src1[11]~13_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[11]~13_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[11]~13_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[10]~52_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~41_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[26]~84_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[10]~40_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[10]~42_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ac~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ac~regout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~141_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~169_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~36_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~139_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~138_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~142_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte1_data[2]~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[10]~25_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|d_writedata[29]~5_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[29]~91\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[30]~92_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[30]~93\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[31]~94_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~8_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[21]~74_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~6_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~5_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~9_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~10_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal6~0_combout\ : std_logic;
SIGNAL \u0|timer_0|control_wr_strobe~combout\ : std_logic;
SIGNAL \u0|timer_0|counter_is_running~0_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_is_running~1_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_is_running~regout\ : std_logic;
SIGNAL \u0|timer_0|always0~1_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~1_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~2_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[12]~56_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~3_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~4_combout\ : std_logic;
SIGNAL \u0|timer_0|always0~0_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[0]~33\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[1]~34_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[1]~1_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[1]~35\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[2]~36_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[2]~2_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[2]~37\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[3]~39\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[4]~40_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[4]~41\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[5]~43\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[6]~45\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[7]~46_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[7]~47\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[8]~49\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[9]~50_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[9]~6_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[9]~51\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[10]~53\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[11]~54_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[11]~55\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[12]~57\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[13]~58_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[13]~59\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[14]~60_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[14]~7_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[14]~61\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[15]~62_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[15]~8_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[15]~63\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[16]~64_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[16]~65\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[17]~66_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[17]~67\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[18]~68_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[18]~69\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[19]~71\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[20]~72_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[20]~73\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[21]~75\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[22]~77\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[23]~78_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[23]~79\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[24]~80_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[24]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[8]~5_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[8]~22_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[8]~24_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~79_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~159_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~22_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~77_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~80_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte1_data[0]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~110_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~111_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~30_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~14_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~112_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte2_data[0]~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[8]~27_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|d_writedata[31]~7_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data_nxt~8_combout\ : std_logic;
SIGNAL \u0|green_leds|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \u0|green_leds_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|green_leds|always0~0_combout\ : std_logic;
SIGNAL \u0|green_leds|always0~1_combout\ : std_logic;
SIGNAL \u0|green_leds_s1_translator|wait_latency_counter~6_combout\ : std_logic;
SIGNAL \u0|green_leds_s1_translator|wait_latency_counter~5_combout\ : std_logic;
SIGNAL \u0|green_leds|always0~2_combout\ : std_logic;
SIGNAL \u0|green_leds|always0~3_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~74_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~158_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~75_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte0_data[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[7]~10_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|d_writedata[28]~4_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~12_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[8]~8_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~34_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[2]~10\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[3]~12\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[4]~14\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[5]~15_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[5]~16\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[6]~18\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[7]~19_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[7]~20\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[8]~22\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[9]~23_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[9]~24\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[10]~25_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[7]~21_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[7]~82_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[7]~84_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src2_lo[1]~15_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[1]~27_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[1]~24_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal101~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_rot_right~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_ctrl_rot_right~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_ctrl_shift_logical~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[0]~25_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src1[0]~21_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[1]~24_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~68_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[6]~22_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[6]~44_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[6]~4_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[6]~4_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~17_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[6]~16_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[6]~18_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~69_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~157_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~70_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~71_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[6]~9_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src2_lo[9]~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src1[9]~15_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[9]~15_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[9]~15_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[9]~15_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[28]~15_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[28]~65_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[28]~67_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src1[8]~16_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~16_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc[6]~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[5]~11_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[21]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[5]~13_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[5]~15_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~65_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~155_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~67_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~64_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[5]~8_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|d_writedata[27]~3_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[27]~70_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[27]~72_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src1[3]~21_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~7\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~9\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~10_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~10_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_arith_result[5]~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[5]~19_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[4]~18_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[5]~19_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src1[5]~19_combout\ : std_logic;
SIGNAL \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ : std_logic;
SIGNAL \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|sysid_qsys_0_control_slave_translator|Add0~0_combout\ : std_logic;
SIGNAL \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal4~3_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal9~1_combout\ : std_logic;
SIGNAL \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~11_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[4]~10_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[4]~12_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~61_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~153_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|ShiftLeft2~0_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~18_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~2_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~63_combout\ : std_logic;
SIGNAL \u0|width_adapter_003|data_reg~0_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~60_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[4]~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src2_lo[2]~14_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~1\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~3\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~5\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~7\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~9\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~11\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~13\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~14_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc[5]~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[7]~17_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[7]~17_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~151_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~152_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~17_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~1_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~59_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|data_reg~1_combout\ : std_logic;
SIGNAL \u0|width_adapter_003|data_reg~1_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~56_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[3]~6_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[6]~85_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[6]~87_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src2_lo[0]~16_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_stall~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_stall~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_stall~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_stall~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_valid~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_valid~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~12_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc[4]~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src2_lo[6]~10_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[6]~20_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[6]~18_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[6]~20_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[9]~19_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[9]~76_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[9]~78_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src2_lo[3]~13_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[3]~21_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[3]~21_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[3]~21_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[12]~10_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[12]~53_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[12]~55_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src2_use_imm~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src2[30]~13_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[30]~31_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src1[29]~28_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[29]~32_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src1[31]~26_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src2_hi[15]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src2_hi[15]~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[31]~30_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal122~8_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal122~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src2_lo[8]~8_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[8]~16_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal122~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal122~9_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_logic_op_raw[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_cmp_result~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_cmp_result~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_cmp_result~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_ctrl_br~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_no_crst_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_arith_result[2]~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_no_crst_nxt[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[5]~112_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[5]~57_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src1[2]~22_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[2]~22_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[2]~22_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[2]~22_combout\ : std_logic;
SIGNAL \u0|green_leds|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~54_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~150_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~0_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~55_combout\ : std_logic;
SIGNAL \u0|width_adapter_003|data_reg~3_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~52_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[2]~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|d_writedata[24]~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[8]~20_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[8]~79_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|data_reg~13_combout\ : std_logic;
SIGNAL \u0|width_adapter_003|data_reg~13_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[8]~80_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[8]~81_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src1[4]~20_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~8_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc[2]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_no_crst_nxt[3]~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[11]~8_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[11]~110_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[11]~50_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal2~8_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_logic~8_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_ctrl_logic~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~28_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~28_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_arith_result[14]~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[14]~10_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal2~1_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal1~0_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal2~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[16]~62_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_ctrl_break~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_no_crst_nxt[12]~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_no_crst_nxt[12]~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_no_crst_nxt[13]~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_no_crst_nxt[13]~8_combout\ : std_logic;
SIGNAL \u0|addr_router|Equal3~0_combout\ : std_logic;
SIGNAL \u0|addr_router|Equal3~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_instruction_master_translator|read_accepted~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_instruction_master_translator|read_accepted~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout\ : std_logic;
SIGNAL \u0|addr_router|Equal2~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux|src2_valid~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux|src2_valid~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|WideOr1~3_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal5~0_combout\ : std_logic;
SIGNAL \u0|addr_router_001|src_channel[2]~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|WideOr1~combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|update_grant~0_combout\ : std_logic;
SIGNAL \u0|width_adapter|endofpacket_reg~regout\ : std_logic;
SIGNAL \u0|width_adapter|out_endofpacket~0_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector1~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_state.000000010~regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector25~4_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector23~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|ack_refresh_request~regout\ : std_logic;
SIGNAL \u0|sdram_0|refresh_request~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|refresh_request~regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector32~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries[0]~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector27~1_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\ : std_logic;
SIGNAL \u0|width_adapter|data_reg[3]~0_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[32]~6_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal0~0_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[17]~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~4_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|wr_address~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|wr_address~regout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[31]~6_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[40]~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector28~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector27~3_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector27~5_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector27~6_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_state.000010000~regout\ : std_logic;
SIGNAL \u0|sdram_0|active_rnw~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|active_rnw~3_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[31]~7_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[30]~7_combout\ : std_logic;
SIGNAL \u0|sdram_0|pending~5_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[30]~4_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[29]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[29]~4_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[29]~5_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[28]~5_combout\ : std_logic;
SIGNAL \u0|sdram_0|pending~4_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[28]~3_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[27]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[27]~3_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[40]~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[39]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[39]~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|pending~3_combout\ : std_logic;
SIGNAL \u0|sdram_0|pending~6_combout\ : std_logic;
SIGNAL \u0|sdram_0|pending~combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector26~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector26~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_state.000000100~regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector24~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector27~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector27~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_state.000001000~regout\ : std_logic;
SIGNAL \u0|sdram_0|WideOr9~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector32~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_state.100000000~regout\ : std_logic;
SIGNAL \u0|sdram_0|m_next~17_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector38~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_next~18_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector36~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector36~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_next.010000000~regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector30~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector30~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_state.001000000~regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector38~3_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector39~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector39~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector39~3_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector39~4_combout\ : std_logic;
SIGNAL \u0|sdram_0|WideOr10~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector39~5_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector38~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector38~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector38~4_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector31~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_state.010000000~regout\ : std_logic;
SIGNAL \u0|sdram_0|WideOr8~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector20~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_cmd[2]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector3~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector22~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|always5~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector22~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_cmd[0]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector21~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_cmd[1]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_0|Equal4~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|rd_valid[1]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0|rd_valid[2]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0|za_valid~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ : std_logic;
SIGNAL \u0|width_adapter_001|data_reg~4_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~46_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_control_rd_data[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_ienable_reg_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_ienable_reg_nxt~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AE~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AE~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan0~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_AE~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_ipending_reg_nxt[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_control_rd_data[1]~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[1]~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[1]~4_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[25]~35_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[25]~36_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[25]~37_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_st_data[23]~7_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[23]~29_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[23]~30_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[23]~31_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src2[16]~8_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[16]~11_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[16]~8_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[16]~11_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal3~0_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal3~1_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal3~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|WideOr0~4_combout\ : std_logic;
SIGNAL \u0|switch_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \u0|switch_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|switch_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \u0|switch_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ : std_logic;
SIGNAL \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|switch_s1_translator|read_latency_shift_reg~5_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal5~1_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal5~2_combout\ : std_logic;
SIGNAL \u0|switch_s1_translator|read_latency_shift_reg~4_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|WideOr0~5_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|WideOr0~13_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_data_master_translator|read_accepted~regout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~4_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal10~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~2_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~3_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Selector2~1_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY~regout\ : std_logic;
SIGNAL \u0|character_lcd_0|s_lcd_controller~14_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY~regout\ : std_logic;
SIGNAL \u0|character_lcd_0|s_lcd_controller~16_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|s_lcd_controller~17_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|s_lcd_controller.LCD_STATE_0_IDLE~regout\ : std_logic;
SIGNAL \u0|character_lcd_0|Selector1~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\ : std_logic;
SIGNAL \u0|character_lcd_0|send_data~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|s_lcd~9_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|s_lcd~10_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE~regout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|state_0_counter~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|state_0_counter~1_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|Add1~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|state_0_counter~2_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|Selector1~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|Selector0~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION~regout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|state_1_counter~3_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|state_1_counter~4_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|state_1_counter~2_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|state_1_counter~5_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|Selector2~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|Selector1~1_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE~regout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|Selector2~1_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD~regout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|Selector3~1_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_3_END~regout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|transfer_complete~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|transfer_complete~regout\ : std_logic;
SIGNAL \u0|character_lcd_0|s_lcd_controller~12_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|s_lcd_controller~13_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER~regout\ : std_logic;
SIGNAL \u0|character_lcd_0|s_lcd_controller~15_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|s_lcd_controller.LCD_STATE_5_TRANSFER~regout\ : std_logic;
SIGNAL \u0|character_lcd_0|Selector6~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|s_lcd_controller.LCD_STATE_6_COMPLETE~regout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg[8]~0_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|Add2~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]~regout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]~regout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~1_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout\ : std_logic;
SIGNAL \u0|width_adapter_004|endofpacket_reg~0_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|endofpacket_reg~regout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\ : std_logic;
SIGNAL \u0|width_adapter_005|out_valid~0_combout\ : std_logic;
SIGNAL \u0|switch_s1_translator|read_latency_shift_reg~6_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|WideOr1~1_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|WideOr1~2_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|WideOr1~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|d_read_nxt~combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|d_read~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ : std_logic;
SIGNAL \u0|rsp_xbar_demux|src0_valid~combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[22]~26_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[22]~28_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|d_writedata[26]~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[26]~38_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[26]~39_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[26]~40_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_dst_regnum[4]~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_st_data[17]~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[17]~95_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[17]~96_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|hbreak_req~combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[17]~97_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src1[13]~11_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~26_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~26_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc[11]~8_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~32_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~32_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc[14]~9_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[34]~8_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[33]~8_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[33]~9_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[32]~9_combout\ : std_logic;
SIGNAL \u0|sdram_0|pending~7_combout\ : std_logic;
SIGNAL \u0|sdram_0|pending~13_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[35]~11_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[34]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[34]~11_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~36_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~36_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc[16]~11_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[18]~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[18]~6_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[36]~10_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[35]~10_combout\ : std_logic;
SIGNAL \u0|sdram_0|pending~8_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[39]~14_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[38]~14_combout\ : std_logic;
SIGNAL \u0|sdram_0|active_cs_n~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|active_cs_n~regout\ : std_logic;
SIGNAL \u0|sdram_0|pending~10_combout\ : std_logic;
SIGNAL \u0|sdram_0|pending~11_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector29~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector25~5_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector29~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_state.000100000~regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector33~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector33~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector33~3_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_next.000000001~regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector24~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_state.000000001~regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector25~6_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector41~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|f_pop~regout\ : std_logic;
SIGNAL \u0|sdram_0|f_select~combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries[1]~0_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~combout\ : std_logic;
SIGNAL \u0|width_adapter|use_reg~0_combout\ : std_logic;
SIGNAL \u0|width_adapter|use_reg~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~10_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][54]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][54]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][54]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][54]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[20]~88_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[20]~89_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_dst_regnum[3]~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_st_data[21]~5_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[21]~115_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[21]~69_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src2[19]~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~38_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~38_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc[17]~15_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_no_crst_nxt[18]~10_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_valid~0_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal1~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|src3_valid~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|packet_in_progress~regout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|update_grant~0_combout\ : std_logic;
SIGNAL \u0|width_adapter_002|out_data[16]~18_combout\ : std_logic;
SIGNAL \u0|width_adapter_002|out_data[17]~19_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout\ : std_logic;
SIGNAL \u0|width_adapter_002|address_reg~0_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[24]~33_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[24]~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[24]~32_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[24]~34_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_dst_regnum[2]~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[1]~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[1]~109_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[1]~48_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_dst_regnum[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_dst_regnum[1]~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src1[10]~14_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[10]~14_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[10]~14_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result_nxt[10]~14_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal4~0_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal4~1_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal10~1_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|use_reg~0_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|use_reg~1_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|use_reg~regout\ : std_logic;
SIGNAL \u0|width_adapter_004|count[0]~0_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|count[0]~1_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|count[0]~2_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|Add4~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|sink_ready~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|sink_ready~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[19]~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[19]~5_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|WideOr0~15_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|last_cycle~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|WideOr0~14_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|WideOr0~11_combout\ : std_logic;
SIGNAL \u0|crosser|clock_xer|in_data_toggle~0_combout\ : std_logic;
SIGNAL \u0|crosser|clock_xer|in_data_toggle~regout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \u0|crosser|clock_xer|in_to_out_synchronizer|din_s1~regout\ : std_logic;
SIGNAL \u0|altpll_0_pll_slave_translator|waitrequest_reset_override~feeder_combout\ : std_logic;
SIGNAL \u0|altpll_0_pll_slave_translator|waitrequest_reset_override~regout\ : std_logic;
SIGNAL \u0|crosser|clock_xer|out_data_toggle_flopped~0_combout\ : std_logic;
SIGNAL \u0|crosser|clock_xer|out_data_toggle_flopped~regout\ : std_logic;
SIGNAL \u0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \u0|crosser|clock_xer|out_to_in_synchronizer|din_s1~regout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|WideOr0~6_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|WideOr0~7_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|WideOr0~8_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|WideOr0~9_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|WideOr0~10_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|WideOr0~12_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_data_master_translator|end_begintransfer~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|d_write_nxt~combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_data_master_translator|av_waitrequest~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_data_master_translator|av_waitrequest~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_data_master_translator|write_accepted~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\ : std_logic;
SIGNAL \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ : std_logic;
SIGNAL \u0|rsp_xbar_demux_001|src0_valid~combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[3]~24_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[3]~25_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal133~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_ctrl_jmp_direct~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src1~18_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src1[12]~12_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~24_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~24_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc[10]~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[12]~12_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|WideOr1~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|update_grant~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator|Add0~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|comb~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|resetrequest~regout\ : std_logic;
SIGNAL \u0|rst_controller|merged_reset~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~48_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~48_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_arith_result[24]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_no_crst_nxt[22]~9_combout\ : std_logic;
SIGNAL \u0|addr_router|Equal1~0_combout\ : std_logic;
SIGNAL \u0|addr_router|Equal1~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux|src2_valid~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|arb|top_priority_reg[1]~feeder_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\ : std_logic;
SIGNAL \u0|width_adapter|address_reg~0_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~40_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|data_reg~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[13]~51_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[13]~9_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[13]~111_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[13]~52_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal101~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_alu_subtract~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_alu_subtract~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal2~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal2~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_sub~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_alu_sub~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_arith_result[1]~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_mem_byte_en[0]~6_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~2_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ : std_logic;
SIGNAL \u0|rsp_xbar_demux_002|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|width_adapter_003|data_reg~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[0]~45_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[0]~46_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_ctrl_hi_imm16~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src2_lo~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_src2_lo[4]~12_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_logic_result[4]~18_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_alu_result[4]~20_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal9~0_combout\ : std_logic;
SIGNAL \u0|addr_router_001|src_channel[2]~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|WideOr1~3_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|WideOr1~combout\ : std_logic;
SIGNAL \u0|width_adapter_002|count~0_combout\ : std_logic;
SIGNAL \u0|width_adapter_002|use_reg~0_combout\ : std_logic;
SIGNAL \u0|width_adapter_002|use_reg~regout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][83]~regout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]~feeder_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]~regout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ : std_logic;
SIGNAL \u0|width_adapter_003|data_reg~9_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|data_reg~9_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[14]~59_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[14]~12_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[14]~58_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[14]~60_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal127~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_estatus_reg~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal127~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_bstatus_reg~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_status_reg_pie~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~1_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal10~2_combout\ : std_logic;
SIGNAL \u0|timer_0|timeout_occurred~1_combout\ : std_logic;
SIGNAL \u0|timer_0|timeout_occurred~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_ipending_reg_nxt[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_iw[17]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[2]~42_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[2]~43_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal2~10_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_dst_regnum[3]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_dst_regnum[0]~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_src1[17]~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc_plus_one[15]~30_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add2~34_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Add1~34_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_pc[15]~10_combout\ : std_logic;
SIGNAL \u0|addr_router|Equal2~0_combout\ : std_logic;
SIGNAL \u0|addr_router|Equal2~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_valid~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~6_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~5_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator|end_begintransfer~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonWr~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonWr~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonWr~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[4]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[4]~107_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[4]~22_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|F_iw[4]~23_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|Equal2~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_br_cmp~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_br_cmp~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|D_ctrl_br_cmp~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|R_ctrl_br_cmp~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_control_rd_data[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_control_rd_data[0]~2_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_control_rd_data[0]~3_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[0]~1_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[0]~0_combout\ : std_logic;
SIGNAL \u0|crosser|clock_xer|take_in_data~0_combout\ : std_logic;
SIGNAL \u0|crosser|clock_xer|take_in_data~1_combout\ : std_logic;
SIGNAL \u0|crosser|clock_xer|take_in_data~combout\ : std_logic;
SIGNAL \u0|crosser|clock_xer|out_data_buffer[64]~feeder_combout\ : std_logic;
SIGNAL \u0|altpll_0_pll_slave_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \u0|crosser_001|clock_xer|in_data_toggle~0_combout\ : std_logic;
SIGNAL \u0|crosser_001|clock_xer|in_data_toggle~regout\ : std_logic;
SIGNAL \u0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \u0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~regout\ : std_logic;
SIGNAL \u0|crosser_001|clock_xer|out_data_toggle_flopped~regout\ : std_logic;
SIGNAL \u0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \u0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~regout\ : std_logic;
SIGNAL \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\ : std_logic;
SIGNAL \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~0_combout\ : std_logic;
SIGNAL \CLOCK_50~combout\ : std_logic;
SIGNAL \u0|altpll_0|sd1|_locked\ : std_logic;
SIGNAL \u0|altpll_0|stdsync2|dffpipe3|dffe4a[0]~feeder_combout\ : std_logic;
SIGNAL \u0|altpll_0|stdsync2|dffpipe3|dffe5a[0]~feeder_combout\ : std_logic;
SIGNAL \u0|crosser|clock_xer|in_data_buffer[38]~feeder_combout\ : std_logic;
SIGNAL \u0|crosser|clock_xer|out_data_buffer[38]~feeder_combout\ : std_logic;
SIGNAL \u0|altpll_0|readdata[0]~0_combout\ : std_logic;
SIGNAL \u0|altpll_0|readdata[0]~1_combout\ : std_logic;
SIGNAL \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]~regout\ : std_logic;
SIGNAL \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~feeder_combout\ : std_logic;
SIGNAL \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0_combout\ : std_logic;
SIGNAL \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~regout\ : std_logic;
SIGNAL \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[0]~0_combout\ : std_logic;
SIGNAL \u0|crosser_001|clock_xer|out_data_buffer[0]~feeder_combout\ : std_logic;
SIGNAL \u0|switch|read_mux_out~combout\ : std_logic;
SIGNAL \u0|crosser_001|clock_xer|out_valid~combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[0]~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_rd~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read1~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read2~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read_req~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[0]~1_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[0]~3_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[0]~2_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[0]~0_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[0]~2_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[0]~4_combout\ : std_logic;
SIGNAL \u0|width_adapter_005|data_reg~6_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[0]~1_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[0]~7_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|W_rf_wr_data[0]~2_combout\ : std_logic;
SIGNAL \u0|crosser|clock_xer|in_data_buffer[0]~feeder_combout\ : std_logic;
SIGNAL \u0|crosser|clock_xer|out_data_buffer[0]~feeder_combout\ : std_logic;
SIGNAL \u0|altpll_0|w_reset~combout\ : std_logic;
SIGNAL \u0|altpll_0|prev_reset~regout\ : std_logic;
SIGNAL \u0|altpll_0|sd1|_clk1\ : std_logic;
SIGNAL \u0|altpll_0|sd1|_clk1~clkctrl_outclk\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~9_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~1_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|data_to_send~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|Decoder1~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|data_to_send~1_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|data_to_send[0]~2_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~9_combout\ : std_logic;
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\ : std_logic;
SIGNAL \u0|character_lcd_0|rw~3_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|rw~2_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|rw~regout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|LCD_RW~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|LCD_RS~1_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|LCD_RW~regout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|LCD_DATA~8_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|data_to_send~3_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|command_counter[1]~6_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|Decoder2~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|data_to_send~4_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_st_data[18]~2_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~11_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~3_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|data_to_send~5_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|data_to_send~6_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~4_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|data_to_send~7_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|data_to_send~8_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Init|Decoder0~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|data_to_send~9_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|data_to_send~10_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd[4]~feeder_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~14_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~6_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|data_to_send~11_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|data_to_send~12_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd[5]~feeder_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~23_combout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|E_st_data[22]~6_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~15_combout\ : std_logic;
SIGNAL \u0|width_adapter_004|data_reg~7_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|rs~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|data_to_send~13_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|data_to_send~14_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd[7]~feeder_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|src_payload~0_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[0]~23_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[0]~25_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector112~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector112~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_data[1]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector111~0_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[1]~24_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[1]~26_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector111~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|src_payload~2_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[2]~25_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[2]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[2]~27_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector110~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector110~1_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[3]~26_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[3]~28_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_data[3]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector109~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector109~1_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[4]~27_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[4]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[4]~29_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector108~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector108~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|src_payload~5_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[5]~28_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[5]~30_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_data[5]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector107~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector107~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|src_payload~6_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[6]~29_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[6]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[6]~31_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_data[6]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector106~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector106~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|src_payload~7_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[7]~30_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[7]~32_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_data[7]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector105~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector105~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_data[8]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|src_payload~8_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[8]~31_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[8]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[8]~33_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector104~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector104~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|src_payload~9_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[9]~32_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[9]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[9]~34_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_data[9]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector103~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector103~1_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[10]~33_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[10]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[10]~35_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_data[10]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector102~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector102~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|src_payload~11_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[11]~34_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[11]~36_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_data[11]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector101~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector101~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|src_payload~12_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[12]~35_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[12]~37_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_data[12]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector100~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector100~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|src_payload~13_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[13]~36_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[13]~38_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_data[13]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector99~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector99~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|src_payload~14_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[14]~37_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[14]~39_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_data[14]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector98~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector98~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_data[15]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_0|Selector97~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|src_payload~15_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[15]~38_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[15]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[15]~40_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector97~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~16_combout\ : std_logic;
SIGNAL \u0|width_adapter_002|address_reg[4]~1_combout\ : std_logic;
SIGNAL \u0|sram_0|is_write~0_combout\ : std_logic;
SIGNAL \u0|sram_0|is_write~regout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~17_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~18_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~3_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~19_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~4_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~20_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~5_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~21_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~6_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~22_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~7_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~23_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~8_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~24_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~9_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~25_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~10_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~26_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~11_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~27_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~12_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~28_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~13_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~29_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~14_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~30_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~15_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~31_combout\ : std_logic;
SIGNAL \u0|green_leds|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \u0|green_leds|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \u0|green_leds|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|LCD_BLON~feeder_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|LCD_BLON~regout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|LCD_ON~feeder_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|LCD_ON~regout\ : std_logic;
SIGNAL \u0|character_lcd_0|rs~1_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|rs~regout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|LCD_RS~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|LCD_RS~regout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|LCD_EN~0_combout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|LCD_EN~regout\ : std_logic;
SIGNAL \u0|sdram_0|m_addr[3]~0_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[19]~15_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[18]~15_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector94~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector94~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_addr[3]~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|m_addr[3]~2_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[20]~16_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[19]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[19]~16_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector93~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector93~1_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[21]~17_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[20]~17_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector92~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector92~1_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[22]~18_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[21]~18_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector91~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector91~1_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[23]~19_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[22]~19_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector90~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector90~1_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[24]~20_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[23]~20_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector89~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector89~1_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[25]~21_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[24]~21_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector88~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector88~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector87~0_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[26]~22_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[25]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[25]~22_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector87~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector86~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector86~3_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector85~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector85~3_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector84~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector84~3_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector83~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector83~3_combout\ : std_logic;
SIGNAL \u0|width_adapter|out_data[27]~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[26]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[26]~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector96~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|WideOr16~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector95~0_combout\ : std_logic;
SIGNAL \u0|altpll_0|sd1|_clk0\ : std_logic;
SIGNAL \u0|altpll_0|sd1|_clk0~clkctrl_e_DRAM_CLK_outclk\ : std_logic;
SIGNAL \u0|sdram_0|Selector19~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector19~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector19~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector19~3_combout\ : std_logic;
SIGNAL \u0|sdram_0|comb~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|comb~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[16]~23_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector114~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|comb~2_combout\ : std_logic;
SIGNAL \u0|sdram_0|comb~3_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[17]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[17]~24_combout\ : std_logic;
SIGNAL \u0|sdram_0|Selector113~0_combout\ : std_logic;
SIGNAL \u0|width_adapter_002|out_data[19]~0_combout\ : std_logic;
SIGNAL \u0|width_adapter_002|out_data[20]~1_combout\ : std_logic;
SIGNAL \u0|width_adapter_002|out_data[21]~2_combout\ : std_logic;
SIGNAL \u0|width_adapter_002|out_data[22]~3_combout\ : std_logic;
SIGNAL \u0|width_adapter_002|out_data[23]~4_combout\ : std_logic;
SIGNAL \u0|width_adapter_002|out_data[24]~5_combout\ : std_logic;
SIGNAL \u0|width_adapter_002|out_data[25]~6_combout\ : std_logic;
SIGNAL \u0|width_adapter_002|out_data[26]~7_combout\ : std_logic;
SIGNAL \u0|width_adapter_002|out_data[27]~8_combout\ : std_logic;
SIGNAL \u0|width_adapter_002|out_data[28]~9_combout\ : std_logic;
SIGNAL \u0|width_adapter_002|out_data[29]~10_combout\ : std_logic;
SIGNAL \u0|width_adapter_002|out_data[30]~11_combout\ : std_logic;
SIGNAL \u0|width_adapter_002|out_data[31]~12_combout\ : std_logic;
SIGNAL \u0|width_adapter_002|out_data[32]~13_combout\ : std_logic;
SIGNAL \u0|width_adapter_002|out_data[33]~14_combout\ : std_logic;
SIGNAL \u0|width_adapter_002|out_data[34]~15_combout\ : std_logic;
SIGNAL \u0|width_adapter_002|out_data[35]~16_combout\ : std_logic;
SIGNAL \u0|width_adapter_002|out_data[36]~17_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\ : std_logic;
SIGNAL \u0|sram_0|SRAM_WE_N~regout\ : std_logic;
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~combout\ : std_logic;
SIGNAL \u0|sram_0|SRAM_OE_N~regout\ : std_logic;
SIGNAL \u0|sram_0|SRAM_LB_N~0_combout\ : std_logic;
SIGNAL \u0|sram_0|SRAM_LB_N~1_combout\ : std_logic;
SIGNAL \u0|sram_0|SRAM_UB_N~0_combout\ : std_logic;
SIGNAL \u0|sram_0|SRAM_UB_N~regout\ : std_logic;
SIGNAL \u0|sram_0|SRAM_LB_N~2_combout\ : std_logic;
SIGNAL \u0|sram_0|SRAM_LB_N~regout\ : std_logic;
SIGNAL \u0|sram_0|SRAM_CE_N~regout\ : std_logic;
SIGNAL \altera_reserved_tms~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \KEY~combout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|switch_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|timer_0|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|state_1_counter\ : std_logic_vector(4 DOWNTO 1);
SIGNAL \u0|character_lcd_0|Char_LCD_Init|the_command\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|sdram_0|refresh_counter\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|sdram_0|i_refs\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|sram_0|writedata_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|width_adapter|data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cmd_xbar_mux_002|src_payload\ : std_logic_vector(112 DOWNTO 0);
SIGNAL \u0|cmd_xbar_mux_003|src_data\ : std_logic_vector(99 DOWNTO 0);
SIGNAL \u0|cmd_xbar_mux_003|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|width_adapter_002|count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|crosser_001|clock_xer|out_data_buffer\ : std_logic_vector(112 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|W_ipending_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|E_arith_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|timer_0|counter_snapshot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|altpll_0|stdsync2|dffpipe3|dffe5a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|sdram_0|active_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\ : std_logic_vector(40 DOWNTO 0);
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|cmd_xbar_mux|src_data\ : std_logic_vector(99 DOWNTO 0);
SIGNAL \u0|width_adapter_001|data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|width_adapter_004|byteen_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cmd_xbar_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cmd_xbar_mux_003|src_payload\ : std_logic_vector(112 DOWNTO 0);
SIGNAL \u0|width_adapter_002|data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|width_adapter_003|out_data\ : std_logic_vector(99 DOWNTO 0);
SIGNAL \u0|crosser_001|clock_xer|in_to_out_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|F_pc\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|timer_0|period_l_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|timer_0|control_register\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|character_lcd_0|data_to_send\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|idle_counter\ : std_logic_vector(7 DOWNTO 1);
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\ : std_logic_vector(18 DOWNTO 1);
SIGNAL \u0|switch|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|altpll_0|stdsync2|dffpipe3|dffe4a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|sdram_0|i_cmd\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|sdram_0|active_addr\ : std_logic_vector(21 DOWNTO 0);
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\ : std_logic_vector(40 DOWNTO 0);
SIGNAL \u0|sram_0|SRAM_ADDR\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|timer_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|green_leds_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|cmd_xbar_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|width_adapter|byteen_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|width_adapter_004|address_reg\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|width_adapter_005|data_reg\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \u0|crosser|clock_xer|out_data_buffer\ : std_logic_vector(112 DOWNTO 0);
SIGNAL \SW~combout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cmd_xbar_mux_001|src_data\ : std_logic_vector(99 DOWNTO 0);
SIGNAL \u0|cmd_xbar_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cmd_xbar_mux_002|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cmd_xbar_mux_002|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|width_adapter_002|address_reg\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|width_adapter_003|data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|crosser|clock_xer|out_to_in_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|crosser_001|clock_xer|in_data_buffer\ : std_logic_vector(112 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|W_ienable_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|timer_0|period_h_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\ : std_logic_vector(4 DOWNTO 1);
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\ : std_logic_vector(20 DOWNTO 1);
SIGNAL \u0|green_leds|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|sdram_0|za_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|sdram_0|i_addr\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|altpll_0_pll_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|timer_0_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|green_leds_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cmd_xbar_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|width_adapter|address_reg\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|width_adapter_004|data_reg\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \u0|crosser|clock_xer|in_data_buffer\ : std_logic_vector(112 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|switch_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cmd_xbar_mux_002|src_data\ : std_logic_vector(99 DOWNTO 0);
SIGNAL \u0|crosser_001|clock_xer|out_to_in_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|timer_0|internal_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|green_leds|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|altpll_0|stdsync2|dffpipe3|dffe6a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|sdram_0|m_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|sdram_0|active_dqm\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|altpll_0_pll_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|width_adapter_001|out_data\ : std_logic_vector(99 DOWNTO 0);
SIGNAL \u0|width_adapter_004|count\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|switch_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cmd_xbar_mux_003|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|width_adapter_002|byteen_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|crosser|clock_xer|in_to_out_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|timer_0|read_mux_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\ : std_logic_vector(4 DOWNTO 1);
SIGNAL \u0|character_lcd_0|Char_LCD_Init|command_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|sdram_0|rd_valid\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|sdram_0|i_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|sram_0|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|timer_0_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|green_leds_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|width_adapter|count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem[0][40]~regout\ : std_logic;
SIGNAL \u0|character_lcd_0|Char_LCD_Comm|ALT_INV_idle_counter[2]~9_combout\ : std_logic;
SIGNAL \u0|sdram_0|ALT_INV_m_state.000010000~regout\ : std_logic;
SIGNAL \u0|sdram_0|ALT_INV_m_state.000000010~regout\ : std_logic;
SIGNAL \u0|width_adapter_002|ALT_INV_use_reg~regout\ : std_logic;
SIGNAL \u0|sdram_0|ALT_INV_Selector22~1_combout\ : std_logic;
SIGNAL \u0|sdram_0|ALT_INV_Selector20~0_combout\ : std_logic;
SIGNAL \u0|sdram_0|ALT_INV_Selector19~3_combout\ : std_logic;
SIGNAL \u0|sdram_0|ALT_INV_Selector21~1_combout\ : std_logic;
SIGNAL \u0|width_adapter|ALT_INV_use_reg~regout\ : std_logic;
SIGNAL \u0|width_adapter_004|ALT_INV_use_reg~regout\ : std_logic;
SIGNAL \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(4 DOWNTO 3);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \u0|nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_KEY <= KEY;
ww_SW <= SW;
ww_CLOCK_50 <= CLOCK_50;
LEDG <= ww_LEDG;
LCD_BLON <= ww_LCD_BLON;
LCD_ON <= ww_LCD_ON;
LCD_RS <= ww_LCD_RS;
LCD_EN <= ww_LCD_EN;
LCD_RW <= ww_LCD_RW;
DRAM_ADDR <= ww_DRAM_ADDR;
DRAM_BA_0 <= ww_DRAM_BA_0;
DRAM_BA_1 <= ww_DRAM_BA_1;
DRAM_CAS_N <= ww_DRAM_CAS_N;
DRAM_CKE <= ww_DRAM_CKE;
DRAM_CLK <= ww_DRAM_CLK;
DRAM_CS_N <= ww_DRAM_CS_N;
DRAM_LDQM <= ww_DRAM_LDQM;
DRAM_UDQM <= ww_DRAM_UDQM;
DRAM_RAS_N <= ww_DRAM_RAS_N;
DRAM_WE_N <= ww_DRAM_WE_N;
SRAM_ADDR <= ww_SRAM_ADDR;
SRAM_WE_N <= ww_SRAM_WE_N;
SRAM_OE_N <= ww_SRAM_OE_N;
SRAM_UB_N <= ww_SRAM_UB_N;
SRAM_LB_N <= ww_SRAM_LB_N;
SRAM_CE_N <= ww_SRAM_CE_N;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u0|altpll_0|sd1|pll_INCLK_bus\ <= (gnd & \CLOCK_50~combout\);

\u0|altpll_0|sd1|_clk0\ <= \u0|altpll_0|sd1|pll_CLK_bus\(0);
\u0|altpll_0|sd1|_clk1\ <= \u0|altpll_0|sd1|pll_CLK_bus\(1);
\u0|altpll_0|sd1|pll~CLK2\ <= \u0|altpll_0|sd1|pll_CLK_bus\(2);

\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\u0|nios2_qsys_0|W_rf_wr_data[31]~32_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[30]~33_combout\ & 
\u0|nios2_qsys_0|W_rf_wr_data[29]~34_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[28]~28_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[27]~29_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[26]~30_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[25]~31_combout\ & 
\u0|nios2_qsys_0|W_rf_wr_data[24]~11_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[23]~12_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[22]~13_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[21]~14_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[20]~15_combout\ & 
\u0|nios2_qsys_0|W_rf_wr_data[19]~16_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[18]~17_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[17]~18_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[16]~19_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[15]~20_combout\ & 
\u0|nios2_qsys_0|W_rf_wr_data[14]~21_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[13]~22_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[12]~23_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[11]~24_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[10]~25_combout\ & 
\u0|nios2_qsys_0|W_rf_wr_data[9]~26_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[8]~27_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[7]~10_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[6]~9_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[5]~8_combout\ & 
\u0|nios2_qsys_0|W_rf_wr_data[4]~7_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[3]~6_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[2]~5_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[1]~4_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[0]~2_combout\);

\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|nios2_qsys_0|R_dst_regnum\(4) & \u0|nios2_qsys_0|R_dst_regnum\(3) & \u0|nios2_qsys_0|R_dst_regnum\(2) & 
\u0|nios2_qsys_0|R_dst_regnum\(1) & \u0|nios2_qsys_0|R_dst_regnum\(0));

\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|nios2_qsys_0|D_iw\(26) & \u0|nios2_qsys_0|D_iw\(25) & \u0|nios2_qsys_0|D_iw\(24) & \u0|nios2_qsys_0|D_iw\(23) & 
\u0|nios2_qsys_0|D_iw\(22));

\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\u0|nios2_qsys_0|W_rf_wr_data[31]~32_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[30]~33_combout\ & 
\u0|nios2_qsys_0|W_rf_wr_data[29]~34_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[28]~28_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[27]~29_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[26]~30_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[25]~31_combout\ & 
\u0|nios2_qsys_0|W_rf_wr_data[24]~11_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[23]~12_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[22]~13_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[21]~14_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[20]~15_combout\ & 
\u0|nios2_qsys_0|W_rf_wr_data[19]~16_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[18]~17_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[17]~18_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[16]~19_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[15]~20_combout\ & 
\u0|nios2_qsys_0|W_rf_wr_data[14]~21_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[13]~22_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[12]~23_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[11]~24_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[10]~25_combout\ & 
\u0|nios2_qsys_0|W_rf_wr_data[9]~26_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[8]~27_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[7]~10_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[6]~9_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[5]~8_combout\ & 
\u0|nios2_qsys_0|W_rf_wr_data[4]~7_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[3]~6_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[2]~5_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[1]~4_combout\ & \u0|nios2_qsys_0|W_rf_wr_data[0]~2_combout\);

\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|nios2_qsys_0|R_dst_regnum\(4) & \u0|nios2_qsys_0|R_dst_regnum\(3) & \u0|nios2_qsys_0|R_dst_regnum\(2) & 
\u0|nios2_qsys_0|R_dst_regnum\(1) & \u0|nios2_qsys_0|R_dst_regnum\(0));

\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|nios2_qsys_0|D_iw\(31) & \u0|nios2_qsys_0|D_iw\(30) & \u0|nios2_qsys_0|D_iw\(29) & \u0|nios2_qsys_0|D_iw\(28) & 
\u0|nios2_qsys_0|D_iw\(27));

\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~0_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~1_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (
\u0|cmd_xbar_mux|src_payload~5_combout\ & \u0|cmd_xbar_mux|src_payload~4_combout\ & \u0|cmd_xbar_mux|src_payload~18_combout\ & \u0|cmd_xbar_mux|src_payload~25_combout\ & \u0|cmd_xbar_mux|src_payload~26_combout\ & \u0|cmd_xbar_mux|src_payload~27_combout\
& \u0|cmd_xbar_mux|src_payload~28_combout\ & \u0|cmd_xbar_mux|src_payload~15_combout\ & \u0|cmd_xbar_mux|src_payload~23_combout\ & \u0|cmd_xbar_mux|src_payload~24_combout\ & \u0|cmd_xbar_mux|src_payload~13_combout\ & 
\u0|cmd_xbar_mux|src_payload~1_combout\ & \u0|cmd_xbar_mux|src_payload~3_combout\ & \u0|cmd_xbar_mux|src_payload~9_combout\ & \u0|cmd_xbar_mux|src_payload~2_combout\ & \u0|cmd_xbar_mux|src_payload~0_combout\);

\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(23) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(22) & 
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(21) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(20) & 
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(19) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(18) & 
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(17) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(16) & 
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(7) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(6) & 
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(5) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(4) & 
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(3) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(2) & 
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(1) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(0));

\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux|src_data\(45) & 
\u0|cmd_xbar_mux|src_data\(44) & \u0|cmd_xbar_mux|src_data\(43) & \u0|cmd_xbar_mux|src_data\(42) & \u0|cmd_xbar_mux|src_data\(41) & \u0|cmd_xbar_mux|src_data\(40) & \u0|cmd_xbar_mux|src_data\(39) & \u0|cmd_xbar_mux|src_data\(38));

\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(9) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(8) & 
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(7) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(6) & 
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(5) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(2));

\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (
\u0|cmd_xbar_mux|src_data\(34) & \u0|cmd_xbar_mux|src_data\(32));

\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(0) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(1) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(2) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(3) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(4) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(5) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(6) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(7) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(0) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(1) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(2) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(3) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(4) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(5) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(6) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(7) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(16) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(17) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(18) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(19) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(20) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(21) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(22) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(23) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~2_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~3_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~4_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~5_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~6_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~7_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~8_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~9_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~10_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~11_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~12_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~13_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~14_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~15_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~16_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~17_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~18_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~19_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~20_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~21_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~22_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~23_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~24_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~25_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~26_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~27_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~28_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata\(7) & 
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata\(6) & \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata\(5) & \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata\(4) & 
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata\(3) & \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata\(2) & \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata\(1) & 
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5) & 
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5) & 
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0) <= \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1) <= \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2) <= \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3) <= \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4) <= \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(4);
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5) <= \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(5);
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6) <= \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(6);
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7) <= \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(7);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~29_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~30_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \u0|cmd_xbar_mux_001|src_payload~31_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux_001|src_data\(49) & \u0|cmd_xbar_mux_001|src_data\(48) & \u0|cmd_xbar_mux_001|src_data\(47) & \u0|cmd_xbar_mux_001|src_data\(46) & 
\u0|cmd_xbar_mux_001|src_data\(45) & \u0|cmd_xbar_mux_001|src_data\(44) & \u0|cmd_xbar_mux_001|src_data\(43) & \u0|cmd_xbar_mux_001|src_data\(42) & \u0|cmd_xbar_mux_001|src_data\(41) & \u0|cmd_xbar_mux_001|src_data\(40) & 
\u0|cmd_xbar_mux_001|src_data\(39) & \u0|cmd_xbar_mux_001|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\(0) <= \u0|cmd_xbar_mux_001|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (
\u0|cmd_xbar_mux|src_payload~31_combout\ & \u0|cmd_xbar_mux|src_payload~30_combout\ & \u0|cmd_xbar_mux|src_payload~29_combout\ & \u0|cmd_xbar_mux|src_payload~17_combout\ & \u0|cmd_xbar_mux|src_payload~19_combout\ & \u0|cmd_xbar_mux|src_payload~8_combout\
& \u0|cmd_xbar_mux|src_payload~7_combout\ & \u0|cmd_xbar_mux|src_payload~6_combout\ & \u0|cmd_xbar_mux|src_payload~16_combout\ & \u0|cmd_xbar_mux|src_payload~14_combout\ & \u0|cmd_xbar_mux|src_payload~11_combout\ & \u0|cmd_xbar_mux|src_payload~12_combout\
& \u0|cmd_xbar_mux|src_payload~10_combout\ & \u0|cmd_xbar_mux|src_payload~20_combout\ & \u0|cmd_xbar_mux|src_payload~21_combout\ & \u0|cmd_xbar_mux|src_payload~22_combout\);

\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\ <= (
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(31) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(30) & 
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(29) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(28) & 
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(27) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(26) & 
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(25) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(24) & 
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(15) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(14) & 
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(13) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(12) & 
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(11) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(10) & 
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(9) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(8));

\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\u0|cmd_xbar_mux|src_data\(45) & 
\u0|cmd_xbar_mux|src_data\(44) & \u0|cmd_xbar_mux|src_data\(43) & \u0|cmd_xbar_mux|src_data\(42) & \u0|cmd_xbar_mux|src_data\(41) & \u0|cmd_xbar_mux|src_data\(40) & \u0|cmd_xbar_mux|src_data\(39) & \u0|cmd_xbar_mux|src_data\(38));

\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(9) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(8) & 
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(7) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(6) & 
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(5) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(2));

\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (
\u0|cmd_xbar_mux|src_data\(35) & \u0|cmd_xbar_mux|src_data\(33));

\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(24) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(8);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(25) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(26) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(27) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(28) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(29) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(30) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(31) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);

\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(8) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(9) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(1);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(10) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(2);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(11) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(3);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(12) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(4);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(13) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(5);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(14) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(6);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(15) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(7);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(24) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(8);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(25) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(9);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(26) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(10);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(27) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(11);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(28) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(12);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(29) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(13);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(30) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(14);
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(31) <= \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(15);

\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\u0|nios2_qsys_0|d_writedata\(7) & \u0|nios2_qsys_0|d_writedata\(6) & \u0|nios2_qsys_0|d_writedata\(5) & 
\u0|nios2_qsys_0|d_writedata\(4) & \u0|nios2_qsys_0|d_writedata\(3) & \u0|nios2_qsys_0|d_writedata\(2) & \u0|nios2_qsys_0|d_writedata\(1) & \u0|nios2_qsys_0|d_writedata\(0));

\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5) & 
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5) & 
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0) <= \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1) <= \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2) <= \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3) <= \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4) <= \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(4);
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5) <= \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(5);
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6) <= \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(6);
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7) <= \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(7);

\u0|altpll_0|sd1|_clk1~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \u0|altpll_0|sd1|_clk1\);

\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \altera_internal_jtag~TCKUTAP\);

\CLOCK_50~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLOCK_50~combout\);

\u0|altpll_0|sd1|_clk0~clkctrl_e_DRAM_CLK_INCLK_bus\ <= (gnd & gnd & gnd & \u0|altpll_0|sd1|_clk0\);

\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\);

\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

\u0|rst_controller|merged_reset~0clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \u0|rst_controller|merged_reset~0_combout\);

\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\);
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem[0][40]~regout\ <= NOT \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~regout\;
\u0|character_lcd_0|Char_LCD_Comm|ALT_INV_idle_counter[2]~9_combout\ <= NOT \u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~9_combout\;
\u0|sdram_0|ALT_INV_m_state.000010000~regout\ <= NOT \u0|sdram_0|m_state.000010000~regout\;
\u0|sdram_0|ALT_INV_m_state.000000010~regout\ <= NOT \u0|sdram_0|m_state.000000010~regout\;
\u0|width_adapter_002|ALT_INV_use_reg~regout\ <= NOT \u0|width_adapter_002|use_reg~regout\;
\u0|sdram_0|ALT_INV_Selector22~1_combout\ <= NOT \u0|sdram_0|Selector22~1_combout\;
\u0|sdram_0|ALT_INV_Selector20~0_combout\ <= NOT \u0|sdram_0|Selector20~0_combout\;
\u0|sdram_0|ALT_INV_Selector19~3_combout\ <= NOT \u0|sdram_0|Selector19~3_combout\;
\u0|sdram_0|ALT_INV_Selector21~1_combout\ <= NOT \u0|sdram_0|Selector21~1_combout\;
\u0|width_adapter|ALT_INV_use_reg~regout\ <= NOT \u0|width_adapter|use_reg~regout\;
\u0|width_adapter_004|ALT_INV_use_reg~regout\ <= NOT \u0|width_adapter_004|use_reg~regout\;
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\ <= NOT \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\;
\u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ <= NOT \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ <= NOT \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\u0|nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \u0|nios2_qsys_0|av_ld_rshift8~1_combout\;

-- Location: LCFF_X29_Y25_N9
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout\,
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(0));

-- Location: LCFF_X23_Y21_N9
\u0|width_adapter_002|byteen_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_data\(34),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter_002|use_reg~regout\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|byteen_reg\(0));

-- Location: LCFF_X23_Y21_N11
\u0|width_adapter_002|byteen_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_data\(35),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter_002|use_reg~regout\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|byteen_reg\(1));

-- Location: LCCOMB_X29_Y25_N8
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(1)))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~regout\ & (\altera_internal_jtag~TDIUTAP\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~regout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(1),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\);

-- Location: LCFF_X20_Y17_N1
\u0|width_adapter|byteen_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_data\(35),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|byteen_reg\(1));

-- Location: LCCOMB_X22_Y18_N18
\u0|nios2_qsys_0|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~2_combout\ = (\u0|nios2_qsys_0|E_src1\(1) & ((\u0|nios2_qsys_0|E_src2\(1) & (!\u0|nios2_qsys_0|Add1~1\)) # (!\u0|nios2_qsys_0|E_src2\(1) & (\u0|nios2_qsys_0|Add1~1\ & VCC)))) # (!\u0|nios2_qsys_0|E_src1\(1) & 
-- ((\u0|nios2_qsys_0|E_src2\(1) & ((\u0|nios2_qsys_0|Add1~1\) # (GND))) # (!\u0|nios2_qsys_0|E_src2\(1) & (!\u0|nios2_qsys_0|Add1~1\))))
-- \u0|nios2_qsys_0|Add1~3\ = CARRY((\u0|nios2_qsys_0|E_src1\(1) & (\u0|nios2_qsys_0|E_src2\(1) & !\u0|nios2_qsys_0|Add1~1\)) # (!\u0|nios2_qsys_0|E_src1\(1) & ((\u0|nios2_qsys_0|E_src2\(1)) # (!\u0|nios2_qsys_0|Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(1),
	datab => \u0|nios2_qsys_0|E_src2\(1),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~1\,
	combout => \u0|nios2_qsys_0|Add1~2_combout\,
	cout => \u0|nios2_qsys_0|Add1~3\);

-- Location: LCCOMB_X22_Y18_N30
\u0|nios2_qsys_0|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~14_combout\ = (\u0|nios2_qsys_0|E_src1\(7) & ((\u0|nios2_qsys_0|E_src2\(7) & (!\u0|nios2_qsys_0|Add1~13\)) # (!\u0|nios2_qsys_0|E_src2\(7) & (\u0|nios2_qsys_0|Add1~13\ & VCC)))) # (!\u0|nios2_qsys_0|E_src1\(7) & 
-- ((\u0|nios2_qsys_0|E_src2\(7) & ((\u0|nios2_qsys_0|Add1~13\) # (GND))) # (!\u0|nios2_qsys_0|E_src2\(7) & (!\u0|nios2_qsys_0|Add1~13\))))
-- \u0|nios2_qsys_0|Add1~15\ = CARRY((\u0|nios2_qsys_0|E_src1\(7) & (\u0|nios2_qsys_0|E_src2\(7) & !\u0|nios2_qsys_0|Add1~13\)) # (!\u0|nios2_qsys_0|E_src1\(7) & ((\u0|nios2_qsys_0|E_src2\(7)) # (!\u0|nios2_qsys_0|Add1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(7),
	datab => \u0|nios2_qsys_0|E_src2\(7),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~13\,
	combout => \u0|nios2_qsys_0|Add1~14_combout\,
	cout => \u0|nios2_qsys_0|Add1~15\);

-- Location: LCCOMB_X22_Y17_N26
\u0|nios2_qsys_0|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~42_combout\ = (\u0|nios2_qsys_0|E_src2\(21) & ((\u0|nios2_qsys_0|E_src1\(21) & (!\u0|nios2_qsys_0|Add1~41\)) # (!\u0|nios2_qsys_0|E_src1\(21) & ((\u0|nios2_qsys_0|Add1~41\) # (GND))))) # (!\u0|nios2_qsys_0|E_src2\(21) & 
-- ((\u0|nios2_qsys_0|E_src1\(21) & (\u0|nios2_qsys_0|Add1~41\ & VCC)) # (!\u0|nios2_qsys_0|E_src1\(21) & (!\u0|nios2_qsys_0|Add1~41\))))
-- \u0|nios2_qsys_0|Add1~43\ = CARRY((\u0|nios2_qsys_0|E_src2\(21) & ((!\u0|nios2_qsys_0|Add1~41\) # (!\u0|nios2_qsys_0|E_src1\(21)))) # (!\u0|nios2_qsys_0|E_src2\(21) & (!\u0|nios2_qsys_0|E_src1\(21) & !\u0|nios2_qsys_0|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(21),
	datab => \u0|nios2_qsys_0|E_src1\(21),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~41\,
	combout => \u0|nios2_qsys_0|Add1~42_combout\,
	cout => \u0|nios2_qsys_0|Add1~43\);

-- Location: LCCOMB_X23_Y18_N24
\u0|nios2_qsys_0|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~8_combout\ = ((\u0|nios2_qsys_0|E_src2\(4) $ (\u0|nios2_qsys_0|E_src1\(4) $ (!\u0|nios2_qsys_0|Add2~7\)))) # (GND)
-- \u0|nios2_qsys_0|Add2~9\ = CARRY((\u0|nios2_qsys_0|E_src2\(4) & ((\u0|nios2_qsys_0|E_src1\(4)) # (!\u0|nios2_qsys_0|Add2~7\))) # (!\u0|nios2_qsys_0|E_src2\(4) & (\u0|nios2_qsys_0|E_src1\(4) & !\u0|nios2_qsys_0|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(4),
	datab => \u0|nios2_qsys_0|E_src1\(4),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~7\,
	combout => \u0|nios2_qsys_0|Add2~8_combout\,
	cout => \u0|nios2_qsys_0|Add2~9\);

-- Location: LCCOMB_X23_Y18_N28
\u0|nios2_qsys_0|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~12_combout\ = ((\u0|nios2_qsys_0|E_src2\(6) $ (\u0|nios2_qsys_0|E_src1\(6) $ (!\u0|nios2_qsys_0|Add2~11\)))) # (GND)
-- \u0|nios2_qsys_0|Add2~13\ = CARRY((\u0|nios2_qsys_0|E_src2\(6) & ((\u0|nios2_qsys_0|E_src1\(6)) # (!\u0|nios2_qsys_0|Add2~11\))) # (!\u0|nios2_qsys_0|E_src2\(6) & (\u0|nios2_qsys_0|E_src1\(6) & !\u0|nios2_qsys_0|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(6),
	datab => \u0|nios2_qsys_0|E_src1\(6),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~11\,
	combout => \u0|nios2_qsys_0|Add2~12_combout\,
	cout => \u0|nios2_qsys_0|Add2~13\);

-- Location: LCCOMB_X23_Y17_N0
\u0|nios2_qsys_0|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~16_combout\ = ((\u0|nios2_qsys_0|E_src2\(8) $ (\u0|nios2_qsys_0|E_src1\(8) $ (!\u0|nios2_qsys_0|Add2~15\)))) # (GND)
-- \u0|nios2_qsys_0|Add2~17\ = CARRY((\u0|nios2_qsys_0|E_src2\(8) & ((\u0|nios2_qsys_0|E_src1\(8)) # (!\u0|nios2_qsys_0|Add2~15\))) # (!\u0|nios2_qsys_0|E_src2\(8) & (\u0|nios2_qsys_0|E_src1\(8) & !\u0|nios2_qsys_0|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(8),
	datab => \u0|nios2_qsys_0|E_src1\(8),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~15\,
	combout => \u0|nios2_qsys_0|Add2~16_combout\,
	cout => \u0|nios2_qsys_0|Add2~17\);

-- Location: LCCOMB_X23_Y17_N2
\u0|nios2_qsys_0|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~18_combout\ = (\u0|nios2_qsys_0|E_src1\(9) & ((\u0|nios2_qsys_0|E_src2\(9) & (\u0|nios2_qsys_0|Add2~17\ & VCC)) # (!\u0|nios2_qsys_0|E_src2\(9) & (!\u0|nios2_qsys_0|Add2~17\)))) # (!\u0|nios2_qsys_0|E_src1\(9) & 
-- ((\u0|nios2_qsys_0|E_src2\(9) & (!\u0|nios2_qsys_0|Add2~17\)) # (!\u0|nios2_qsys_0|E_src2\(9) & ((\u0|nios2_qsys_0|Add2~17\) # (GND)))))
-- \u0|nios2_qsys_0|Add2~19\ = CARRY((\u0|nios2_qsys_0|E_src1\(9) & (!\u0|nios2_qsys_0|E_src2\(9) & !\u0|nios2_qsys_0|Add2~17\)) # (!\u0|nios2_qsys_0|E_src1\(9) & ((!\u0|nios2_qsys_0|Add2~17\) # (!\u0|nios2_qsys_0|E_src2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(9),
	datab => \u0|nios2_qsys_0|E_src2\(9),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~17\,
	combout => \u0|nios2_qsys_0|Add2~18_combout\,
	cout => \u0|nios2_qsys_0|Add2~19\);

-- Location: LCCOMB_X23_Y17_N4
\u0|nios2_qsys_0|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~20_combout\ = ((\u0|nios2_qsys_0|E_src1\(10) $ (\u0|nios2_qsys_0|E_src2\(10) $ (!\u0|nios2_qsys_0|Add2~19\)))) # (GND)
-- \u0|nios2_qsys_0|Add2~21\ = CARRY((\u0|nios2_qsys_0|E_src1\(10) & ((\u0|nios2_qsys_0|E_src2\(10)) # (!\u0|nios2_qsys_0|Add2~19\))) # (!\u0|nios2_qsys_0|E_src1\(10) & (\u0|nios2_qsys_0|E_src2\(10) & !\u0|nios2_qsys_0|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(10),
	datab => \u0|nios2_qsys_0|E_src2\(10),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~19\,
	combout => \u0|nios2_qsys_0|Add2~20_combout\,
	cout => \u0|nios2_qsys_0|Add2~21\);

-- Location: LCCOMB_X23_Y17_N28
\u0|nios2_qsys_0|Add2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~44_combout\ = ((\u0|nios2_qsys_0|E_src1\(22) $ (\u0|nios2_qsys_0|E_src2\(22) $ (!\u0|nios2_qsys_0|Add2~43\)))) # (GND)
-- \u0|nios2_qsys_0|Add2~45\ = CARRY((\u0|nios2_qsys_0|E_src1\(22) & ((\u0|nios2_qsys_0|E_src2\(22)) # (!\u0|nios2_qsys_0|Add2~43\))) # (!\u0|nios2_qsys_0|E_src1\(22) & (\u0|nios2_qsys_0|E_src2\(22) & !\u0|nios2_qsys_0|Add2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(22),
	datab => \u0|nios2_qsys_0|E_src2\(22),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~43\,
	combout => \u0|nios2_qsys_0|Add2~44_combout\,
	cout => \u0|nios2_qsys_0|Add2~45\);

-- Location: LCFF_X8_Y24_N3
\u0|character_lcd_0|Char_LCD_Comm|idle_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[1]~7_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Comm|ALT_INV_idle_counter[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(1));

-- Location: LCFF_X8_Y24_N5
\u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~10_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Comm|ALT_INV_idle_counter[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(2));

-- Location: LCFF_X8_Y24_N7
\u0|character_lcd_0|Char_LCD_Comm|idle_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[3]~12_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Comm|ALT_INV_idle_counter[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(3));

-- Location: LCFF_X8_Y24_N9
\u0|character_lcd_0|Char_LCD_Comm|idle_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[4]~14_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Comm|ALT_INV_idle_counter[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(4));

-- Location: LCFF_X8_Y24_N11
\u0|character_lcd_0|Char_LCD_Comm|idle_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[5]~16_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Comm|ALT_INV_idle_counter[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(5));

-- Location: LCFF_X8_Y24_N13
\u0|character_lcd_0|Char_LCD_Comm|idle_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[6]~18_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Comm|ALT_INV_idle_counter[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(6));

-- Location: LCFF_X8_Y24_N15
\u0|character_lcd_0|Char_LCD_Comm|idle_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[7]~20_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Comm|ALT_INV_idle_counter[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(7));

-- Location: LCFF_X18_Y12_N25
\u0|sdram_0|m_next.000001000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector34~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|sdram_0|ALT_INV_m_state.000000010~regout\,
	ena => \u0|sdram_0|Selector34~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_next.000001000~regout\);

-- Location: LCFF_X18_Y12_N27
\u0|sdram_0|m_next.000010000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector35~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|sdram_0|ALT_INV_m_state.000000010~regout\,
	ena => \u0|sdram_0|Selector34~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_next.000010000~regout\);

-- Location: LCFF_X22_Y19_N25
\u0|nios2_qsys_0|W_alu_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[0]~23_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(0));

-- Location: LCCOMB_X31_Y14_N22
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ & 
-- (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\ $ (GND))) # (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ & 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\ & VCC))
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\ = CARRY((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ & 
-- !\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\,
	datad => VCC,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\,
	cout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\);

-- Location: LCCOMB_X31_Y14_N24
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\ = \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ $ 
-- (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\ $ (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\,
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\,
	cin => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\);

-- Location: LCCOMB_X28_Y13_N28
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ & 
-- (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\ $ (GND))) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ & 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\ & VCC))
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\ = CARRY((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ & 
-- !\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\,
	datad => VCC,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\,
	cout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\);

-- Location: M4K_X26_Y18
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"DEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_nios2_qsys_0_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_nios2_qsys_0:nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a_module:niosII_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vgh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_qsys_0|W_rf_wren~combout\,
	portbrewe => VCC,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X17_Y21_N13
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[17]~52_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(17));

-- Location: LCFF_X17_Y22_N13
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[1]~20_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(1));

-- Location: LCFF_X17_Y22_N17
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[3]~24_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(3));

-- Location: LCFF_X17_Y22_N21
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[5]~28_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(5));

-- Location: LCFF_X17_Y22_N25
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[7]~32_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(7));

-- Location: LCFF_X17_Y21_N7
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[14]~46_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(14));

-- Location: LCFF_X17_Y21_N11
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[16]~50_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(16));

-- Location: LCFF_X17_Y18_N17
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[18]~54_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(18));

-- Location: LCFF_X17_Y19_N17
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[2]~20_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(2));

-- Location: LCFF_X17_Y19_N21
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[4]~24_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(4));

-- Location: LCFF_X17_Y18_N13
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[16]~48_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(16));

-- Location: LCCOMB_X8_Y24_N2
\u0|character_lcd_0|Char_LCD_Comm|idle_counter[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|idle_counter[1]~7_combout\ = \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(1) $ (VCC)
-- \u0|character_lcd_0|Char_LCD_Comm|idle_counter[1]~8\ = CARRY(\u0|character_lcd_0|Char_LCD_Comm|idle_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(1),
	datad => VCC,
	combout => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[1]~7_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[1]~8\);

-- Location: LCCOMB_X8_Y24_N4
\u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~10_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|idle_counter\(2) & (!\u0|character_lcd_0|Char_LCD_Comm|idle_counter[1]~8\)) # (!\u0|character_lcd_0|Char_LCD_Comm|idle_counter\(2) & 
-- ((\u0|character_lcd_0|Char_LCD_Comm|idle_counter[1]~8\) # (GND)))
-- \u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~11\ = CARRY((!\u0|character_lcd_0|Char_LCD_Comm|idle_counter[1]~8\) # (!\u0|character_lcd_0|Char_LCD_Comm|idle_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(2),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[1]~8\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~10_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~11\);

-- Location: LCCOMB_X8_Y24_N6
\u0|character_lcd_0|Char_LCD_Comm|idle_counter[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|idle_counter[3]~12_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|idle_counter\(3) & (\u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~11\ $ (GND))) # (!\u0|character_lcd_0|Char_LCD_Comm|idle_counter\(3) & 
-- (!\u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~11\ & VCC))
-- \u0|character_lcd_0|Char_LCD_Comm|idle_counter[3]~13\ = CARRY((\u0|character_lcd_0|Char_LCD_Comm|idle_counter\(3) & !\u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(3),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~11\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[3]~12_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[3]~13\);

-- Location: LCCOMB_X8_Y24_N8
\u0|character_lcd_0|Char_LCD_Comm|idle_counter[4]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|idle_counter[4]~14_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|idle_counter\(4) & (!\u0|character_lcd_0|Char_LCD_Comm|idle_counter[3]~13\)) # (!\u0|character_lcd_0|Char_LCD_Comm|idle_counter\(4) & 
-- ((\u0|character_lcd_0|Char_LCD_Comm|idle_counter[3]~13\) # (GND)))
-- \u0|character_lcd_0|Char_LCD_Comm|idle_counter[4]~15\ = CARRY((!\u0|character_lcd_0|Char_LCD_Comm|idle_counter[3]~13\) # (!\u0|character_lcd_0|Char_LCD_Comm|idle_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(4),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[3]~13\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[4]~14_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[4]~15\);

-- Location: LCCOMB_X8_Y24_N10
\u0|character_lcd_0|Char_LCD_Comm|idle_counter[5]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|idle_counter[5]~16_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|idle_counter\(5) & (\u0|character_lcd_0|Char_LCD_Comm|idle_counter[4]~15\ $ (GND))) # (!\u0|character_lcd_0|Char_LCD_Comm|idle_counter\(5) & 
-- (!\u0|character_lcd_0|Char_LCD_Comm|idle_counter[4]~15\ & VCC))
-- \u0|character_lcd_0|Char_LCD_Comm|idle_counter[5]~17\ = CARRY((\u0|character_lcd_0|Char_LCD_Comm|idle_counter\(5) & !\u0|character_lcd_0|Char_LCD_Comm|idle_counter[4]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(5),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[4]~15\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[5]~16_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[5]~17\);

-- Location: LCCOMB_X8_Y24_N12
\u0|character_lcd_0|Char_LCD_Comm|idle_counter[6]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|idle_counter[6]~18_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|idle_counter\(6) & (!\u0|character_lcd_0|Char_LCD_Comm|idle_counter[5]~17\)) # (!\u0|character_lcd_0|Char_LCD_Comm|idle_counter\(6) & 
-- ((\u0|character_lcd_0|Char_LCD_Comm|idle_counter[5]~17\) # (GND)))
-- \u0|character_lcd_0|Char_LCD_Comm|idle_counter[6]~19\ = CARRY((!\u0|character_lcd_0|Char_LCD_Comm|idle_counter[5]~17\) # (!\u0|character_lcd_0|Char_LCD_Comm|idle_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(6),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[5]~17\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[6]~18_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[6]~19\);

-- Location: LCCOMB_X8_Y24_N14
\u0|character_lcd_0|Char_LCD_Comm|idle_counter[7]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|idle_counter[7]~20_combout\ = \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(7) $ (!\u0|character_lcd_0|Char_LCD_Comm|idle_counter[6]~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(7),
	cin => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[6]~19\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[7]~20_combout\);

-- Location: LCCOMB_X40_Y18_N12
\u0|sdram_0|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Add0~8_combout\ = (\u0|sdram_0|refresh_counter\(4) & ((GND) # (!\u0|sdram_0|Add0~7\))) # (!\u0|sdram_0|refresh_counter\(4) & (\u0|sdram_0|Add0~7\ $ (GND)))
-- \u0|sdram_0|Add0~9\ = CARRY((\u0|sdram_0|refresh_counter\(4)) # (!\u0|sdram_0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|refresh_counter\(4),
	datad => VCC,
	cin => \u0|sdram_0|Add0~7\,
	combout => \u0|sdram_0|Add0~8_combout\,
	cout => \u0|sdram_0|Add0~9\);

-- Location: LCCOMB_X40_Y18_N14
\u0|sdram_0|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Add0~10_combout\ = (\u0|sdram_0|refresh_counter\(5) & (\u0|sdram_0|Add0~9\ & VCC)) # (!\u0|sdram_0|refresh_counter\(5) & (!\u0|sdram_0|Add0~9\))
-- \u0|sdram_0|Add0~11\ = CARRY((!\u0|sdram_0|refresh_counter\(5) & !\u0|sdram_0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|refresh_counter\(5),
	datad => VCC,
	cin => \u0|sdram_0|Add0~9\,
	combout => \u0|sdram_0|Add0~10_combout\,
	cout => \u0|sdram_0|Add0~11\);

-- Location: LCCOMB_X40_Y18_N26
\u0|sdram_0|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Add0~22_combout\ = (\u0|sdram_0|refresh_counter\(11) & (\u0|sdram_0|Add0~21\ & VCC)) # (!\u0|sdram_0|refresh_counter\(11) & (!\u0|sdram_0|Add0~21\))
-- \u0|sdram_0|Add0~23\ = CARRY((!\u0|sdram_0|refresh_counter\(11) & !\u0|sdram_0|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|refresh_counter\(11),
	datad => VCC,
	cin => \u0|sdram_0|Add0~21\,
	combout => \u0|sdram_0|Add0~22_combout\,
	cout => \u0|sdram_0|Add0~23\);

-- Location: LCCOMB_X40_Y18_N28
\u0|sdram_0|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Add0~24_combout\ = \u0|sdram_0|Add0~23\ $ (!\u0|sdram_0|refresh_counter\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_0|refresh_counter\(12),
	cin => \u0|sdram_0|Add0~23\,
	combout => \u0|sdram_0|Add0~24_combout\);

-- Location: LCFF_X24_Y19_N7
\u0|nios2_qsys_0|E_src2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src2[28]~9_combout\,
	sdata => \u0|nios2_qsys_0|D_iw\(18),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(28));

-- Location: LCFF_X27_Y19_N29
\u0|nios2_qsys_0|E_src2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src2[27]~10_combout\,
	sdata => \u0|nios2_qsys_0|D_iw\(17),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(27));

-- Location: LCFF_X24_Y19_N25
\u0|nios2_qsys_0|E_src2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src2[26]~11_combout\,
	sdata => \u0|nios2_qsys_0|D_iw\(16),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(26));

-- Location: LCFF_X27_Y19_N17
\u0|nios2_qsys_0|E_src2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src2[29]~14_combout\,
	sdata => \u0|nios2_qsys_0|D_iw\(19),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(29));

-- Location: LCCOMB_X22_Y16_N2
\u0|nios2_qsys_0|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~50_combout\ = (\u0|nios2_qsys_0|E_src1\(25) & ((\u0|nios2_qsys_0|E_src2\(25) & (!\u0|nios2_qsys_0|Add1~49\)) # (!\u0|nios2_qsys_0|E_src2\(25) & (\u0|nios2_qsys_0|Add1~49\ & VCC)))) # (!\u0|nios2_qsys_0|E_src1\(25) & 
-- ((\u0|nios2_qsys_0|E_src2\(25) & ((\u0|nios2_qsys_0|Add1~49\) # (GND))) # (!\u0|nios2_qsys_0|E_src2\(25) & (!\u0|nios2_qsys_0|Add1~49\))))
-- \u0|nios2_qsys_0|Add1~51\ = CARRY((\u0|nios2_qsys_0|E_src1\(25) & (\u0|nios2_qsys_0|E_src2\(25) & !\u0|nios2_qsys_0|Add1~49\)) # (!\u0|nios2_qsys_0|E_src1\(25) & ((\u0|nios2_qsys_0|E_src2\(25)) # (!\u0|nios2_qsys_0|Add1~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(25),
	datab => \u0|nios2_qsys_0|E_src2\(25),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~49\,
	combout => \u0|nios2_qsys_0|Add1~50_combout\,
	cout => \u0|nios2_qsys_0|Add1~51\);

-- Location: LCCOMB_X22_Y16_N4
\u0|nios2_qsys_0|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~52_combout\ = ((\u0|nios2_qsys_0|E_src2\(26) $ (\u0|nios2_qsys_0|E_src1\(26) $ (\u0|nios2_qsys_0|Add1~51\)))) # (GND)
-- \u0|nios2_qsys_0|Add1~53\ = CARRY((\u0|nios2_qsys_0|E_src2\(26) & (\u0|nios2_qsys_0|E_src1\(26) & !\u0|nios2_qsys_0|Add1~51\)) # (!\u0|nios2_qsys_0|E_src2\(26) & ((\u0|nios2_qsys_0|E_src1\(26)) # (!\u0|nios2_qsys_0|Add1~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(26),
	datab => \u0|nios2_qsys_0|E_src1\(26),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~51\,
	combout => \u0|nios2_qsys_0|Add1~52_combout\,
	cout => \u0|nios2_qsys_0|Add1~53\);

-- Location: LCCOMB_X22_Y16_N6
\u0|nios2_qsys_0|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~54_combout\ = (\u0|nios2_qsys_0|E_src2\(27) & ((\u0|nios2_qsys_0|E_src1\(27) & (!\u0|nios2_qsys_0|Add1~53\)) # (!\u0|nios2_qsys_0|E_src1\(27) & ((\u0|nios2_qsys_0|Add1~53\) # (GND))))) # (!\u0|nios2_qsys_0|E_src2\(27) & 
-- ((\u0|nios2_qsys_0|E_src1\(27) & (\u0|nios2_qsys_0|Add1~53\ & VCC)) # (!\u0|nios2_qsys_0|E_src1\(27) & (!\u0|nios2_qsys_0|Add1~53\))))
-- \u0|nios2_qsys_0|Add1~55\ = CARRY((\u0|nios2_qsys_0|E_src2\(27) & ((!\u0|nios2_qsys_0|Add1~53\) # (!\u0|nios2_qsys_0|E_src1\(27)))) # (!\u0|nios2_qsys_0|E_src2\(27) & (!\u0|nios2_qsys_0|E_src1\(27) & !\u0|nios2_qsys_0|Add1~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(27),
	datab => \u0|nios2_qsys_0|E_src1\(27),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~53\,
	combout => \u0|nios2_qsys_0|Add1~54_combout\,
	cout => \u0|nios2_qsys_0|Add1~55\);

-- Location: LCCOMB_X22_Y16_N8
\u0|nios2_qsys_0|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~56_combout\ = ((\u0|nios2_qsys_0|E_src1\(28) $ (\u0|nios2_qsys_0|E_src2\(28) $ (\u0|nios2_qsys_0|Add1~55\)))) # (GND)
-- \u0|nios2_qsys_0|Add1~57\ = CARRY((\u0|nios2_qsys_0|E_src1\(28) & ((!\u0|nios2_qsys_0|Add1~55\) # (!\u0|nios2_qsys_0|E_src2\(28)))) # (!\u0|nios2_qsys_0|E_src1\(28) & (!\u0|nios2_qsys_0|E_src2\(28) & !\u0|nios2_qsys_0|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(28),
	datab => \u0|nios2_qsys_0|E_src2\(28),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~55\,
	combout => \u0|nios2_qsys_0|Add1~56_combout\,
	cout => \u0|nios2_qsys_0|Add1~57\);

-- Location: LCCOMB_X22_Y16_N10
\u0|nios2_qsys_0|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~58_combout\ = (\u0|nios2_qsys_0|E_src2\(29) & ((\u0|nios2_qsys_0|E_src1\(29) & (!\u0|nios2_qsys_0|Add1~57\)) # (!\u0|nios2_qsys_0|E_src1\(29) & ((\u0|nios2_qsys_0|Add1~57\) # (GND))))) # (!\u0|nios2_qsys_0|E_src2\(29) & 
-- ((\u0|nios2_qsys_0|E_src1\(29) & (\u0|nios2_qsys_0|Add1~57\ & VCC)) # (!\u0|nios2_qsys_0|E_src1\(29) & (!\u0|nios2_qsys_0|Add1~57\))))
-- \u0|nios2_qsys_0|Add1~59\ = CARRY((\u0|nios2_qsys_0|E_src2\(29) & ((!\u0|nios2_qsys_0|Add1~57\) # (!\u0|nios2_qsys_0|E_src1\(29)))) # (!\u0|nios2_qsys_0|E_src2\(29) & (!\u0|nios2_qsys_0|E_src1\(29) & !\u0|nios2_qsys_0|Add1~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(29),
	datab => \u0|nios2_qsys_0|E_src1\(29),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~57\,
	combout => \u0|nios2_qsys_0|Add1~58_combout\,
	cout => \u0|nios2_qsys_0|Add1~59\);

-- Location: LCCOMB_X22_Y16_N12
\u0|nios2_qsys_0|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~60_combout\ = ((\u0|nios2_qsys_0|E_src1\(30) $ (\u0|nios2_qsys_0|E_src2\(30) $ (\u0|nios2_qsys_0|Add1~59\)))) # (GND)
-- \u0|nios2_qsys_0|Add1~61\ = CARRY((\u0|nios2_qsys_0|E_src1\(30) & ((!\u0|nios2_qsys_0|Add1~59\) # (!\u0|nios2_qsys_0|E_src2\(30)))) # (!\u0|nios2_qsys_0|E_src1\(30) & (!\u0|nios2_qsys_0|E_src2\(30) & !\u0|nios2_qsys_0|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(30),
	datab => \u0|nios2_qsys_0|E_src2\(30),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~59\,
	combout => \u0|nios2_qsys_0|Add1~60_combout\,
	cout => \u0|nios2_qsys_0|Add1~61\);

-- Location: LCCOMB_X22_Y16_N14
\u0|nios2_qsys_0|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~62_combout\ = (\u0|nios2_qsys_0|E_arith_src1\(31) & ((\u0|nios2_qsys_0|E_arith_src2\(31) & (!\u0|nios2_qsys_0|Add1~61\)) # (!\u0|nios2_qsys_0|E_arith_src2\(31) & (\u0|nios2_qsys_0|Add1~61\ & VCC)))) # 
-- (!\u0|nios2_qsys_0|E_arith_src1\(31) & ((\u0|nios2_qsys_0|E_arith_src2\(31) & ((\u0|nios2_qsys_0|Add1~61\) # (GND))) # (!\u0|nios2_qsys_0|E_arith_src2\(31) & (!\u0|nios2_qsys_0|Add1~61\))))
-- \u0|nios2_qsys_0|Add1~63\ = CARRY((\u0|nios2_qsys_0|E_arith_src1\(31) & (\u0|nios2_qsys_0|E_arith_src2\(31) & !\u0|nios2_qsys_0|Add1~61\)) # (!\u0|nios2_qsys_0|E_arith_src1\(31) & ((\u0|nios2_qsys_0|E_arith_src2\(31)) # (!\u0|nios2_qsys_0|Add1~61\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_arith_src1\(31),
	datab => \u0|nios2_qsys_0|E_arith_src2\(31),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~61\,
	combout => \u0|nios2_qsys_0|Add1~62_combout\,
	cout => \u0|nios2_qsys_0|Add1~63\);

-- Location: LCCOMB_X22_Y16_N16
\u0|nios2_qsys_0|Add1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~64_combout\ = \u0|nios2_qsys_0|Add1~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u0|nios2_qsys_0|Add1~63\,
	combout => \u0|nios2_qsys_0|Add1~64_combout\);

-- Location: LCCOMB_X23_Y16_N4
\u0|nios2_qsys_0|Add2~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~52_combout\ = ((\u0|nios2_qsys_0|E_src2\(26) $ (\u0|nios2_qsys_0|E_src1\(26) $ (!\u0|nios2_qsys_0|Add2~51\)))) # (GND)
-- \u0|nios2_qsys_0|Add2~53\ = CARRY((\u0|nios2_qsys_0|E_src2\(26) & ((\u0|nios2_qsys_0|E_src1\(26)) # (!\u0|nios2_qsys_0|Add2~51\))) # (!\u0|nios2_qsys_0|E_src2\(26) & (\u0|nios2_qsys_0|E_src1\(26) & !\u0|nios2_qsys_0|Add2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(26),
	datab => \u0|nios2_qsys_0|E_src1\(26),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~51\,
	combout => \u0|nios2_qsys_0|Add2~52_combout\,
	cout => \u0|nios2_qsys_0|Add2~53\);

-- Location: LCCOMB_X23_Y16_N6
\u0|nios2_qsys_0|Add2~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~54_combout\ = (\u0|nios2_qsys_0|E_src2\(27) & ((\u0|nios2_qsys_0|E_src1\(27) & (\u0|nios2_qsys_0|Add2~53\ & VCC)) # (!\u0|nios2_qsys_0|E_src1\(27) & (!\u0|nios2_qsys_0|Add2~53\)))) # (!\u0|nios2_qsys_0|E_src2\(27) & 
-- ((\u0|nios2_qsys_0|E_src1\(27) & (!\u0|nios2_qsys_0|Add2~53\)) # (!\u0|nios2_qsys_0|E_src1\(27) & ((\u0|nios2_qsys_0|Add2~53\) # (GND)))))
-- \u0|nios2_qsys_0|Add2~55\ = CARRY((\u0|nios2_qsys_0|E_src2\(27) & (!\u0|nios2_qsys_0|E_src1\(27) & !\u0|nios2_qsys_0|Add2~53\)) # (!\u0|nios2_qsys_0|E_src2\(27) & ((!\u0|nios2_qsys_0|Add2~53\) # (!\u0|nios2_qsys_0|E_src1\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(27),
	datab => \u0|nios2_qsys_0|E_src1\(27),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~53\,
	combout => \u0|nios2_qsys_0|Add2~54_combout\,
	cout => \u0|nios2_qsys_0|Add2~55\);

-- Location: LCCOMB_X23_Y16_N8
\u0|nios2_qsys_0|Add2~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~56_combout\ = ((\u0|nios2_qsys_0|E_src2\(28) $ (\u0|nios2_qsys_0|E_src1\(28) $ (!\u0|nios2_qsys_0|Add2~55\)))) # (GND)
-- \u0|nios2_qsys_0|Add2~57\ = CARRY((\u0|nios2_qsys_0|E_src2\(28) & ((\u0|nios2_qsys_0|E_src1\(28)) # (!\u0|nios2_qsys_0|Add2~55\))) # (!\u0|nios2_qsys_0|E_src2\(28) & (\u0|nios2_qsys_0|E_src1\(28) & !\u0|nios2_qsys_0|Add2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(28),
	datab => \u0|nios2_qsys_0|E_src1\(28),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~55\,
	combout => \u0|nios2_qsys_0|Add2~56_combout\,
	cout => \u0|nios2_qsys_0|Add2~57\);

-- Location: LCCOMB_X23_Y16_N10
\u0|nios2_qsys_0|Add2~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~58_combout\ = (\u0|nios2_qsys_0|E_src1\(29) & ((\u0|nios2_qsys_0|E_src2\(29) & (\u0|nios2_qsys_0|Add2~57\ & VCC)) # (!\u0|nios2_qsys_0|E_src2\(29) & (!\u0|nios2_qsys_0|Add2~57\)))) # (!\u0|nios2_qsys_0|E_src1\(29) & 
-- ((\u0|nios2_qsys_0|E_src2\(29) & (!\u0|nios2_qsys_0|Add2~57\)) # (!\u0|nios2_qsys_0|E_src2\(29) & ((\u0|nios2_qsys_0|Add2~57\) # (GND)))))
-- \u0|nios2_qsys_0|Add2~59\ = CARRY((\u0|nios2_qsys_0|E_src1\(29) & (!\u0|nios2_qsys_0|E_src2\(29) & !\u0|nios2_qsys_0|Add2~57\)) # (!\u0|nios2_qsys_0|E_src1\(29) & ((!\u0|nios2_qsys_0|Add2~57\) # (!\u0|nios2_qsys_0|E_src2\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(29),
	datab => \u0|nios2_qsys_0|E_src2\(29),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~57\,
	combout => \u0|nios2_qsys_0|Add2~58_combout\,
	cout => \u0|nios2_qsys_0|Add2~59\);

-- Location: LCCOMB_X23_Y16_N12
\u0|nios2_qsys_0|Add2~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~60_combout\ = ((\u0|nios2_qsys_0|E_src1\(30) $ (\u0|nios2_qsys_0|E_src2\(30) $ (!\u0|nios2_qsys_0|Add2~59\)))) # (GND)
-- \u0|nios2_qsys_0|Add2~61\ = CARRY((\u0|nios2_qsys_0|E_src1\(30) & ((\u0|nios2_qsys_0|E_src2\(30)) # (!\u0|nios2_qsys_0|Add2~59\))) # (!\u0|nios2_qsys_0|E_src1\(30) & (\u0|nios2_qsys_0|E_src2\(30) & !\u0|nios2_qsys_0|Add2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(30),
	datab => \u0|nios2_qsys_0|E_src2\(30),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~59\,
	combout => \u0|nios2_qsys_0|Add2~60_combout\,
	cout => \u0|nios2_qsys_0|Add2~61\);

-- Location: LCCOMB_X23_Y16_N14
\u0|nios2_qsys_0|Add2~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~62_combout\ = (\u0|nios2_qsys_0|E_arith_src1\(31) & ((\u0|nios2_qsys_0|E_arith_src2\(31) & (\u0|nios2_qsys_0|Add2~61\ & VCC)) # (!\u0|nios2_qsys_0|E_arith_src2\(31) & (!\u0|nios2_qsys_0|Add2~61\)))) # 
-- (!\u0|nios2_qsys_0|E_arith_src1\(31) & ((\u0|nios2_qsys_0|E_arith_src2\(31) & (!\u0|nios2_qsys_0|Add2~61\)) # (!\u0|nios2_qsys_0|E_arith_src2\(31) & ((\u0|nios2_qsys_0|Add2~61\) # (GND)))))
-- \u0|nios2_qsys_0|Add2~63\ = CARRY((\u0|nios2_qsys_0|E_arith_src1\(31) & (!\u0|nios2_qsys_0|E_arith_src2\(31) & !\u0|nios2_qsys_0|Add2~61\)) # (!\u0|nios2_qsys_0|E_arith_src1\(31) & ((!\u0|nios2_qsys_0|Add2~61\) # (!\u0|nios2_qsys_0|E_arith_src2\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_arith_src1\(31),
	datab => \u0|nios2_qsys_0|E_arith_src2\(31),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~61\,
	combout => \u0|nios2_qsys_0|Add2~62_combout\,
	cout => \u0|nios2_qsys_0|Add2~63\);

-- Location: LCCOMB_X23_Y16_N16
\u0|nios2_qsys_0|Add2~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~64_combout\ = !\u0|nios2_qsys_0|Add2~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u0|nios2_qsys_0|Add2~63\,
	combout => \u0|nios2_qsys_0|Add2~64_combout\);

-- Location: M4K_X26_Y24
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000040000191020",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_nios2_qsys_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_nios2_qsys_0:nios2_qsys_0|niosII_system_nios2_qsys_0_nios2_oci:the_niosII_system_nios2_qsys_0_nios2_oci|niosII_system_nios2_qsys_0_nios2_ocimem:the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_cb92:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 16,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|comb~1_combout\,
	portbrewe => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonWr~regout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	clk1 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	portabyteenamasks => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y23
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCFF_X29_Y22_N9
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]~1_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X22_Y19_N24
\u0|nios2_qsys_0|W_alu_result[0]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[0]~23_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|E_logic_result[0]~29_combout\))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|E_arith_result[0]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_arith_result[0]~8_combout\,
	datab => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	datad => \u0|nios2_qsys_0|E_logic_result[0]~29_combout\,
	combout => \u0|nios2_qsys_0|W_alu_result[0]~23_combout\);

-- Location: LCFF_X30_Y22_N19
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]~2_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: M4K_X26_Y14
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y20
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y17
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y26
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCFF_X29_Y17_N13
\u0|nios2_qsys_0|av_ld_byte1_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte1_data[6]~2_combout\,
	sdata => \u0|nios2_qsys_0|av_ld_byte2_data\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \u0|nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte1_data\(6));

-- Location: LCCOMB_X17_Y22_N12
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[1]~20_combout\ = \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(1) $ (VCC)
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[1]~21\ = CARRY(\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(1),
	datad => VCC,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[1]~20_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[1]~21\);

-- Location: LCCOMB_X17_Y22_N16
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[3]~24_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(3) & (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[2]~23\ $ (GND))) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(3) & 
-- (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[2]~23\ & VCC))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[3]~25\ = CARRY((\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(3) & !\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[2]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(3),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[2]~23\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[3]~24_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[3]~25\);

-- Location: LCCOMB_X17_Y22_N20
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[5]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[5]~28_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(5) & (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[4]~27\ $ (GND))) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(5) & 
-- (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[4]~27\ & VCC))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[5]~29\ = CARRY((\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(5) & !\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[4]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(5),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[4]~27\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[5]~28_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[5]~29\);

-- Location: LCCOMB_X17_Y22_N24
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[7]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[7]~32_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(7) & (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[6]~31\ $ (GND))) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(7) & 
-- (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[6]~31\ & VCC))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[7]~33\ = CARRY((\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(7) & !\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[6]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(7),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[6]~31\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[7]~32_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[7]~33\);

-- Location: LCCOMB_X17_Y21_N6
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[14]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[14]~46_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(14) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[13]~45\)) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(14) & 
-- ((\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[13]~45\) # (GND)))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[14]~47\ = CARRY((!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[13]~45\) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(14),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[13]~45\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[14]~46_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[14]~47\);

-- Location: LCCOMB_X17_Y21_N10
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[16]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[16]~50_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(16) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[15]~49\)) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(16) & 
-- ((\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[15]~49\) # (GND)))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[16]~51\ = CARRY((!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[15]~49\) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(16),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[15]~49\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[16]~50_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[16]~51\);

-- Location: LCCOMB_X17_Y21_N12
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[17]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[17]~52_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(17) & (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[16]~51\ $ (GND))) # 
-- (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(17) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[16]~51\ & VCC))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[17]~53\ = CARRY((\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(17) & !\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[16]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(17),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[16]~51\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[17]~52_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[17]~53\);

-- Location: LCCOMB_X17_Y19_N16
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[2]~20_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(2) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[1]~19\)) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(2) & 
-- ((\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[1]~19\) # (GND)))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[2]~21\ = CARRY((!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[1]~19\) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(2),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[1]~19\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[2]~20_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[2]~21\);

-- Location: LCCOMB_X17_Y19_N20
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[4]~24_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(4) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[3]~23\)) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(4) & 
-- ((\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[3]~23\) # (GND)))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[4]~25\ = CARRY((!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[3]~23\) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(4),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[3]~23\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[4]~24_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[4]~25\);

-- Location: LCCOMB_X17_Y18_N12
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[16]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[16]~48_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(16) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~47\)) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(16) & 
-- ((\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~47\) # (GND)))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[16]~49\ = CARRY((!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~47\) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(16),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~47\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[16]~48_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[16]~49\);

-- Location: LCCOMB_X17_Y18_N14
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[17]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[17]~50_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(17) & (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[16]~49\ $ (GND))) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(17) & 
-- (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[16]~49\ & VCC))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[17]~51\ = CARRY((\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(17) & !\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[16]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(17),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[16]~49\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[17]~50_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[17]~51\);

-- Location: LCCOMB_X17_Y18_N16
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[18]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[18]~54_combout\ = \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(18) $ (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[17]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(18),
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[17]~51\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[18]~54_combout\);

-- Location: LCCOMB_X24_Y19_N6
\u0|nios2_qsys_0|E_src2[28]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src2[28]~9_combout\ = (\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(21)))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datab => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datad => \u0|nios2_qsys_0|D_iw\(21),
	combout => \u0|nios2_qsys_0|E_src2[28]~9_combout\);

-- Location: LCCOMB_X27_Y19_N28
\u0|nios2_qsys_0|E_src2[27]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src2[27]~10_combout\ = (\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(21)))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datab => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datad => \u0|nios2_qsys_0|D_iw\(21),
	combout => \u0|nios2_qsys_0|E_src2[27]~10_combout\);

-- Location: LCCOMB_X24_Y19_N24
\u0|nios2_qsys_0|E_src2[26]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src2[26]~11_combout\ = (\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(21)))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datad => \u0|nios2_qsys_0|D_iw\(21),
	combout => \u0|nios2_qsys_0|E_src2[26]~11_combout\);

-- Location: LCCOMB_X27_Y19_N16
\u0|nios2_qsys_0|E_src2[29]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src2[29]~14_combout\ = (\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(21)))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datab => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datad => \u0|nios2_qsys_0|D_iw\(21),
	combout => \u0|nios2_qsys_0|E_src2[29]~14_combout\);

-- Location: LCFF_X19_Y20_N13
\u0|character_lcd_0|Char_LCD_Init|the_command[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|WideOr1~0_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|the_command\(2));

-- Location: LCFF_X19_Y20_N15
\u0|character_lcd_0|Char_LCD_Init|the_command[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|WideOr0~0_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|the_command\(3));

-- Location: LCFF_X19_Y18_N11
\u0|width_adapter|data_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_payload~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|data_reg\(1));

-- Location: LCFF_X19_Y18_N7
\u0|width_adapter|data_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_payload~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|data_reg\(3));

-- Location: LCFF_X19_Y18_N17
\u0|width_adapter|data_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_payload~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|data_reg\(4));

-- Location: LCFF_X20_Y18_N11
\u0|width_adapter|data_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_payload~10_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|data_reg\(10));

-- Location: M4K_X52_Y18
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "niosII_system:u0|niosII_system_jtag_uart_0:jtag_uart_0|niosII_system_jtag_uart_0_scfifo_r:the_niosII_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|jtag_uart_0|wr_rfifo~combout\,
	portbrewe => VCC,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	clk1 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	ena0 => \u0|jtag_uart_0|wr_rfifo~combout\,
	ena1 => \u0|jtag_uart_0|fifo_rd~1_combout\,
	portadatain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y22_N8
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]~1_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_error~regout\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\ & (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[0]~1_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_error~regout\,
	combout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]~1_combout\);

-- Location: LCFF_X24_Y20_N21
\u0|nios2_qsys_0|E_shift_rot_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[31]~27_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(31),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(31));

-- Location: LCCOMB_X30_Y22_N18
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]~2_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_go~regout\)) # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\ 
-- & ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_go~regout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\,
	combout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]~2_combout\);

-- Location: M4K_X26_Y25
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCFF_X36_Y21_N13
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	sdata => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LCFF_X36_Y21_N11
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	sdata => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LCFF_X36_Y21_N7
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	sdata => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: M4K_X26_Y22
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014020000000000000190140",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_nios2_qsys_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_nios2_qsys_0:nios2_qsys_0|niosII_system_nios2_qsys_0_nios2_oci:the_niosII_system_nios2_qsys_0_nios2_oci|niosII_system_nios2_qsys_0_nios2_ocimem:the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_cb92:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 16,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|comb~1_combout\,
	portbrewe => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonWr~regout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	clk1 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portbdatain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\,
	portaaddr => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\,
	portabyteenamasks => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\,
	portbdataout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y17_N12
\u0|nios2_qsys_0|av_ld_byte1_data[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte1_data[6]~2_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (\u0|nios2_qsys_0|av_fill_bit~0_combout\)) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & ((\u0|rsp_xbar_mux_001|src_payload~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~122_combout\,
	datad => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	combout => \u0|nios2_qsys_0|av_ld_byte1_data[6]~2_combout\);

-- Location: LCFF_X24_Y16_N25
\u0|nios2_qsys_0|E_shift_rot_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[27]~28_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(27),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(27));

-- Location: LCCOMB_X37_Y20_N16
\u0|jtag_uart_0|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~0_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) & VCC)) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (GND)))
-- \u0|jtag_uart_0|Add0~1\ = CARRY((!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- !\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|Add0~0_combout\,
	cout => \u0|jtag_uart_0|Add0~1\);

-- Location: LCCOMB_X37_Y20_N22
\u0|jtag_uart_0|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~6_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & ((\u0|jtag_uart_0|Add0~5\) # (GND))) # 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & (!\u0|jtag_uart_0|Add0~5\))
-- \u0|jtag_uart_0|Add0~7\ = CARRY((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)) # (!\u0|jtag_uart_0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~5\,
	combout => \u0|jtag_uart_0|Add0~6_combout\,
	cout => \u0|jtag_uart_0|Add0~7\);

-- Location: LCCOMB_X37_Y20_N24
\u0|jtag_uart_0|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~8_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & (!\u0|jtag_uart_0|Add0~7\ & VCC)) # 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & (\u0|jtag_uart_0|Add0~7\ $ (GND)))
-- \u0|jtag_uart_0|Add0~9\ = CARRY((!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & !\u0|jtag_uart_0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~7\,
	combout => \u0|jtag_uart_0|Add0~8_combout\,
	cout => \u0|jtag_uart_0|Add0~9\);

-- Location: LCFF_X42_Y22_N7
\u0|timer_0|internal_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[3]~38_combout\,
	sdata => \u0|timer_0|period_l_register\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(3));

-- Location: LCFF_X42_Y22_N17
\u0|timer_0|internal_counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[8]~48_combout\,
	sdata => \u0|timer_0|period_l_register\(8),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(8));

-- Location: LCFF_X42_Y21_N7
\u0|timer_0|internal_counter[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[19]~70_combout\,
	sdata => \u0|timer_0|period_h_register\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(19));

-- Location: LCFF_X42_Y21_N13
\u0|timer_0|internal_counter[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[22]~76_combout\,
	sdata => \u0|timer_0|period_h_register\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(22));

-- Location: M4K_X52_Y22
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "niosII_system:u0|niosII_system_jtag_uart_0:jtag_uart_0|niosII_system_jtag_uart_0_scfifo_w:the_niosII_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|jtag_uart_0|fifo_wr~regout\,
	portbrewe => VCC,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	clk1 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	ena0 => \u0|jtag_uart_0|fifo_wr~regout\,
	ena1 => \u0|jtag_uart_0|r_val~0_combout\,
	portadatain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X24_Y16_N19
\u0|nios2_qsys_0|E_shift_rot_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[30]~29_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(30),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(30));

-- Location: LCCOMB_X36_Y21_N6
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- !\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: LCCOMB_X36_Y21_N10
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- !\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: LCCOMB_X36_Y21_N12
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & 
-- ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5)) # 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => VCC,
	cin => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: LCFF_X24_Y16_N5
\u0|nios2_qsys_0|E_shift_rot_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[28]~30_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(28),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(28));

-- Location: LCFF_X24_Y16_N7
\u0|nios2_qsys_0|E_shift_rot_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[29]~31_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(29),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(29));

-- Location: LCCOMB_X42_Y22_N6
\u0|timer_0|internal_counter[3]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[3]~38_combout\ = (\u0|timer_0|internal_counter\(3) & (\u0|timer_0|internal_counter[2]~37\ $ (GND))) # (!\u0|timer_0|internal_counter\(3) & (!\u0|timer_0|internal_counter[2]~37\ & VCC))
-- \u0|timer_0|internal_counter[3]~39\ = CARRY((\u0|timer_0|internal_counter\(3) & !\u0|timer_0|internal_counter[2]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(3),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[2]~37\,
	combout => \u0|timer_0|internal_counter[3]~38_combout\,
	cout => \u0|timer_0|internal_counter[3]~39\);

-- Location: LCCOMB_X42_Y22_N16
\u0|timer_0|internal_counter[8]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[8]~48_combout\ = (\u0|timer_0|internal_counter\(8) & (!\u0|timer_0|internal_counter[7]~47\)) # (!\u0|timer_0|internal_counter\(8) & ((\u0|timer_0|internal_counter[7]~47\) # (GND)))
-- \u0|timer_0|internal_counter[8]~49\ = CARRY((!\u0|timer_0|internal_counter[7]~47\) # (!\u0|timer_0|internal_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(8),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[7]~47\,
	combout => \u0|timer_0|internal_counter[8]~48_combout\,
	cout => \u0|timer_0|internal_counter[8]~49\);

-- Location: LCCOMB_X42_Y21_N6
\u0|timer_0|internal_counter[19]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[19]~70_combout\ = (\u0|timer_0|internal_counter\(19) & (\u0|timer_0|internal_counter[18]~69\ & VCC)) # (!\u0|timer_0|internal_counter\(19) & (!\u0|timer_0|internal_counter[18]~69\))
-- \u0|timer_0|internal_counter[19]~71\ = CARRY((!\u0|timer_0|internal_counter\(19) & !\u0|timer_0|internal_counter[18]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(19),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[18]~69\,
	combout => \u0|timer_0|internal_counter[19]~70_combout\,
	cout => \u0|timer_0|internal_counter[19]~71\);

-- Location: LCCOMB_X42_Y21_N12
\u0|timer_0|internal_counter[22]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[22]~76_combout\ = (\u0|timer_0|internal_counter\(22) & ((GND) # (!\u0|timer_0|internal_counter[21]~75\))) # (!\u0|timer_0|internal_counter\(22) & (\u0|timer_0|internal_counter[21]~75\ $ (GND)))
-- \u0|timer_0|internal_counter[22]~77\ = CARRY((\u0|timer_0|internal_counter\(22)) # (!\u0|timer_0|internal_counter[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(22),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[21]~75\,
	combout => \u0|timer_0|internal_counter[22]~76_combout\,
	cout => \u0|timer_0|internal_counter[22]~77\);

-- Location: LCFF_X31_Y22_N1
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|ir_out\(1));

-- Location: LCFF_X33_Y23_N17
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout\);

-- Location: LCCOMB_X25_Y15_N20
\u0|addr_router_001|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal2~0_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(17) & (\u0|nios2_qsys_0|W_alu_result\(20) & (!\u0|nios2_qsys_0|W_alu_result\(19) & !\u0|nios2_qsys_0|W_alu_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(17),
	datab => \u0|nios2_qsys_0|W_alu_result\(20),
	datac => \u0|nios2_qsys_0|W_alu_result\(19),
	datad => \u0|nios2_qsys_0|W_alu_result\(18),
	combout => \u0|addr_router_001|Equal2~0_combout\);

-- Location: LCFF_X18_Y12_N29
\u0|sdram_0|active_rnw\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[40]~1_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_rnw~regout\);

-- Location: LCFF_X18_Y13_N31
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(40));

-- Location: LCCOMB_X18_Y12_N8
\u0|sdram_0|pending~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|pending~2_combout\ = (\u0|sdram_0|active_addr\(8) & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[26]~0_combout\ & (\u0|sdram_0|active_rnw~regout\ $ 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[40]~1_combout\)))) # (!\u0|sdram_0|active_addr\(8) & (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[26]~0_combout\ & (\u0|sdram_0|active_rnw~regout\ $ 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[40]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|active_addr\(8),
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[26]~0_combout\,
	datac => \u0|sdram_0|active_rnw~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[40]~1_combout\,
	combout => \u0|sdram_0|pending~2_combout\);

-- Location: LCFF_X19_Y15_N9
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[28]~3_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(27));

-- Location: LCFF_X19_Y15_N31
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|width_adapter|out_data[32]~6_combout\,
	sload => VCC,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(31));

-- Location: LCFF_X19_Y15_N11
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|width_adapter|out_data[31]~7_combout\,
	sload => VCC,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(30));

-- Location: LCFF_X21_Y15_N21
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[33]~9_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(32));

-- Location: LCFF_X20_Y12_N17
\u0|sdram_0|active_addr[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[36]~13_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_addr\(18));

-- Location: LCFF_X20_Y12_N11
\u0|sdram_0|active_addr[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[37]~12_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_addr\(19));

-- Location: LCFF_X21_Y15_N13
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[38]~12_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(37));

-- Location: LCFF_X21_Y15_N15
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[37]~feeder_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(37));

-- Location: LCCOMB_X20_Y12_N10
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[37]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[37]~12_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(37))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(37),
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(37),
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[37]~12_combout\);

-- Location: LCFF_X21_Y15_N25
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[37]~13_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(36));

-- Location: LCFF_X21_Y15_N27
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|width_adapter|out_data[37]~13_combout\,
	sload => VCC,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(36));

-- Location: LCCOMB_X20_Y12_N16
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[36]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[36]~13_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(36)))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(36),
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(36),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[36]~13_combout\);

-- Location: LCCOMB_X20_Y12_N28
\u0|sdram_0|pending~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|pending~9_combout\ = (\u0|sdram_0|active_addr\(19) & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[37]~12_combout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[36]~13_combout\ $ 
-- (!\u0|sdram_0|active_addr\(18))))) # (!\u0|sdram_0|active_addr\(19) & (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[37]~12_combout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[36]~13_combout\ $ 
-- (!\u0|sdram_0|active_addr\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|active_addr\(19),
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[36]~13_combout\,
	datac => \u0|sdram_0|active_addr\(18),
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[37]~12_combout\,
	combout => \u0|sdram_0|pending~9_combout\);

-- Location: LCFF_X21_Y15_N5
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[39]~14_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(38));

-- Location: LCFF_X21_Y13_N25
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[23]~19_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(22));

-- Location: LCFF_X21_Y13_N5
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[24]~20_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(23));

-- Location: LCFF_X21_Y13_N3
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[24]~feeder_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(24));

-- Location: LCFF_X21_Y13_N29
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[26]~22_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(25));

-- Location: LCFF_X15_Y13_N17
\u0|sdram_0|i_cmd[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector2~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|i_cmd\(1));

-- Location: LCCOMB_X15_Y13_N10
\u0|sdram_0|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector21~0_combout\ = (\u0|sdram_0|m_state.000000001~regout\ & (((\u0|sdram_0|m_state.010000000~regout\)))) # (!\u0|sdram_0|m_state.000000001~regout\ & (\u0|sdram_0|i_cmd\(1) & ((!\u0|sdram_0|init_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_cmd\(1),
	datab => \u0|sdram_0|m_state.010000000~regout\,
	datac => \u0|sdram_0|m_state.000000001~regout\,
	datad => \u0|sdram_0|init_done~regout\,
	combout => \u0|sdram_0|Selector21~0_combout\);

-- Location: LCFF_X17_Y13_N25
\u0|sdram_0|i_cmd[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector0~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|i_cmd\(3));

-- Location: LCFF_X24_Y21_N3
\u0|width_adapter_002|address_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_data\(42),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|address_reg\(6));

-- Location: LCFF_X21_Y16_N13
\u0|width_adapter_002|address_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_data\(48),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|address_reg\(12));

-- Location: LCFF_X21_Y16_N21
\u0|width_adapter_002|address_reg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_data\(53),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|address_reg\(17));

-- Location: LCCOMB_X25_Y20_N30
\u0|addr_router_001|src_channel[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|src_channel[2]~2_combout\ = (\u0|addr_router_001|Equal2~2_combout\) # ((!\u0|nios2_qsys_0|W_alu_result\(12) & (\u0|addr_router_001|Equal3~1_combout\ & \u0|nios2_qsys_0|W_alu_result\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal2~2_combout\,
	datab => \u0|nios2_qsys_0|W_alu_result\(12),
	datac => \u0|addr_router_001|Equal3~1_combout\,
	datad => \u0|nios2_qsys_0|W_alu_result\(11),
	combout => \u0|addr_router_001|src_channel[2]~2_combout\);

-- Location: LCCOMB_X31_Y16_N6
\u0|cmd_xbar_mux_003|WideOr1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|WideOr1~2_combout\ = (!\u0|addr_router_001|src_channel[2]~2_combout\ & (!\u0|addr_router_001|Equal1~1_combout\ & (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & 
-- \u0|cmd_xbar_mux_003|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|src_channel[2]~2_combout\,
	datab => \u0|addr_router_001|Equal1~1_combout\,
	datac => \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|WideOr1~2_combout\);

-- Location: LCCOMB_X27_Y14_N10
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (\u0|nios2_qsys_0_instruction_master_translator|uav_read~combout\ & ((\u0|cmd_xbar_mux_003|saved_grant\(0)) # ((\u0|cmd_xbar_mux_003|saved_grant\(1) & 
-- \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\)))) # (!\u0|nios2_qsys_0_instruction_master_translator|uav_read~combout\ & (((\u0|cmd_xbar_mux_003|saved_grant\(1) & \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_instruction_master_translator|uav_read~combout\,
	datab => \u0|cmd_xbar_mux_003|saved_grant\(0),
	datac => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datad => \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCFF_X28_Y24_N1
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(1));

-- Location: LCFF_X29_Y23_N13
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~regout\);

-- Location: LCCOMB_X30_Y25_N26
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(0))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(0),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout\);

-- Location: LCCOMB_X34_Y19_N6
\u0|nios2_qsys_0_data_master_translator|av_waitrequest~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\ = (!\u0|nios2_qsys_0|d_read~regout\ & !\u0|nios2_qsys_0_data_master_translator|write_accepted~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|d_read~regout\,
	datac => \u0|nios2_qsys_0_data_master_translator|write_accepted~regout\,
	combout => \u0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\);

-- Location: LCCOMB_X24_Y15_N28
\u0|cmd_xbar_mux|WideOr1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|WideOr1~1_combout\ = (\u0|cmd_xbar_mux|saved_grant\(0) & (\u0|addr_router|Equal3~0_combout\ & (!\u0|nios2_qsys_0|F_pc\(11) & \u0|nios2_qsys_0_instruction_master_translator|uav_read~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|saved_grant\(0),
	datab => \u0|addr_router|Equal3~0_combout\,
	datac => \u0|nios2_qsys_0|F_pc\(11),
	datad => \u0|nios2_qsys_0_instruction_master_translator|uav_read~combout\,
	combout => \u0|cmd_xbar_mux|WideOr1~1_combout\);

-- Location: LCCOMB_X35_Y17_N24
\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ = (\u0|nios2_qsys_0|W_alu_result\(4) & (!\u0|nios2_qsys_0|W_alu_result\(6) & (!\u0|green_leds_s1_translator|wait_latency_counter\(1) & 
-- \u0|nios2_qsys_0|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(4),
	datab => \u0|nios2_qsys_0|W_alu_result\(6),
	datac => \u0|green_leds_s1_translator|wait_latency_counter\(1),
	datad => \u0|nios2_qsys_0|W_alu_result\(5),
	combout => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\);

-- Location: LCCOMB_X35_Y17_N18
\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ = (\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & (\u0|addr_router_001|Equal4~3_combout\ & 
-- (\u0|green_leds_s1_translator|wait_latency_counter\(0) $ (\u0|green_leds|always0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|green_leds_s1_translator|wait_latency_counter\(0),
	datab => \u0|green_leds|always0~1_combout\,
	datac => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datad => \u0|addr_router_001|Equal4~3_combout\,
	combout => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\);

-- Location: LCFF_X24_Y14_N17
\u0|width_adapter|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|count~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|count\(0));

-- Location: LCCOMB_X20_Y17_N14
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\ = (\u0|width_adapter|use_reg~regout\ & ((\u0|width_adapter|byteen_reg\(1)) # (\u0|width_adapter|byteen_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter|byteen_reg\(1),
	datac => \u0|width_adapter|use_reg~regout\,
	datad => \u0|width_adapter|byteen_reg\(0),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\);

-- Location: LCCOMB_X24_Y14_N12
\u0|cmd_xbar_mux_002|last_cycle~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|last_cycle~0_combout\ = (\u0|width_adapter|count\(0) & (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & ((!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal0~0_combout\) # 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|count\(0),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal0~0_combout\,
	combout => \u0|cmd_xbar_mux_002|last_cycle~0_combout\);

-- Location: LCCOMB_X25_Y15_N6
\u0|addr_router_001|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal1~2_combout\ = (\u0|nios2_qsys_0|W_alu_result\(20)) # (!\u0|nios2_qsys_0|W_alu_result\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|W_alu_result\(19),
	datad => \u0|nios2_qsys_0|W_alu_result\(20),
	combout => \u0|addr_router_001|Equal1~2_combout\);

-- Location: LCCOMB_X31_Y16_N10
\u0|addr_router_001|src_channel[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|src_channel[2]~3_combout\ = (\u0|addr_router_001|src_channel[2]~2_combout\) # ((\u0|addr_router_001|src_channel[2]~1_combout\) # (\u0|addr_router_001|src_channel[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|src_channel[2]~2_combout\,
	datab => \u0|addr_router_001|src_channel[2]~1_combout\,
	datad => \u0|addr_router_001|src_channel[2]~0_combout\,
	combout => \u0|addr_router_001|src_channel[2]~3_combout\);

-- Location: LCCOMB_X35_Y18_N10
\u0|rsp_xbar_mux_001|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|WideOr1~0_combout\ = (!\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & (!\u0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|crosser_001|clock_xer|in_to_out_synchronizer|dreg\(0) $ 
-- (!\u0|crosser_001|clock_xer|out_data_toggle_flopped~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|crosser_001|clock_xer|in_to_out_synchronizer|dreg\(0),
	datac => \u0|crosser_001|clock_xer|out_data_toggle_flopped~regout\,
	datad => \u0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|WideOr1~0_combout\);

-- Location: LCFF_X31_Y14_N11
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1));

-- Location: LCFF_X23_Y19_N21
\u0|nios2_qsys_0|E_src2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src2_lo[12]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(12));

-- Location: LCCOMB_X25_Y16_N12
\u0|nios2_qsys_0|E_logic_result[23]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[23]~1_combout\ = (\u0|nios2_qsys_0|E_src2\(23) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|E_src1\(23) & \u0|nios2_qsys_0|R_logic_op\(0)))))) # (!\u0|nios2_qsys_0|E_src2\(23) & ((\u0|nios2_qsys_0|E_src1\(23) & 
-- (\u0|nios2_qsys_0|R_logic_op\(1))) # (!\u0|nios2_qsys_0|E_src1\(23) & (!\u0|nios2_qsys_0|R_logic_op\(1) & !\u0|nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(23),
	datab => \u0|nios2_qsys_0|E_src1\(23),
	datac => \u0|nios2_qsys_0|R_logic_op\(1),
	datad => \u0|nios2_qsys_0|R_logic_op\(0),
	combout => \u0|nios2_qsys_0|E_logic_result[23]~1_combout\);

-- Location: LCCOMB_X25_Y18_N6
\u0|nios2_qsys_0|E_logic_result[22]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[22]~2_combout\ = (\u0|nios2_qsys_0|E_src1\(22) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|R_logic_op\(0) & \u0|nios2_qsys_0|E_src2\(22)))))) # (!\u0|nios2_qsys_0|E_src1\(22) & ((\u0|nios2_qsys_0|R_logic_op\(1) 
-- & ((\u0|nios2_qsys_0|E_src2\(22)))) # (!\u0|nios2_qsys_0|R_logic_op\(1) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|E_src2\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_logic_op\(0),
	datab => \u0|nios2_qsys_0|E_src1\(22),
	datac => \u0|nios2_qsys_0|R_logic_op\(1),
	datad => \u0|nios2_qsys_0|E_src2\(22),
	combout => \u0|nios2_qsys_0|E_logic_result[22]~2_combout\);

-- Location: LCCOMB_X24_Y17_N10
\u0|nios2_qsys_0|E_logic_result[20]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[20]~4_combout\ = (\u0|nios2_qsys_0|E_src1\(20) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|R_logic_op\(0) & \u0|nios2_qsys_0|E_src2\(20)))))) # (!\u0|nios2_qsys_0|E_src1\(20) & ((\u0|nios2_qsys_0|E_src2\(20) & 
-- ((\u0|nios2_qsys_0|R_logic_op\(1)))) # (!\u0|nios2_qsys_0|E_src2\(20) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_logic_op\(0),
	datab => \u0|nios2_qsys_0|E_src1\(20),
	datac => \u0|nios2_qsys_0|E_src2\(20),
	datad => \u0|nios2_qsys_0|R_logic_op\(1),
	combout => \u0|nios2_qsys_0|E_logic_result[20]~4_combout\);

-- Location: LCCOMB_X25_Y17_N4
\u0|nios2_qsys_0|E_logic_result[14]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[14]~9_combout\ = (\u0|nios2_qsys_0|E_src2\(14) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|E_src1\(14) & \u0|nios2_qsys_0|R_logic_op\(0)))))) # (!\u0|nios2_qsys_0|E_src2\(14) & ((\u0|nios2_qsys_0|R_logic_op\(1) 
-- & (\u0|nios2_qsys_0|E_src1\(14))) # (!\u0|nios2_qsys_0|R_logic_op\(1) & (!\u0|nios2_qsys_0|E_src1\(14) & !\u0|nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_logic_op\(1),
	datab => \u0|nios2_qsys_0|E_src2\(14),
	datac => \u0|nios2_qsys_0|E_src1\(14),
	datad => \u0|nios2_qsys_0|R_logic_op\(0),
	combout => \u0|nios2_qsys_0|E_logic_result[14]~9_combout\);

-- Location: LCCOMB_X28_Y17_N16
\u0|nios2_qsys_0|E_logic_result[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[12]~12_combout\ = (\u0|nios2_qsys_0|E_src2\(12) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|R_logic_op\(0) & \u0|nios2_qsys_0|E_src1\(12)))))) # (!\u0|nios2_qsys_0|E_src2\(12) & 
-- ((\u0|nios2_qsys_0|R_logic_op\(1) & ((\u0|nios2_qsys_0|E_src1\(12)))) # (!\u0|nios2_qsys_0|R_logic_op\(1) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|E_src1\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_logic_op\(0),
	datab => \u0|nios2_qsys_0|R_logic_op\(1),
	datac => \u0|nios2_qsys_0|E_src2\(12),
	datad => \u0|nios2_qsys_0|E_src1\(12),
	combout => \u0|nios2_qsys_0|E_logic_result[12]~12_combout\);

-- Location: LCCOMB_X34_Y17_N12
\u0|green_leds_s1_translator|wait_latency_counter[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds_s1_translator|wait_latency_counter[0]~4_combout\ = (\u0|addr_router_001|Equal5~0_combout\ & (\u0|green_leds_s1_translator|wait_latency_counter[0]~7_combout\ & (\u0|nios2_qsys_0|W_alu_result\(4) & 
-- !\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal5~0_combout\,
	datab => \u0|green_leds_s1_translator|wait_latency_counter[0]~7_combout\,
	datac => \u0|nios2_qsys_0|W_alu_result\(4),
	datad => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|green_leds_s1_translator|wait_latency_counter[0]~4_combout\);

-- Location: LCCOMB_X8_Y24_N0
\u0|character_lcd_0|Char_LCD_Comm|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|always1~0_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|idle_counter\(3) & (\u0|character_lcd_0|Char_LCD_Comm|idle_counter\(2) & (\u0|character_lcd_0|Char_LCD_Comm|idle_counter\(4) & 
-- \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(3),
	datab => \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(2),
	datac => \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(4),
	datad => \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(1),
	combout => \u0|character_lcd_0|Char_LCD_Comm|always1~0_combout\);

-- Location: LCCOMB_X8_Y24_N24
\u0|character_lcd_0|Char_LCD_Comm|always1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|always1~1_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|idle_counter\(5) & (\u0|character_lcd_0|Char_LCD_Comm|idle_counter\(7) & \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(5),
	datac => \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(7),
	datad => \u0|character_lcd_0|Char_LCD_Comm|idle_counter\(6),
	combout => \u0|character_lcd_0|Char_LCD_Comm|always1~1_combout\);

-- Location: LCCOMB_X8_Y24_N26
\u0|character_lcd_0|Char_LCD_Comm|always1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|always1~2_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|always1~0_combout\ & (\u0|character_lcd_0|Char_LCD_Comm|always1~1_combout\ & \u0|character_lcd_0|send_data~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Comm|always1~0_combout\,
	datac => \u0|character_lcd_0|Char_LCD_Comm|always1~1_combout\,
	datad => \u0|character_lcd_0|send_data~0_combout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|always1~2_combout\);

-- Location: LCFF_X5_Y24_N11
\u0|character_lcd_0|Char_LCD_Comm|state_0_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(4));

-- Location: LCCOMB_X31_Y16_N12
\u0|cmd_xbar_mux_002|WideOr1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|WideOr1~2_combout\ = (!\u0|addr_router_001|src_channel[2]~2_combout\ & (\u0|addr_router_001|Equal1~1_combout\ & (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & 
-- \u0|cmd_xbar_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|src_channel[2]~2_combout\,
	datab => \u0|addr_router_001|Equal1~1_combout\,
	datac => \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datad => \u0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_002|WideOr1~2_combout\);

-- Location: LCCOMB_X18_Y13_N28
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~0_combout\ = (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal0~0_combout\ & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\ & 
-- (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal0~0_combout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\,
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datad => \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~0_combout\);

-- Location: LCCOMB_X18_Y13_N14
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~2_combout\ = (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~1_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~2_combout\);

-- Location: LCCOMB_X18_Y13_N24
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~3_combout\ = (\u0|cmd_xbar_mux_002|WideOr1~combout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~0_combout\) # 
-- ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~2_combout\ & \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~0_combout\,
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~2_combout\,
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datad => \u0|cmd_xbar_mux_002|WideOr1~combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~3_combout\);

-- Location: LCFF_X20_Y17_N25
\u0|width_adapter|address_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_data\(45),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|address_reg\(9));

-- Location: LCCOMB_X20_Y15_N20
\u0|sdram_0|pending~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|pending~12_combout\ = (\u0|sdram_0|pending~9_combout\ & (!\u0|sdram_0|active_cs_n~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[38]~14_combout\ $ (!\u0|sdram_0|active_addr\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|pending~9_combout\,
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[38]~14_combout\,
	datac => \u0|sdram_0|active_cs_n~regout\,
	datad => \u0|sdram_0|active_addr\(20),
	combout => \u0|sdram_0|pending~12_combout\);

-- Location: LCFF_X20_Y17_N11
\u0|width_adapter|address_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_data\(46),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|address_reg\(10));

-- Location: LCFF_X22_Y15_N23
\u0|width_adapter|address_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_data\(49),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|address_reg\(13));

-- Location: LCFF_X22_Y15_N25
\u0|width_adapter|address_reg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_data\(56),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|address_reg\(20));

-- Location: LCCOMB_X22_Y15_N24
\u0|cmd_xbar_mux_002|src_data[56]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_data\(56) = (\u0|cmd_xbar_mux_002|saved_grant\(0) & (((\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(20))) # (!\u0|nios2_qsys_0|F_pc\(18)))) # (!\u0|cmd_xbar_mux_002|saved_grant\(0) & 
-- (\u0|cmd_xbar_mux_002|saved_grant\(1) & (\u0|nios2_qsys_0|W_alu_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(0),
	datab => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u0|nios2_qsys_0|W_alu_result\(20),
	datad => \u0|nios2_qsys_0|F_pc\(18),
	combout => \u0|cmd_xbar_mux_002|src_data\(56));

-- Location: LCCOMB_X21_Y15_N12
\u0|width_adapter|out_data[38]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[38]~12_combout\ = (\u0|width_adapter|use_reg~regout\ & ((\u0|width_adapter|address_reg\(20)))) # (!\u0|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_002|src_data\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_002|src_data\(56),
	datac => \u0|width_adapter|use_reg~regout\,
	datad => \u0|width_adapter|address_reg\(20),
	combout => \u0|width_adapter|out_data[38]~12_combout\);

-- Location: LCFF_X25_Y15_N11
\u0|width_adapter|address_reg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_data\(55),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|address_reg\(19));

-- Location: LCCOMB_X25_Y15_N10
\u0|cmd_xbar_mux_002|src_data[55]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_data\(55) = (\u0|cmd_xbar_mux_002|saved_grant\(0) & ((\u0|nios2_qsys_0|F_pc\(17)) # ((\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(19))))) # (!\u0|cmd_xbar_mux_002|saved_grant\(0) & 
-- (\u0|cmd_xbar_mux_002|saved_grant\(1) & (\u0|nios2_qsys_0|W_alu_result\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(0),
	datab => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u0|nios2_qsys_0|W_alu_result\(19),
	datad => \u0|nios2_qsys_0|F_pc\(17),
	combout => \u0|cmd_xbar_mux_002|src_data\(55));

-- Location: LCCOMB_X21_Y15_N24
\u0|width_adapter|out_data[37]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[37]~13_combout\ = (\u0|width_adapter|use_reg~regout\ & (\u0|width_adapter|address_reg\(19))) # (!\u0|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_002|src_data\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|address_reg\(19),
	datac => \u0|width_adapter|use_reg~regout\,
	datad => \u0|cmd_xbar_mux_002|src_data\(55),
	combout => \u0|width_adapter|out_data[37]~13_combout\);

-- Location: LCCOMB_X17_Y13_N6
\u0|sdram_0|active_cs_n~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|active_cs_n~0_combout\ = (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & (\u0|sdram_0|init_done~regout\ & !\u0|sdram_0|m_state.000000001~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datac => \u0|sdram_0|init_done~regout\,
	datad => \u0|sdram_0|m_state.000000001~regout\,
	combout => \u0|sdram_0|active_cs_n~0_combout\);

-- Location: LCCOMB_X18_Y13_N20
\u0|sdram_0|Selector41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector41~0_combout\ = (\u0|sdram_0|m_state.100000000~regout\ & (!\u0|sdram_0|refresh_request~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(1)) # 
-- (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.100000000~regout\,
	datab => \u0|sdram_0|refresh_request~regout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(1),
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(0),
	combout => \u0|sdram_0|Selector41~0_combout\);

-- Location: LCCOMB_X17_Y13_N16
\u0|sdram_0|Selector27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector27~4_combout\ = (!\u0|sdram_0|m_state.000000001~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\) # ((\u0|sdram_0|refresh_request~regout\) # (!\u0|sdram_0|init_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\,
	datab => \u0|sdram_0|m_state.000000001~regout\,
	datac => \u0|sdram_0|init_done~regout\,
	datad => \u0|sdram_0|refresh_request~regout\,
	combout => \u0|sdram_0|Selector27~4_combout\);

-- Location: LCCOMB_X18_Y13_N22
\u0|sdram_0|Selector24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector24~1_combout\ = ((!\u0|sdram_0|refresh_request~regout\ & (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(1) & !\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(0)))) # 
-- (!\u0|sdram_0|init_done~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|init_done~regout\,
	datab => \u0|sdram_0|refresh_request~regout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(1),
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(0),
	combout => \u0|sdram_0|Selector24~1_combout\);

-- Location: LCCOMB_X17_Y12_N12
\u0|sdram_0|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector26~0_combout\ = (\u0|sdram_0|m_count\(1) & ((\u0|sdram_0|m_state.000000100~regout\) # ((\u0|sdram_0|refresh_request~regout\ & \u0|sdram_0|m_state.100000000~regout\)))) # (!\u0|sdram_0|m_count\(1) & 
-- (((\u0|sdram_0|refresh_request~regout\ & \u0|sdram_0|m_state.100000000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_count\(1),
	datab => \u0|sdram_0|m_state.000000100~regout\,
	datac => \u0|sdram_0|refresh_request~regout\,
	datad => \u0|sdram_0|m_state.100000000~regout\,
	combout => \u0|sdram_0|Selector26~0_combout\);

-- Location: LCFF_X22_Y15_N3
\u0|width_adapter|address_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_data\(42),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|address_reg\(6));

-- Location: LCFF_X22_Y15_N29
\u0|width_adapter|address_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_data\(44),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|address_reg\(8));

-- Location: LCFF_X15_Y13_N13
\u0|sdram_0|i_state.001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector8~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|i_state.001~regout\);

-- Location: LCCOMB_X15_Y13_N16
\u0|sdram_0|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector2~0_combout\ = (!\u0|sdram_0|i_state.001~regout\ & (\u0|sdram_0|WideOr6~0_combout\ & ((\u0|sdram_0|i_cmd\(1)) # (!\u0|sdram_0|i_state.101~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_state.001~regout\,
	datab => \u0|sdram_0|WideOr6~0_combout\,
	datac => \u0|sdram_0|i_cmd\(1),
	datad => \u0|sdram_0|i_state.101~regout\,
	combout => \u0|sdram_0|Selector2~0_combout\);

-- Location: LCFF_X36_Y18_N17
\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCFF_X36_Y17_N25
\u0|crosser|clock_xer|out_data_buffer[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \u0|crosser|clock_xer|in_data_buffer\(39),
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser|clock_xer|out_data_buffer\(39));

-- Location: LCCOMB_X36_Y17_N24
\u0|altpll_0|wire_pfdena_reg_ena~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0|wire_pfdena_reg_ena~0_combout\ = (!\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\u0|crosser|clock_xer|out_data_buffer\(39) & (\u0|crosser|clock_xer|in_to_out_synchronizer|dreg\(0) $ 
-- (\u0|crosser|clock_xer|out_data_toggle_flopped~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u0|crosser|clock_xer|in_to_out_synchronizer|dreg\(0),
	datac => \u0|crosser|clock_xer|out_data_buffer\(39),
	datad => \u0|crosser|clock_xer|out_data_toggle_flopped~regout\,
	combout => \u0|altpll_0|wire_pfdena_reg_ena~0_combout\);

-- Location: LCCOMB_X36_Y17_N18
\u0|altpll_0|wire_pfdena_reg_ena~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0|wire_pfdena_reg_ena~1_combout\ = (\u0|crosser|clock_xer|out_data_buffer\(38) & \u0|crosser|clock_xer|out_data_buffer\(63))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|crosser|clock_xer|out_data_buffer\(38),
	datac => \u0|crosser|clock_xer|out_data_buffer\(63),
	combout => \u0|altpll_0|wire_pfdena_reg_ena~1_combout\);

-- Location: LCCOMB_X17_Y13_N24
\u0|sdram_0|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector0~0_combout\ = (\u0|sdram_0|i_state.000~regout\ & ((\u0|sdram_0|i_cmd\(3)) # (!\u0|sdram_0|i_state.101~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_state.000~regout\,
	datac => \u0|sdram_0|i_cmd\(3),
	datad => \u0|sdram_0|i_state.101~regout\,
	combout => \u0|sdram_0|Selector0~0_combout\);

-- Location: LCFF_X41_Y18_N25
\u0|sdram_0|refresh_counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|refresh_counter~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|refresh_counter\(12));

-- Location: LCCOMB_X41_Y18_N12
\u0|sdram_0|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Equal0~2_combout\ = (!\u0|sdram_0|refresh_counter\(2) & (!\u0|sdram_0|refresh_counter\(4) & (\u0|sdram_0|refresh_counter\(3) & !\u0|sdram_0|refresh_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|refresh_counter\(2),
	datab => \u0|sdram_0|refresh_counter\(4),
	datac => \u0|sdram_0|refresh_counter\(3),
	datad => \u0|sdram_0|refresh_counter\(1),
	combout => \u0|sdram_0|Equal0~2_combout\);

-- Location: LCFF_X16_Y13_N13
\u0|sdram_0|i_state.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector9~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|i_state.010~regout\);

-- Location: LCCOMB_X29_Y14_N26
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2)) # 
-- ((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\ & !\u0|switch_s1_translator|waitrequest_reset_override~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout\);

-- Location: LCFF_X27_Y15_N9
\u0|nios2_qsys_0|R_ctrl_uncond_cti_non_br\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_ctrl_uncond_cti_non_br~regout\);

-- Location: LCCOMB_X24_Y15_N10
\u0|addr_router|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router|Equal2~3_combout\ = (\u0|addr_router|Equal1~0_combout\ & (\u0|addr_router|Equal2~2_combout\ & (\u0|addr_router|Equal2~0_combout\ & !\u0|nios2_qsys_0|F_pc\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router|Equal1~0_combout\,
	datab => \u0|addr_router|Equal2~2_combout\,
	datac => \u0|addr_router|Equal2~0_combout\,
	datad => \u0|nios2_qsys_0|F_pc\(17),
	combout => \u0|addr_router|Equal2~3_combout\);

-- Location: LCCOMB_X27_Y20_N24
\u0|nios2_qsys_0_instruction_master_translator|read_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout\ = (\u0|addr_router|Equal2~3_combout\ & (\u0|cmd_xbar_mux_001|saved_grant\(0) & (\u0|switch_s1_translator|waitrequest_reset_override~regout\ & 
-- !\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router|Equal2~3_combout\,
	datab => \u0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	datad => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X24_Y14_N22
\u0|nios2_qsys_0_instruction_master_translator|read_accepted~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout\ = (\u0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout\) # ((\u0|cmd_xbar_mux_003|last_cycle~0_combout\ & (!\u0|addr_router|Equal1~1_combout\ & 
-- \u0|cmd_xbar_mux_003|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|last_cycle~0_combout\,
	datab => \u0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout\,
	datac => \u0|addr_router|Equal1~1_combout\,
	datad => \u0|cmd_xbar_mux_003|saved_grant\(0),
	combout => \u0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout\);

-- Location: LCCOMB_X24_Y14_N24
\u0|nios2_qsys_0_instruction_master_translator|read_accepted~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout\ = (\u0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout\) # ((\u0|cmd_xbar_mux_002|last_cycle~0_combout\ & (\u0|cmd_xbar_demux|src2_valid~1_combout\ & 
-- \u0|cmd_xbar_mux_002|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|last_cycle~0_combout\,
	datab => \u0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout\,
	datac => \u0|cmd_xbar_demux|src2_valid~1_combout\,
	datad => \u0|cmd_xbar_mux_002|saved_grant\(0),
	combout => \u0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout\);

-- Location: LCCOMB_X30_Y19_N8
\u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & \u0|nios2_qsys_0|E_new_inst~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	datad => \u0|nios2_qsys_0|E_new_inst~regout\,
	combout => \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: LCCOMB_X23_Y21_N8
\u0|cmd_xbar_mux_003|src_data[34]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_data\(34) = (\u0|cmd_xbar_mux_003|saved_grant\(0)) # ((\u0|nios2_qsys_0|d_byteenable\(2) & \u0|cmd_xbar_mux_003|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_byteenable\(2),
	datab => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datac => \u0|cmd_xbar_mux_003|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_003|src_data\(34));

-- Location: LCCOMB_X23_Y21_N10
\u0|cmd_xbar_mux_003|src_data[35]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_data\(35) = (\u0|cmd_xbar_mux_003|saved_grant\(0)) # ((\u0|nios2_qsys_0|d_byteenable\(3) & \u0|cmd_xbar_mux_003|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_byteenable\(3),
	datab => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datac => \u0|cmd_xbar_mux_003|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_003|src_data\(35));

-- Location: LCFF_X28_Y24_N11
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(2));

-- Location: LCFF_X29_Y24_N11
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X29_Y24_N4
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(0)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(0),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(0),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\);

-- Location: LCCOMB_X28_Y24_N0
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\)))) 
-- # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\);

-- Location: LCCOMB_X43_Y22_N30
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X43_Y22_N24
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LCFF_X17_Y14_N17
\u0|sdram_0|m_data[0]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector112~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_data[0]~_Duplicate_1_regout\);

-- Location: LCFF_X17_Y14_N21
\u0|sdram_0|m_data[2]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector110~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_data[2]~_Duplicate_1_regout\);

-- Location: LCFF_X17_Y14_N25
\u0|sdram_0|m_data[4]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector108~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_data[4]~_Duplicate_1_regout\);

-- Location: LCFF_X28_Y19_N11
\u0|nios2_qsys_0|R_wr_dst_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_wr_dst_reg~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_wr_dst_reg~regout\);

-- Location: LCCOMB_X23_Y20_N24
\u0|nios2_qsys_0|W_rf_wren\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wren~combout\ = ((\u0|nios2_qsys_0|R_wr_dst_reg~regout\ & \u0|nios2_qsys_0|W_valid~regout\)) # (!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datab => \u0|nios2_qsys_0|R_wr_dst_reg~regout\,
	datad => \u0|nios2_qsys_0|W_valid~regout\,
	combout => \u0|nios2_qsys_0|W_rf_wren~combout\);

-- Location: LCCOMB_X28_Y16_N10
\u0|nios2_qsys_0|W_rf_wr_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[0]~0_combout\ = (\u0|nios2_qsys_0|W_cmp_result~regout\ & \u0|nios2_qsys_0|R_ctrl_br_cmp~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|W_cmp_result~regout\,
	datad => \u0|nios2_qsys_0|R_ctrl_br_cmp~regout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[0]~0_combout\);

-- Location: LCCOMB_X25_Y20_N12
\u0|cmd_xbar_demux_001|src0_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|src0_valid~0_combout\ = (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (!\u0|nios2_qsys_0|W_alu_result\(12) & (\u0|addr_router_001|Equal3~1_combout\ & 
-- \u0|nios2_qsys_0|W_alu_result\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \u0|nios2_qsys_0|W_alu_result\(12),
	datac => \u0|addr_router_001|Equal3~1_combout\,
	datad => \u0|nios2_qsys_0|W_alu_result\(11),
	combout => \u0|cmd_xbar_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X34_Y16_N10
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\ & 
-- !\u0|character_lcd_0_avalon_lcd_slave_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCFF_X35_Y19_N25
\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCFF_X28_Y20_N17
\u0|cmd_xbar_mux_001|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X35_Y20_N12
\u0|timer_0_s1_translator|wait_latency_counter[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\ = (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (\u0|addr_router_001|Equal4~2_combout\ & 
-- (\u0|switch_s1_translator|waitrequest_reset_override~regout\ & !\u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \u0|addr_router_001|Equal4~2_combout\,
	datac => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	datad => \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X24_Y14_N16
\u0|width_adapter|count~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|count~0_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~combout\ & (((\u0|width_adapter|count\(0))))) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~combout\ & 
-- ((\u0|width_adapter|count\(0) & ((!\u0|width_adapter|use_reg~regout\))) # (!\u0|width_adapter|count\(0) & ((\u0|cmd_xbar_mux_002|WideOr1~combout\) # (\u0|width_adapter|use_reg~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|WideOr1~combout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	datac => \u0|width_adapter|count\(0),
	datad => \u0|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|count~0_combout\);

-- Location: LCCOMB_X25_Y15_N4
\u0|cmd_xbar_demux_001|src2_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|src2_valid~0_combout\ = (!\u0|addr_router_001|src_channel[2]~3_combout\ & (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & ((\u0|addr_router_001|Equal1~2_combout\) # 
-- (!\u0|addr_router_001|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal1~2_combout\,
	datab => \u0|addr_router_001|src_channel[2]~3_combout\,
	datac => \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datad => \u0|addr_router_001|Equal1~0_combout\,
	combout => \u0|cmd_xbar_demux_001|src2_valid~0_combout\);

-- Location: LCCOMB_X20_Y17_N0
\u0|cmd_xbar_mux_002|src_data[35]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_data\(35) = (\u0|cmd_xbar_mux_002|saved_grant\(0)) # ((\u0|nios2_qsys_0|d_byteenable\(3) & \u0|cmd_xbar_mux_002|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_byteenable\(3),
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|cmd_xbar_mux_002|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_002|src_data\(35));

-- Location: LCFF_X30_Y14_N15
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\);

-- Location: LCFF_X29_Y14_N7
\u0|width_adapter_002|endofpacket_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_002|ALT_INV_use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|endofpacket_reg~regout\);

-- Location: LCFF_X31_Y14_N7
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\);

-- Location: LCCOMB_X31_Y14_N16
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- ((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\))) # (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1),
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\);

-- Location: LCFF_X31_Y14_N19
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\);

-- Location: LCFF_X31_Y14_N13
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0));

-- Location: LCCOMB_X30_Y14_N24
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0) & 
-- (((!\u0|sram_0|readdatavalid~regout\ & !\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\)) # (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdatavalid~regout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\);

-- Location: LCCOMB_X31_Y14_N10
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(1) = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\ & 
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\,
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(1));

-- Location: LCFF_X29_Y13_N25
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0));

-- Location: LCCOMB_X27_Y13_N4
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0) & (((!\u0|sdram_0|za_valid~regout\ & 
-- !\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\)) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|sdram_0|za_valid~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\);

-- Location: LCCOMB_X29_Y15_N12
\u0|nios2_qsys_0|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal2~2_combout\ = (!\u0|nios2_qsys_0|D_iw\(1) & (!\u0|nios2_qsys_0|D_iw\(4) & (!\u0|nios2_qsys_0|D_iw\(0) & \u0|nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(1),
	datab => \u0|nios2_qsys_0|D_iw\(4),
	datac => \u0|nios2_qsys_0|D_iw\(0),
	datad => \u0|nios2_qsys_0|D_iw\(3),
	combout => \u0|nios2_qsys_0|Equal2~2_combout\);

-- Location: LCCOMB_X23_Y19_N20
\u0|nios2_qsys_0|R_src2_lo[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src2_lo[12]~4_combout\ = (!\u0|nios2_qsys_0|R_src2_lo~0_combout\ & ((\u0|nios2_qsys_0|R_src2_use_imm~regout\ & (\u0|nios2_qsys_0|D_iw\(18))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \u0|nios2_qsys_0|R_src2_lo~0_combout\,
	datac => \u0|nios2_qsys_0|D_iw\(18),
	datad => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	combout => \u0|nios2_qsys_0|R_src2_lo[12]~4_combout\);

-- Location: LCCOMB_X27_Y15_N4
\u0|nios2_qsys_0|D_ctrl_alu_subtract~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_alu_subtract~2_combout\ = (\u0|nios2_qsys_0|D_iw\(11) & (\u0|nios2_qsys_0|D_iw\(14) & ((\u0|nios2_qsys_0|D_iw\(15))))) # (!\u0|nios2_qsys_0|D_iw\(11) & (\u0|nios2_qsys_0|D_iw\(16) & (\u0|nios2_qsys_0|D_iw\(14) $ 
-- (\u0|nios2_qsys_0|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(14),
	datab => \u0|nios2_qsys_0|D_iw\(16),
	datac => \u0|nios2_qsys_0|D_iw\(11),
	datad => \u0|nios2_qsys_0|D_iw\(15),
	combout => \u0|nios2_qsys_0|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X27_Y15_N6
\u0|nios2_qsys_0|D_ctrl_alu_subtract~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_alu_subtract~3_combout\ = (\u0|nios2_qsys_0|Equal2~5_combout\ & (\u0|nios2_qsys_0|D_ctrl_alu_subtract~2_combout\ & (!\u0|nios2_qsys_0|D_iw\(13) & !\u0|nios2_qsys_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal2~5_combout\,
	datab => \u0|nios2_qsys_0|D_ctrl_alu_subtract~2_combout\,
	datac => \u0|nios2_qsys_0|D_iw\(13),
	datad => \u0|nios2_qsys_0|D_iw\(12),
	combout => \u0|nios2_qsys_0|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X27_Y15_N0
\u0|nios2_qsys_0|Equal101~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal101~2_combout\ = (\u0|nios2_qsys_0|D_iw\(16) & (!\u0|nios2_qsys_0|D_iw\(11) & !\u0|nios2_qsys_0|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|D_iw\(16),
	datac => \u0|nios2_qsys_0|D_iw\(11),
	datad => \u0|nios2_qsys_0|D_iw\(15),
	combout => \u0|nios2_qsys_0|Equal101~2_combout\);

-- Location: LCFF_X3_Y24_N1
\u0|character_lcd_0|Char_LCD_Comm|state_2_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(1));

-- Location: LCFF_X3_Y24_N27
\u0|character_lcd_0|Char_LCD_Comm|state_2_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(2));

-- Location: LCFF_X3_Y24_N21
\u0|character_lcd_0|Char_LCD_Comm|state_2_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(3));

-- Location: LCFF_X3_Y24_N15
\u0|character_lcd_0|Char_LCD_Comm|state_2_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(4));

-- Location: LCCOMB_X3_Y24_N16
\u0|character_lcd_0|Char_LCD_Comm|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|Selector3~0_combout\ = (!\u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(3) & (!\u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(2) & (!\u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(4) & 
-- \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(3),
	datab => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(2),
	datac => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(4),
	datad => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(1),
	combout => \u0|character_lcd_0|Char_LCD_Comm|Selector3~0_combout\);

-- Location: LCCOMB_X17_Y22_N0
\u0|character_lcd_0|Char_LCD_Init|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|Equal1~1_combout\ = (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(1) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(2) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(3) & 
-- !\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(1),
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(2),
	datac => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(3),
	datad => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(4),
	combout => \u0|character_lcd_0|Char_LCD_Init|Equal1~1_combout\);

-- Location: LCCOMB_X17_Y22_N2
\u0|character_lcd_0|Char_LCD_Init|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|Equal1~2_combout\ = (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(7) & (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(8) & (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(5) & 
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(7),
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(8),
	datac => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(5),
	datad => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(6),
	combout => \u0|character_lcd_0|Char_LCD_Init|Equal1~2_combout\);

-- Location: LCCOMB_X17_Y22_N4
\u0|character_lcd_0|Char_LCD_Init|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|Equal1~3_combout\ = (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(11) & (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(9) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(12) & 
-- !\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(11),
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(9),
	datac => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(12),
	datad => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(10),
	combout => \u0|character_lcd_0|Char_LCD_Init|Equal1~3_combout\);

-- Location: LCCOMB_X17_Y21_N30
\u0|character_lcd_0|Char_LCD_Init|Equal1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|Equal1~4_combout\ = (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(16) & (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(13) & (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(15) & 
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(16),
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(13),
	datac => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(15),
	datad => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(14),
	combout => \u0|character_lcd_0|Char_LCD_Init|Equal1~4_combout\);

-- Location: LCCOMB_X17_Y22_N6
\u0|character_lcd_0|Char_LCD_Init|Equal1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|Equal1~5_combout\ = (\u0|character_lcd_0|Char_LCD_Init|Equal1~4_combout\ & (\u0|character_lcd_0|Char_LCD_Init|Equal1~2_combout\ & (\u0|character_lcd_0|Char_LCD_Init|Equal1~3_combout\ & 
-- \u0|character_lcd_0|Char_LCD_Init|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|Equal1~4_combout\,
	datab => \u0|character_lcd_0|Char_LCD_Init|Equal1~2_combout\,
	datac => \u0|character_lcd_0|Char_LCD_Init|Equal1~3_combout\,
	datad => \u0|character_lcd_0|Char_LCD_Init|Equal1~1_combout\,
	combout => \u0|character_lcd_0|Char_LCD_Init|Equal1~5_combout\);

-- Location: LCCOMB_X17_Y19_N0
\u0|character_lcd_0|Char_LCD_Init|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|Equal2~0_combout\ = (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(4) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(1) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(2) & 
-- !\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(4),
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(1),
	datac => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(2),
	datad => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(3),
	combout => \u0|character_lcd_0|Char_LCD_Init|Equal2~0_combout\);

-- Location: LCCOMB_X5_Y24_N12
\u0|character_lcd_0|Char_LCD_Comm|Add1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|Add1~1_combout\ = \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(4) $ (((\u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(2) & (\u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(3) & 
-- \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(4),
	datab => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(2),
	datac => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(3),
	datad => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(1),
	combout => \u0|character_lcd_0|Char_LCD_Comm|Add1~1_combout\);

-- Location: LCCOMB_X5_Y24_N10
\u0|character_lcd_0|Char_LCD_Comm|state_0_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|state_0_counter~3_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|Add1~1_combout\ & (\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION~regout\ & 
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|Add1~1_combout\,
	datab => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION~regout\,
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter~3_combout\);

-- Location: LCCOMB_X3_Y24_N10
\u0|character_lcd_0|Char_LCD_Comm|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|Add2~0_combout\ = \u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(4) $ (((\u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(1) & (\u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(2) & 
-- \u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(1),
	datab => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(2),
	datac => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(3),
	datad => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(4),
	combout => \u0|character_lcd_0|Char_LCD_Comm|Add2~0_combout\);

-- Location: LCCOMB_X18_Y12_N24
\u0|sdram_0|Selector34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector34~2_combout\ = (!\u0|sdram_0|m_state.010000000~regout\ & (\u0|sdram_0|active_rnw~regout\ & ((!\u0|sdram_0|m_next~17_combout\) # (!\u0|sdram_0|m_state.100000000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.100000000~regout\,
	datab => \u0|sdram_0|m_state.010000000~regout\,
	datac => \u0|sdram_0|active_rnw~regout\,
	datad => \u0|sdram_0|m_next~17_combout\,
	combout => \u0|sdram_0|Selector34~2_combout\);

-- Location: LCCOMB_X17_Y13_N20
\u0|sdram_0|Selector34~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector34~3_combout\ = (\u0|sdram_0|m_state.000000010~regout\) # ((!\u0|sdram_0|m_state.000000001~regout\ & ((\u0|sdram_0|refresh_request~regout\) # (!\u0|sdram_0|init_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000000010~regout\,
	datab => \u0|sdram_0|m_state.000000001~regout\,
	datac => \u0|sdram_0|init_done~regout\,
	datad => \u0|sdram_0|refresh_request~regout\,
	combout => \u0|sdram_0|Selector34~3_combout\);

-- Location: LCCOMB_X18_Y12_N2
\u0|sdram_0|Selector35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector35~0_combout\ = (!\u0|sdram_0|m_state.010000000~regout\ & ((!\u0|sdram_0|m_next~17_combout\) # (!\u0|sdram_0|m_state.100000000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.010000000~regout\,
	datac => \u0|sdram_0|m_state.100000000~regout\,
	datad => \u0|sdram_0|m_next~17_combout\,
	combout => \u0|sdram_0|Selector35~0_combout\);

-- Location: LCCOMB_X18_Y12_N12
\u0|sdram_0|Selector34~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector34~4_combout\ = (\u0|sdram_0|Selector34~3_combout\) # (((!\u0|sdram_0|WideOr9~0_combout\ & \u0|sdram_0|m_next~18_combout\)) # (!\u0|sdram_0|Selector35~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|Selector34~3_combout\,
	datab => \u0|sdram_0|WideOr9~0_combout\,
	datac => \u0|sdram_0|m_next~18_combout\,
	datad => \u0|sdram_0|Selector35~0_combout\,
	combout => \u0|sdram_0|Selector34~4_combout\);

-- Location: LCCOMB_X15_Y12_N16
\u0|sdram_0|Selector39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector39~0_combout\ = (!\u0|sdram_0|m_state.000001000~regout\ & (!\u0|sdram_0|Selector38~0_combout\ & ((\u0|sdram_0|m_next~18_combout\) # (!\u0|sdram_0|m_state.000010000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000001000~regout\,
	datab => \u0|sdram_0|m_state.000010000~regout\,
	datac => \u0|sdram_0|Selector38~0_combout\,
	datad => \u0|sdram_0|m_next~18_combout\,
	combout => \u0|sdram_0|Selector39~0_combout\);

-- Location: LCCOMB_X18_Y12_N26
\u0|sdram_0|Selector35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector35~1_combout\ = (!\u0|sdram_0|m_state.010000000~regout\ & (!\u0|sdram_0|active_rnw~regout\ & ((!\u0|sdram_0|m_next~17_combout\) # (!\u0|sdram_0|m_state.100000000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.100000000~regout\,
	datab => \u0|sdram_0|m_state.010000000~regout\,
	datac => \u0|sdram_0|active_rnw~regout\,
	datad => \u0|sdram_0|m_next~17_combout\,
	combout => \u0|sdram_0|Selector35~1_combout\);

-- Location: LCFF_X16_Y13_N7
\u0|sdram_0|i_next.111\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector18~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|i_next.111~regout\);

-- Location: LCCOMB_X15_Y12_N10
\u0|sdram_0|Selector33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector33~1_combout\ = (\u0|sdram_0|m_state.000010000~regout\) # ((\u0|sdram_0|m_state.000001000~regout\) # ((!\u0|sdram_0|m_state.000000001~regout\ & !\u0|sdram_0|refresh_request~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000000001~regout\,
	datab => \u0|sdram_0|m_state.000010000~regout\,
	datac => \u0|sdram_0|m_state.000001000~regout\,
	datad => \u0|sdram_0|refresh_request~regout\,
	combout => \u0|sdram_0|Selector33~1_combout\);

-- Location: LCCOMB_X15_Y13_N12
\u0|sdram_0|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector8~0_combout\ = (!\u0|sdram_0|i_state.000~regout\ & \u0|sdram_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_0|i_state.000~regout\,
	datad => \u0|sdram_0|Equal0~3_combout\,
	combout => \u0|sdram_0|Selector8~0_combout\);

-- Location: LCCOMB_X36_Y17_N30
\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|altpll_0_pll_slave_translator|waitrequest_reset_override~regout\ & (\u0|crosser|clock_xer|out_data_buffer\(64) & 
-- (\u0|crosser|clock_xer|in_to_out_synchronizer|dreg\(0) $ (\u0|crosser|clock_xer|out_data_toggle_flopped~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|altpll_0_pll_slave_translator|waitrequest_reset_override~regout\,
	datab => \u0|crosser|clock_xer|out_data_buffer\(64),
	datac => \u0|crosser|clock_xer|in_to_out_synchronizer|dreg\(0),
	datad => \u0|crosser|clock_xer|out_data_toggle_flopped~regout\,
	combout => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCFF_X36_Y18_N11
\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X36_Y18_N16
\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\ & ((\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\) # 
-- (\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\,
	combout => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCFF_X35_Y17_N3
\u0|crosser|clock_xer|in_data_buffer[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|W_alu_result\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|crosser|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser|clock_xer|in_data_buffer\(39));

-- Location: LCCOMB_X41_Y18_N24
\u0|sdram_0|refresh_counter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|refresh_counter~0_combout\ = (\u0|sdram_0|Equal0~3_combout\) # (!\u0|sdram_0|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|Add0~24_combout\,
	datad => \u0|sdram_0|Equal0~3_combout\,
	combout => \u0|sdram_0|refresh_counter~0_combout\);

-- Location: LCFF_X16_Y13_N9
\u0|sdram_0|i_next.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector16~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|i_next.010~regout\);

-- Location: LCCOMB_X16_Y13_N12
\u0|sdram_0|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector9~0_combout\ = (!\u0|sdram_0|i_count\(2) & (!\u0|sdram_0|i_count\(1) & (\u0|sdram_0|i_next.010~regout\ & \u0|sdram_0|i_state.011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_count\(2),
	datab => \u0|sdram_0|i_count\(1),
	datac => \u0|sdram_0|i_next.010~regout\,
	datad => \u0|sdram_0|i_state.011~regout\,
	combout => \u0|sdram_0|Selector9~0_combout\);

-- Location: LCCOMB_X28_Y18_N10
\u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\ = (\u0|nios2_qsys_0|Equal2~5_combout\ & (\u0|nios2_qsys_0|D_iw\(16) & !\u0|nios2_qsys_0|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal2~5_combout\,
	datab => \u0|nios2_qsys_0|D_iw\(16),
	datad => \u0|nios2_qsys_0|D_iw\(15),
	combout => \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X28_Y15_N24
\u0|nios2_qsys_0|D_ctrl_exception~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_exception~1_combout\ = (!\u0|nios2_qsys_0|D_iw\(16) & (\u0|nios2_qsys_0|D_iw\(12) & \u0|nios2_qsys_0|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|D_iw\(16),
	datac => \u0|nios2_qsys_0|D_iw\(12),
	datad => \u0|nios2_qsys_0|D_iw\(5),
	combout => \u0|nios2_qsys_0|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X27_Y15_N18
\u0|nios2_qsys_0|D_ctrl_exception~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_exception~2_combout\ = (\u0|nios2_qsys_0|D_iw\(11) & (\u0|nios2_qsys_0|D_iw\(13) & ((\u0|nios2_qsys_0|D_iw\(15)) # (!\u0|nios2_qsys_0|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(11),
	datab => \u0|nios2_qsys_0|D_iw\(14),
	datac => \u0|nios2_qsys_0|D_iw\(13),
	datad => \u0|nios2_qsys_0|D_iw\(15),
	combout => \u0|nios2_qsys_0|D_ctrl_exception~2_combout\);

-- Location: LCCOMB_X28_Y15_N2
\u0|nios2_qsys_0|D_ctrl_exception~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_exception~3_combout\ = (\u0|nios2_qsys_0|D_iw\(2)) # (((!\u0|nios2_qsys_0|Equal2~0_combout\) # (!\u0|nios2_qsys_0|D_ctrl_exception~1_combout\)) # (!\u0|nios2_qsys_0|D_ctrl_exception~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(2),
	datab => \u0|nios2_qsys_0|D_ctrl_exception~2_combout\,
	datac => \u0|nios2_qsys_0|D_ctrl_exception~1_combout\,
	datad => \u0|nios2_qsys_0|Equal2~0_combout\,
	combout => \u0|nios2_qsys_0|D_ctrl_exception~3_combout\);

-- Location: LCCOMB_X25_Y16_N26
\u0|nios2_qsys_0|Equal122~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal122~0_combout\ = (!\u0|nios2_qsys_0|E_logic_result[23]~1_combout\ & (!\u0|nios2_qsys_0|E_logic_result[24]~0_combout\ & (!\u0|nios2_qsys_0|E_logic_result[22]~2_combout\ & !\u0|nios2_qsys_0|E_logic_result[21]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_logic_result[23]~1_combout\,
	datab => \u0|nios2_qsys_0|E_logic_result[24]~0_combout\,
	datac => \u0|nios2_qsys_0|E_logic_result[22]~2_combout\,
	datad => \u0|nios2_qsys_0|E_logic_result[21]~3_combout\,
	combout => \u0|nios2_qsys_0|Equal122~0_combout\);

-- Location: LCCOMB_X24_Y17_N22
\u0|nios2_qsys_0|Equal122~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal122~1_combout\ = (!\u0|nios2_qsys_0|E_logic_result[20]~4_combout\ & (!\u0|nios2_qsys_0|E_logic_result[17]~7_combout\ & (!\u0|nios2_qsys_0|E_logic_result[18]~6_combout\ & !\u0|nios2_qsys_0|E_logic_result[19]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_logic_result[20]~4_combout\,
	datab => \u0|nios2_qsys_0|E_logic_result[17]~7_combout\,
	datac => \u0|nios2_qsys_0|E_logic_result[18]~6_combout\,
	datad => \u0|nios2_qsys_0|E_logic_result[19]~5_combout\,
	combout => \u0|nios2_qsys_0|Equal122~1_combout\);

-- Location: LCCOMB_X25_Y17_N20
\u0|nios2_qsys_0|Equal122~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal122~2_combout\ = (!\u0|nios2_qsys_0|E_logic_result[13]~10_combout\ & (!\u0|nios2_qsys_0|E_logic_result[15]~8_combout\ & (!\u0|nios2_qsys_0|E_logic_result[14]~9_combout\ & !\u0|nios2_qsys_0|E_logic_result[16]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_logic_result[13]~10_combout\,
	datab => \u0|nios2_qsys_0|E_logic_result[15]~8_combout\,
	datac => \u0|nios2_qsys_0|E_logic_result[14]~9_combout\,
	datad => \u0|nios2_qsys_0|E_logic_result[16]~11_combout\,
	combout => \u0|nios2_qsys_0|Equal122~2_combout\);

-- Location: LCCOMB_X25_Y20_N24
\u0|nios2_qsys_0|Equal122~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal122~3_combout\ = (!\u0|nios2_qsys_0|E_logic_result[12]~12_combout\ & (!\u0|nios2_qsys_0|E_logic_result[9]~15_combout\ & (!\u0|nios2_qsys_0|E_logic_result[10]~14_combout\ & !\u0|nios2_qsys_0|E_logic_result[11]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_logic_result[12]~12_combout\,
	datab => \u0|nios2_qsys_0|E_logic_result[9]~15_combout\,
	datac => \u0|nios2_qsys_0|E_logic_result[10]~14_combout\,
	datad => \u0|nios2_qsys_0|E_logic_result[11]~13_combout\,
	combout => \u0|nios2_qsys_0|Equal122~3_combout\);

-- Location: LCCOMB_X27_Y16_N6
\u0|nios2_qsys_0|Equal122~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal122~4_combout\ = (\u0|nios2_qsys_0|Equal122~2_combout\ & (\u0|nios2_qsys_0|Equal122~1_combout\ & (\u0|nios2_qsys_0|Equal122~3_combout\ & \u0|nios2_qsys_0|Equal122~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal122~2_combout\,
	datab => \u0|nios2_qsys_0|Equal122~1_combout\,
	datac => \u0|nios2_qsys_0|Equal122~3_combout\,
	datad => \u0|nios2_qsys_0|Equal122~0_combout\,
	combout => \u0|nios2_qsys_0|Equal122~4_combout\);

-- Location: LCFF_X27_Y18_N27
\u0|nios2_qsys_0|E_src1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src1[28]~22_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(28));

-- Location: LCCOMB_X22_Y16_N28
\u0|nios2_qsys_0|E_logic_result[28]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[28]~23_combout\ = (\u0|nios2_qsys_0|E_src2\(28) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|R_logic_op\(0) & \u0|nios2_qsys_0|E_src1\(28)))))) # (!\u0|nios2_qsys_0|E_src2\(28) & ((\u0|nios2_qsys_0|E_src1\(28) & 
-- ((\u0|nios2_qsys_0|R_logic_op\(1)))) # (!\u0|nios2_qsys_0|E_src1\(28) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(28),
	datab => \u0|nios2_qsys_0|R_logic_op\(0),
	datac => \u0|nios2_qsys_0|E_src1\(28),
	datad => \u0|nios2_qsys_0|R_logic_op\(1),
	combout => \u0|nios2_qsys_0|E_logic_result[28]~23_combout\);

-- Location: LCCOMB_X23_Y20_N26
\u0|nios2_qsys_0|Equal122~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal122~6_combout\ = (!\u0|nios2_qsys_0|E_logic_result[3]~21_combout\ & (!\u0|nios2_qsys_0|E_logic_result[4]~18_combout\ & (!\u0|nios2_qsys_0|E_logic_result[2]~22_combout\ & !\u0|nios2_qsys_0|E_logic_result[28]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_logic_result[3]~21_combout\,
	datab => \u0|nios2_qsys_0|E_logic_result[4]~18_combout\,
	datac => \u0|nios2_qsys_0|E_logic_result[2]~22_combout\,
	datad => \u0|nios2_qsys_0|E_logic_result[28]~23_combout\,
	combout => \u0|nios2_qsys_0|Equal122~6_combout\);

-- Location: LCCOMB_X23_Y18_N6
\u0|nios2_qsys_0|E_logic_result[0]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[0]~28_combout\ = (\u0|nios2_qsys_0|E_src1\(0) & ((\u0|nios2_qsys_0|E_src2\(0)) # (!\u0|nios2_qsys_0|R_logic_op\(0)))) # (!\u0|nios2_qsys_0|E_src1\(0) & (!\u0|nios2_qsys_0|R_logic_op\(0) & \u0|nios2_qsys_0|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(0),
	datab => \u0|nios2_qsys_0|R_logic_op\(0),
	datad => \u0|nios2_qsys_0|E_src2\(0),
	combout => \u0|nios2_qsys_0|E_logic_result[0]~28_combout\);

-- Location: LCCOMB_X22_Y19_N10
\u0|nios2_qsys_0|E_logic_result[0]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[0]~29_combout\ = (\u0|nios2_qsys_0|R_logic_op\(1) & ((\u0|nios2_qsys_0|R_logic_op\(0) & ((\u0|nios2_qsys_0|Add2~0_combout\))) # (!\u0|nios2_qsys_0|R_logic_op\(0) & (\u0|nios2_qsys_0|E_logic_result[0]~28_combout\)))) # 
-- (!\u0|nios2_qsys_0|R_logic_op\(1) & (\u0|nios2_qsys_0|E_logic_result[0]~28_combout\ $ (((!\u0|nios2_qsys_0|R_logic_op\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_logic_result[0]~28_combout\,
	datab => \u0|nios2_qsys_0|R_logic_op\(1),
	datac => \u0|nios2_qsys_0|Add2~0_combout\,
	datad => \u0|nios2_qsys_0|R_logic_op\(0),
	combout => \u0|nios2_qsys_0|E_logic_result[0]~29_combout\);

-- Location: LCFF_X23_Y15_N17
\u0|nios2_qsys_0|E_invert_arith_src_msb\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_invert_arith_src_msb~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_invert_arith_src_msb~regout\);

-- Location: LCCOMB_X23_Y15_N10
\u0|nios2_qsys_0|E_arith_src2[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_arith_src2\(31) = \u0|nios2_qsys_0|E_invert_arith_src_msb~regout\ $ (\u0|nios2_qsys_0|E_src2\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|E_invert_arith_src_msb~regout\,
	datad => \u0|nios2_qsys_0|E_src2\(31),
	combout => \u0|nios2_qsys_0|E_arith_src2\(31));

-- Location: LCCOMB_X23_Y15_N12
\u0|nios2_qsys_0|E_arith_src1[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_arith_src1\(31) = \u0|nios2_qsys_0|E_invert_arith_src_msb~regout\ $ (\u0|nios2_qsys_0|E_src1\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|E_invert_arith_src_msb~regout\,
	datad => \u0|nios2_qsys_0|E_src1\(31),
	combout => \u0|nios2_qsys_0|E_arith_src1\(31));

-- Location: LCCOMB_X27_Y16_N12
\u0|nios2_qsys_0|E_arith_result[32]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_arith_result[32]~9_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add1~64_combout\)) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add2~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|E_alu_sub~regout\,
	datac => \u0|nios2_qsys_0|Add1~64_combout\,
	datad => \u0|nios2_qsys_0|Add2~64_combout\,
	combout => \u0|nios2_qsys_0|E_arith_result[32]~9_combout\);

-- Location: LCCOMB_X27_Y15_N2
\u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\ = (\u0|nios2_qsys_0|Equal101~4_combout\ & (!\u0|nios2_qsys_0|D_iw\(12) & ((\u0|nios2_qsys_0|D_iw\(15)) # (\u0|nios2_qsys_0|D_iw\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(15),
	datab => \u0|nios2_qsys_0|Equal101~4_combout\,
	datac => \u0|nios2_qsys_0|D_iw\(13),
	datad => \u0|nios2_qsys_0|D_iw\(12),
	combout => \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: LCCOMB_X27_Y15_N8
\u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout\ = (\u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\) # ((\u0|nios2_qsys_0|Equal101~5_combout\) # (\u0|nios2_qsys_0|D_ctrl_jmp_direct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\,
	datac => \u0|nios2_qsys_0|Equal101~5_combout\,
	datad => \u0|nios2_qsys_0|D_ctrl_jmp_direct~0_combout\,
	combout => \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout\);

-- Location: LCFF_X30_Y19_N5
\u0|nios2_qsys_0|av_ld_waiting_for_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_waiting_for_data~regout\);

-- Location: LCCOMB_X30_Y19_N4
\u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1_combout\ = (\u0|nios2_qsys_0|av_ld_waiting_for_data~regout\ & (((\u0|rsp_xbar_mux_001|WideOr1~3_combout\)) # (!\u0|nios2_qsys_0|d_read~regout\))) # (!\u0|nios2_qsys_0|av_ld_waiting_for_data~regout\ & 
-- (((\u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_read~regout\,
	datab => \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\,
	datac => \u0|nios2_qsys_0|av_ld_waiting_for_data~regout\,
	datad => \u0|rsp_xbar_mux_001|WideOr1~3_combout\,
	combout => \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1_combout\);

-- Location: LCCOMB_X30_Y19_N24
\u0|nios2_qsys_0|E_stall~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_stall~3_combout\ = (\u0|nios2_qsys_0|E_valid~regout\ & ((\u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1_combout\) # ((\u0|nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\ & !\u0|nios2_qsys_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\,
	datab => \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1_combout\,
	datac => \u0|nios2_qsys_0|D_iw\(4),
	datad => \u0|nios2_qsys_0|E_valid~regout\,
	combout => \u0|nios2_qsys_0|E_stall~3_combout\);

-- Location: LCCOMB_X30_Y19_N26
\u0|nios2_qsys_0|W_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_valid~0_combout\ = (!\u0|nios2_qsys_0|d_write_nxt~0_combout\ & (\u0|nios2_qsys_0|E_valid~regout\ & ((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\) # 
-- (!\u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\,
	datac => \u0|nios2_qsys_0|d_write_nxt~0_combout\,
	datad => \u0|nios2_qsys_0|E_valid~regout\,
	combout => \u0|nios2_qsys_0|W_valid~0_combout\);

-- Location: LCCOMB_X30_Y17_N10
\u0|nios2_qsys_0|D_ctrl_ld_signed~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_ld_signed~0_combout\ = (\u0|nios2_qsys_0|D_iw\(1) & (\u0|nios2_qsys_0|D_iw\(0) & \u0|nios2_qsys_0|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|D_iw\(1),
	datac => \u0|nios2_qsys_0|D_iw\(0),
	datad => \u0|nios2_qsys_0|D_iw\(2),
	combout => \u0|nios2_qsys_0|D_ctrl_ld_signed~0_combout\);

-- Location: LCFF_X30_Y22_N15
\u0|nios2_qsys_0|wait_for_one_post_bret_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|wait_for_one_post_bret_inst~regout\);

-- Location: LCFF_X30_Y22_N1
\u0|nios2_qsys_0|hbreak_pending\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|hbreak_pending_nxt~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|hbreak_pending~regout\);

-- Location: LCFF_X30_Y22_N3
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~regout\);

-- Location: LCCOMB_X30_Y22_N12
\u0|nios2_qsys_0|hbreak_req~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|hbreak_req~0_combout\ = (\u0|nios2_qsys_0|W_valid~regout\ & (!\u0|nios2_qsys_0|hbreak_pending~regout\ & ((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~regout\)))) # 
-- (!\u0|nios2_qsys_0|W_valid~regout\ & ((\u0|nios2_qsys_0|wait_for_one_post_bret_inst~regout\) # ((!\u0|nios2_qsys_0|hbreak_pending~regout\ & 
-- !\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_valid~regout\,
	datab => \u0|nios2_qsys_0|hbreak_pending~regout\,
	datac => \u0|nios2_qsys_0|wait_for_one_post_bret_inst~regout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~regout\,
	combout => \u0|nios2_qsys_0|hbreak_req~0_combout\);

-- Location: LCFF_X32_Y15_N1
\u0|width_adapter_001|data_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_001|data_reg~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|data_reg\(4));

-- Location: LCFF_X29_Y24_N31
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X28_Y24_N22
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(1))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(1),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(1),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\);

-- Location: LCCOMB_X28_Y24_N10
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\)))) 
-- # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(3),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout\);

-- Location: LCFF_X29_Y25_N31
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0));

-- Location: LCCOMB_X29_Y24_N10
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0) & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\);

-- Location: LCCOMB_X27_Y25_N26
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\ = (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(2) & !\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X31_Y22_N24
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCFF_X40_Y22_N25
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~4_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X43_Y22_N16
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: LCFF_X18_Y15_N17
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[1]~feeder_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(1));

-- Location: LCFF_X17_Y14_N23
\u0|sdram_0|active_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[1]~26_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_data\(1));

-- Location: LCFF_X19_Y18_N29
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[2]~25_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(2));

-- Location: LCFF_X19_Y14_N11
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[3]~feeder_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(3));

-- Location: LCFF_X19_Y14_N15
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|width_adapter|out_data[5]~28_combout\,
	sload => VCC,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(5));

-- Location: LCFF_X20_Y14_N21
\u0|sdram_0|active_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[5]~30_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_data\(5));

-- Location: LCFF_X19_Y14_N9
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[7]~feeder_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(7));

-- Location: LCFF_X20_Y18_N3
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[10]~33_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(10));

-- Location: LCFF_X20_Y18_N13
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[11]~34_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(11));

-- Location: LCFF_X19_Y14_N27
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|width_adapter|out_data[13]~36_combout\,
	sload => VCC,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(13));

-- Location: LCFF_X19_Y14_N5
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|width_adapter|out_data[14]~37_combout\,
	sload => VCC,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(14));

-- Location: LCFF_X17_Y14_N29
\u0|sdram_0|active_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[15]~40_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_data\(15));

-- Location: LCCOMB_X29_Y15_N26
\u0|nios2_qsys_0|Equal2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal2~9_combout\ = (!\u0|nios2_qsys_0|D_iw\(1) & (!\u0|nios2_qsys_0|D_iw\(4) & (\u0|nios2_qsys_0|D_iw\(0) & !\u0|nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(1),
	datab => \u0|nios2_qsys_0|D_iw\(4),
	datac => \u0|nios2_qsys_0|D_iw\(0),
	datad => \u0|nios2_qsys_0|D_iw\(3),
	combout => \u0|nios2_qsys_0|Equal2~9_combout\);

-- Location: LCCOMB_X28_Y19_N18
\u0|nios2_qsys_0|D_wr_dst_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_wr_dst_reg~2_combout\ = (\u0|nios2_qsys_0|D_dst_regnum[4]~6_combout\) # ((\u0|nios2_qsys_0|D_dst_regnum[0]~5_combout\) # ((\u0|nios2_qsys_0|D_dst_regnum[1]~3_combout\) # (\u0|nios2_qsys_0|D_dst_regnum[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_dst_regnum[4]~6_combout\,
	datab => \u0|nios2_qsys_0|D_dst_regnum[0]~5_combout\,
	datac => \u0|nios2_qsys_0|D_dst_regnum[1]~3_combout\,
	datad => \u0|nios2_qsys_0|D_dst_regnum[3]~4_combout\,
	combout => \u0|nios2_qsys_0|D_wr_dst_reg~2_combout\);

-- Location: LCCOMB_X28_Y19_N10
\u0|nios2_qsys_0|D_wr_dst_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_wr_dst_reg~3_combout\ = (\u0|nios2_qsys_0|D_wr_dst_reg~4_combout\ & (!\u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout\ & ((\u0|nios2_qsys_0|D_wr_dst_reg~2_combout\) # (\u0|nios2_qsys_0|D_dst_regnum[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_wr_dst_reg~4_combout\,
	datab => \u0|nios2_qsys_0|D_wr_dst_reg~2_combout\,
	datac => \u0|nios2_qsys_0|D_dst_regnum[2]~1_combout\,
	datad => \u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout\,
	combout => \u0|nios2_qsys_0|D_wr_dst_reg~3_combout\);

-- Location: LCFF_X32_Y15_N11
\u0|width_adapter_001|data_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_001|data_reg~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|data_reg\(0));

-- Location: LCCOMB_X32_Y15_N20
\u0|width_adapter_001|out_data[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|out_data\(0) = (\u0|width_adapter_001|data_reg\(0)) # ((!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sdram_0|za_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sdram_0|za_data\(0),
	datad => \u0|width_adapter_001|data_reg\(0),
	combout => \u0|width_adapter_001|out_data\(0));

-- Location: LCCOMB_X35_Y18_N14
\u0|rsp_xbar_mux_001|src_data[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[0]~5_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0) & ((\u0|rsp_xbar_demux|src1_valid~combout\) # ((\u0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0))))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0) & (\u0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0),
	datab => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \u0|rsp_xbar_demux|src1_valid~combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0),
	combout => \u0|rsp_xbar_mux_001|src_data[0]~5_combout\);

-- Location: LCFF_X27_Y22_N21
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[25]~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: LCFF_X27_Y22_N7
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[26]~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X33_Y18_N6
\u0|nios2_qsys_0|F_iw[2]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[2]~41_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2) & ((\u0|rsp_xbar_demux_001|src0_valid~combout\) # ((\u0|rsp_xbar_demux|src0_valid~combout\ & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2))))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2) & (\u0|rsp_xbar_demux|src0_valid~combout\ & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2),
	datab => \u0|rsp_xbar_demux|src0_valid~combout\,
	datac => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2),
	combout => \u0|nios2_qsys_0|F_iw[2]~41_combout\);

-- Location: LCFF_X32_Y19_N11
\u0|width_adapter_001|data_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_001|data_reg~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|data_reg\(2));

-- Location: LCCOMB_X32_Y19_N20
\u0|width_adapter_001|out_data[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|out_data\(2) = (\u0|width_adapter_001|data_reg\(2)) # ((!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sdram_0|za_data\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \u0|sdram_0|za_data\(2),
	datad => \u0|width_adapter_001|data_reg\(2),
	combout => \u0|width_adapter_001|out_data\(2));

-- Location: LCCOMB_X35_Y18_N18
\u0|nios2_qsys_0|F_iw[0]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[0]~44_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0) & ((\u0|rsp_xbar_demux|src0_valid~combout\) # ((\u0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0))))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0) & (\u0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0),
	datab => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u0|rsp_xbar_demux|src0_valid~combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0),
	combout => \u0|nios2_qsys_0|F_iw[0]~44_combout\);

-- Location: LCFF_X32_Y20_N31
\u0|width_adapter_003|data_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_003|data_reg~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_003|data_reg\(1));

-- Location: LCFF_X31_Y20_N17
\u0|sram_0|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \SRAM_DQ[1]~1\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|readdata\(1));

-- Location: LCCOMB_X31_Y20_N16
\u0|width_adapter_003|out_data[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|out_data\(1) = (\u0|width_adapter_003|data_reg\(1)) # ((!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sram_0|readdata\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sram_0|readdata\(1),
	datad => \u0|width_adapter_003|data_reg\(1),
	combout => \u0|width_adapter_003|out_data\(1));

-- Location: LCCOMB_X31_Y20_N26
\u0|nios2_qsys_0|F_iw[1]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[1]~47_combout\ = (\u0|rsp_xbar_demux_003|src0_valid~0_combout\ & ((\u0|width_adapter_003|out_data\(1)) # ((\u0|width_adapter_001|out_data\(1) & \u0|rsp_xbar_demux_002|src0_valid~0_combout\)))) # 
-- (!\u0|rsp_xbar_demux_003|src0_valid~0_combout\ & (\u0|width_adapter_001|out_data\(1) & ((\u0|rsp_xbar_demux_002|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_003|src0_valid~0_combout\,
	datab => \u0|width_adapter_001|out_data\(1),
	datac => \u0|width_adapter_003|out_data\(1),
	datad => \u0|rsp_xbar_demux_002|src0_valid~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[1]~47_combout\);

-- Location: LCCOMB_X32_Y22_N20
\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: LCCOMB_X35_Y19_N12
\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X35_Y19_N24
\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ & (\u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ & \u0|jtag_uart_0|av_waitrequest~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\,
	datac => \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datad => \u0|jtag_uart_0|av_waitrequest~regout\,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LCFF_X30_Y14_N27
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]~regout\);

-- Location: LCCOMB_X30_Y14_N26
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- ((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]~regout\))) # (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\u0|cmd_xbar_mux_003|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]~regout\,
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\);

-- Location: LCFF_X30_Y14_N31
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~regout\);

-- Location: LCCOMB_X31_Y14_N6
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~regout\)) # (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (((\u0|cmd_xbar_mux_003|saved_grant\(1)) # 
-- (\u0|cmd_xbar_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~regout\,
	datab => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(0),
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\);

-- Location: LCFF_X30_Y14_N17
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\);

-- Location: LCCOMB_X31_Y14_N18
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\) # 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\);

-- Location: LCCOMB_X31_Y14_N12
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0) = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\ & 
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\,
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0));

-- Location: LCFF_X24_Y13_N3
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82]~regout\);

-- Location: LCFF_X24_Y13_N5
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][83]~regout\);

-- Location: LCFF_X24_Y13_N23
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout\);

-- Location: LCCOMB_X29_Y13_N24
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0) = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\ & 
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0));

-- Location: LCFF_X32_Y20_N25
\u0|width_adapter_003|data_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_003|data_reg~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_003|data_reg\(11));

-- Location: LCCOMB_X31_Y20_N12
\u0|width_adapter_003|out_data[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|out_data\(11) = (\u0|width_adapter_003|data_reg\(11)) # ((!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sram_0|readdata\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sram_0|readdata\(11),
	datad => \u0|width_adapter_003|data_reg\(11),
	combout => \u0|width_adapter_003|out_data\(11));

-- Location: LCCOMB_X31_Y20_N6
\u0|nios2_qsys_0|F_iw[11]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[11]~49_combout\ = (\u0|width_adapter_003|out_data\(11) & ((\u0|rsp_xbar_demux_003|src0_valid~0_combout\) # ((\u0|rsp_xbar_demux_002|src0_valid~0_combout\ & \u0|width_adapter_001|out_data\(11))))) # 
-- (!\u0|width_adapter_003|out_data\(11) & (\u0|rsp_xbar_demux_002|src0_valid~0_combout\ & (\u0|width_adapter_001|out_data\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_003|out_data\(11),
	datab => \u0|rsp_xbar_demux_002|src0_valid~0_combout\,
	datac => \u0|width_adapter_001|out_data\(11),
	datad => \u0|rsp_xbar_demux_003|src0_valid~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[11]~49_combout\);

-- Location: LCFF_X32_Y17_N27
\u0|width_adapter_003|data_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_003|data_reg~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_003|data_reg\(5));

-- Location: LCFF_X32_Y17_N13
\u0|sram_0|readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \SRAM_DQ[5]~5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|readdata\(5));

-- Location: LCCOMB_X32_Y17_N12
\u0|width_adapter_003|out_data[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|out_data\(5) = (\u0|width_adapter_003|data_reg\(5)) # ((!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sram_0|readdata\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sram_0|readdata\(5),
	datad => \u0|width_adapter_003|data_reg\(5),
	combout => \u0|width_adapter_003|out_data\(5));

-- Location: LCFF_X27_Y22_N15
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[16]~13_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: LCFF_X32_Y20_N19
\u0|width_adapter_003|data_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_003|data_reg~10_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_003|data_reg\(15));

-- Location: LCCOMB_X32_Y20_N12
\u0|width_adapter_003|out_data[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|out_data\(15) = (\u0|width_adapter_003|data_reg\(15)) # ((!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sram_0|readdata\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sram_0|readdata\(15),
	datad => \u0|width_adapter_003|data_reg\(15),
	combout => \u0|width_adapter_003|out_data\(15));

-- Location: LCCOMB_X28_Y18_N6
\u0|nios2_qsys_0|D_ctrl_retaddr~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_retaddr~1_combout\ = (!\u0|nios2_qsys_0|D_iw\(14) & (((!\u0|nios2_qsys_0|D_iw\(15) & \u0|nios2_qsys_0|D_iw\(11))) # (!\u0|nios2_qsys_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(15),
	datab => \u0|nios2_qsys_0|D_iw\(14),
	datac => \u0|nios2_qsys_0|D_iw\(12),
	datad => \u0|nios2_qsys_0|D_iw\(11),
	combout => \u0|nios2_qsys_0|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X32_Y17_N6
\u0|nios2_qsys_0|F_iw[21]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[21]~68_combout\ = (\u0|sram_0|readdata\(5) & ((\u0|rsp_xbar_mux|src_payload~0_combout\) # ((\u0|rsp_xbar_mux|src_payload~1_combout\ & \u0|sdram_0|za_data\(5))))) # (!\u0|sram_0|readdata\(5) & 
-- (((\u0|rsp_xbar_mux|src_payload~1_combout\ & \u0|sdram_0|za_data\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdata\(5),
	datab => \u0|rsp_xbar_mux|src_payload~0_combout\,
	datac => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datad => \u0|sdram_0|za_data\(5),
	combout => \u0|nios2_qsys_0|F_iw[21]~68_combout\);

-- Location: LCCOMB_X28_Y15_N4
\u0|nios2_qsys_0|Equal101~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal101~6_combout\ = (!\u0|nios2_qsys_0|D_iw\(2) & (\u0|nios2_qsys_0|Equal2~9_combout\ & !\u0|nios2_qsys_0|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(2),
	datac => \u0|nios2_qsys_0|Equal2~9_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(5),
	combout => \u0|nios2_qsys_0|Equal101~6_combout\);

-- Location: LCCOMB_X27_Y15_N24
\u0|nios2_qsys_0|D_ctrl_force_src2_zero~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\ = (\u0|nios2_qsys_0|D_iw\(13) & ((\u0|nios2_qsys_0|D_iw\(15) & (!\u0|nios2_qsys_0|D_iw\(14))) # (!\u0|nios2_qsys_0|D_iw\(15) & ((!\u0|nios2_qsys_0|D_iw\(16)))))) # (!\u0|nios2_qsys_0|D_iw\(13) & 
-- (((!\u0|nios2_qsys_0|D_iw\(16) & \u0|nios2_qsys_0|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(14),
	datab => \u0|nios2_qsys_0|D_iw\(16),
	datac => \u0|nios2_qsys_0|D_iw\(13),
	datad => \u0|nios2_qsys_0|D_iw\(15),
	combout => \u0|nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\);

-- Location: LCCOMB_X27_Y15_N26
\u0|nios2_qsys_0|D_ctrl_force_src2_zero~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\ = (\u0|nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\ & ((\u0|nios2_qsys_0|D_iw\(11)) # (\u0|nios2_qsys_0|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(11),
	datac => \u0|nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(16),
	combout => \u0|nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\);

-- Location: LCCOMB_X27_Y15_N12
\u0|nios2_qsys_0|D_ctrl_force_src2_zero~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\ = (\u0|nios2_qsys_0|Equal101~6_combout\) # ((\u0|nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\ & (\u0|nios2_qsys_0|Equal2~5_combout\ & !\u0|nios2_qsys_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal101~6_combout\,
	datab => \u0|nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\,
	datac => \u0|nios2_qsys_0|Equal2~5_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(12),
	combout => \u0|nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\);

-- Location: LCCOMB_X23_Y15_N6
\u0|nios2_qsys_0|Equal2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal2~11_combout\ = (\u0|nios2_qsys_0|D_iw\(2) & (\u0|nios2_qsys_0|Equal2~4_combout\ & !\u0|nios2_qsys_0|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|D_iw\(2),
	datac => \u0|nios2_qsys_0|Equal2~4_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(5),
	combout => \u0|nios2_qsys_0|Equal2~11_combout\);

-- Location: LCFF_X27_Y22_N13
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[27]~17_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: LCFF_X27_Y22_N31
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[10]~18_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X31_Y19_N6
\u0|nios2_qsys_0|F_iw[10]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[10]~73_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10) & ((\u0|rsp_xbar_demux|src0_valid~combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10) & 
-- \u0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10) & \u0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10),
	datab => \u0|rsp_xbar_demux|src0_valid~combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10),
	datad => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \u0|nios2_qsys_0|F_iw[10]~73_combout\);

-- Location: LCFF_X32_Y15_N13
\u0|width_adapter_001|data_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_001|data_reg~12_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|data_reg\(9));

-- Location: LCCOMB_X32_Y18_N8
\u0|width_adapter_001|out_data[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|out_data\(9) = (\u0|width_adapter_001|data_reg\(9)) # ((\u0|sdram_0|za_data\(9) & !\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|za_data\(9),
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \u0|width_adapter_001|data_reg\(9),
	combout => \u0|width_adapter_001|out_data\(9));

-- Location: LCFF_X32_Y15_N27
\u0|width_adapter_001|data_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_001|data_reg~14_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|data_reg\(7));

-- Location: LCCOMB_X32_Y15_N4
\u0|width_adapter_001|out_data[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|out_data\(7) = (\u0|width_adapter_001|data_reg\(7)) # ((!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sdram_0|za_data\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sdram_0|za_data\(7),
	datad => \u0|width_adapter_001|data_reg\(7),
	combout => \u0|width_adapter_001|out_data\(7));

-- Location: LCFF_X32_Y17_N17
\u0|width_adapter_003|data_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_003|data_reg~14_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_003|data_reg\(7));

-- Location: LCCOMB_X31_Y17_N6
\u0|width_adapter_003|out_data[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|out_data\(7) = (\u0|width_adapter_003|data_reg\(7)) # ((!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sram_0|readdata\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_003|data_reg\(7),
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \u0|sram_0|readdata\(7),
	combout => \u0|width_adapter_003|out_data\(7));

-- Location: LCCOMB_X31_Y17_N16
\u0|nios2_qsys_0|F_iw[7]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[7]~83_combout\ = (\u0|width_adapter_003|out_data\(7) & ((\u0|rsp_xbar_demux_003|src0_valid~0_combout\) # ((\u0|rsp_xbar_demux_002|src0_valid~0_combout\ & \u0|width_adapter_001|out_data\(7))))) # (!\u0|width_adapter_003|out_data\(7) & 
-- (\u0|rsp_xbar_demux_002|src0_valid~0_combout\ & (\u0|width_adapter_001|out_data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_003|out_data\(7),
	datab => \u0|rsp_xbar_demux_002|src0_valid~0_combout\,
	datac => \u0|width_adapter_001|out_data\(7),
	datad => \u0|rsp_xbar_demux_003|src0_valid~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[7]~83_combout\);

-- Location: LCFF_X32_Y15_N15
\u0|width_adapter_001|data_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_001|data_reg~15_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|data_reg\(6));

-- Location: LCCOMB_X31_Y17_N18
\u0|width_adapter_001|out_data[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|out_data\(6) = (\u0|width_adapter_001|data_reg\(6)) # ((\u0|sdram_0|za_data\(6) & !\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|za_data\(6),
	datac => \u0|width_adapter_001|data_reg\(6),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_001|out_data\(6));

-- Location: LCFF_X30_Y22_N27
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[20]~23_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X32_Y18_N0
\u0|nios2_qsys_0|F_iw[19]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[19]~90_combout\ = (\u0|sram_0|readdata\(3) & ((\u0|rsp_xbar_mux|src_payload~0_combout\) # ((\u0|sdram_0|za_data\(3) & \u0|rsp_xbar_mux|src_payload~1_combout\)))) # (!\u0|sram_0|readdata\(3) & (\u0|sdram_0|za_data\(3) & 
-- ((\u0|rsp_xbar_mux|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdata\(3),
	datab => \u0|sdram_0|za_data\(3),
	datac => \u0|rsp_xbar_mux|src_payload~0_combout\,
	datad => \u0|rsp_xbar_mux|src_payload~1_combout\,
	combout => \u0|nios2_qsys_0|F_iw[19]~90_combout\);

-- Location: LCFF_X30_Y20_N13
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[17]~26_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: LCFF_X33_Y16_N1
\u0|width_adapter_005|data_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~15_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(1));

-- Location: LCCOMB_X33_Y16_N26
\u0|rsp_xbar_mux_001|src_payload~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~47_combout\ = (\u0|width_adapter_005|out_valid~0_combout\ & ((\u0|width_adapter_005|data_reg\(1)) # ((!\u0|width_adapter_005|ShiftLeft2~0_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|ShiftLeft2~0_combout\,
	datab => \u0|width_adapter_005|out_valid~0_combout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(1),
	datad => \u0|width_adapter_005|data_reg\(1),
	combout => \u0|rsp_xbar_mux_001|src_payload~47_combout\);

-- Location: LCFF_X38_Y18_N19
\u0|green_leds_s1_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|green_leds|readdata\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|green_leds_s1_translator|av_readdata_pre\(1));

-- Location: LCFF_X37_Y18_N17
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|av_readdata[1]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X37_Y18_N26
\u0|rsp_xbar_mux_001|src_payload~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~48_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1) & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # ((\u0|green_leds_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|green_leds_s1_translator|av_readdata_pre\(1))))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1) & (\u0|green_leds_s1_translator|read_latency_shift_reg\(0) & ((\u0|green_leds_s1_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1),
	datab => \u0|green_leds_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|green_leds_s1_translator|av_readdata_pre\(1),
	combout => \u0|rsp_xbar_mux_001|src_payload~48_combout\);

-- Location: LCFF_X33_Y21_N19
\u0|timer_0_s1_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|readdata\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X33_Y21_N18
\u0|rsp_xbar_mux_001|src_payload~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~49_combout\ = (\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & ((\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)) # ((\u0|timer_0_s1_translator|av_readdata_pre\(1) & 
-- \u0|timer_0_s1_translator|read_latency_shift_reg\(0))))) # (!\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & (((\u0|timer_0_s1_translator|av_readdata_pre\(1) & \u0|timer_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datab => \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|timer_0_s1_translator|av_readdata_pre\(1),
	datad => \u0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~49_combout\);

-- Location: LCFF_X35_Y18_N23
\u0|crosser_001|clock_xer|out_data_buffer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|crosser_001|clock_xer|in_data_buffer\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser_001|clock_xer|out_data_buffer\(1));

-- Location: LCCOMB_X35_Y18_N22
\u0|rsp_xbar_mux_001|src_payload~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~50_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1) & ((\u0|rsp_xbar_demux_001|src1_valid~combout\) # ((\u0|crosser_001|clock_xer|out_data_buffer\(1) & \u0|crosser_001|clock_xer|out_valid~combout\)))) 
-- # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1) & (((\u0|crosser_001|clock_xer|out_data_buffer\(1) & \u0|crosser_001|clock_xer|out_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1),
	datab => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \u0|crosser_001|clock_xer|out_data_buffer\(1),
	datad => \u0|crosser_001|clock_xer|out_valid~combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~50_combout\);

-- Location: LCCOMB_X33_Y16_N28
\u0|rsp_xbar_mux_001|src_payload~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~51_combout\ = (\u0|rsp_xbar_mux_001|src_payload~50_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~47_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~148_combout\) # (\u0|rsp_xbar_mux_001|src_payload~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~50_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~47_combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~148_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~48_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~51_combout\);

-- Location: LCCOMB_X29_Y19_N26
\u0|nios2_qsys_0|E_control_rd_data[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_control_rd_data[1]~4_combout\ = (\u0|nios2_qsys_0|D_iw\(7) & (\u0|nios2_qsys_0|D_iw\(6) & (\u0|nios2_qsys_0|W_ienable_reg\(1) & !\u0|nios2_qsys_0|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(7),
	datab => \u0|nios2_qsys_0|D_iw\(6),
	datac => \u0|nios2_qsys_0|W_ienable_reg\(1),
	datad => \u0|nios2_qsys_0|D_iw\(8),
	combout => \u0|nios2_qsys_0|E_control_rd_data[1]~4_combout\);

-- Location: LCFF_X37_Y19_N9
\u0|timer_0_s1_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|readdata\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X37_Y19_N8
\u0|rsp_xbar_mux_001|src_payload~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~53_combout\ = (\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & ((\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)) # ((\u0|timer_0_s1_translator|av_readdata_pre\(2) & 
-- \u0|timer_0_s1_translator|read_latency_shift_reg\(0))))) # (!\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & (((\u0|timer_0_s1_translator|av_readdata_pre\(2) & \u0|timer_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datab => \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|timer_0_s1_translator|av_readdata_pre\(2),
	datad => \u0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~53_combout\);

-- Location: LCFF_X37_Y18_N5
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|av_readdata[2]~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: LCFF_X33_Y17_N11
\u0|width_adapter_005|data_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~16_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(2));

-- Location: LCFF_X33_Y21_N15
\u0|timer_0_s1_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|readdata\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X33_Y21_N14
\u0|rsp_xbar_mux_001|src_payload~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~57_combout\ = (\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & ((\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)) # ((\u0|timer_0_s1_translator|av_readdata_pre\(3) & 
-- \u0|timer_0_s1_translator|read_latency_shift_reg\(0))))) # (!\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & (((\u0|timer_0_s1_translator|av_readdata_pre\(3) & \u0|timer_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datab => \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|timer_0_s1_translator|av_readdata_pre\(3),
	datad => \u0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~57_combout\);

-- Location: LCFF_X38_Y18_N31
\u0|green_leds_s1_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|green_leds|readdata\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|green_leds_s1_translator|av_readdata_pre\(3));

-- Location: LCFF_X37_Y18_N25
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|av_readdata[3]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X37_Y18_N2
\u0|rsp_xbar_mux_001|src_payload~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~58_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3) & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # ((\u0|green_leds_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|green_leds_s1_translator|av_readdata_pre\(3))))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3) & (\u0|green_leds_s1_translator|read_latency_shift_reg\(0) & ((\u0|green_leds_s1_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3),
	datab => \u0|green_leds_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|green_leds_s1_translator|av_readdata_pre\(3),
	combout => \u0|rsp_xbar_mux_001|src_payload~58_combout\);

-- Location: LCFF_X38_Y18_N17
\u0|green_leds_s1_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|green_leds|readdata\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|green_leds_s1_translator|av_readdata_pre\(4));

-- Location: LCFF_X37_Y18_N21
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|av_readdata[4]~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X37_Y18_N14
\u0|rsp_xbar_mux_001|src_payload~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~62_combout\ = (\u0|green_leds_s1_translator|av_readdata_pre\(4) & ((\u0|green_leds_s1_translator|read_latency_shift_reg\(0)) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4) & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\u0|green_leds_s1_translator|av_readdata_pre\(4) & (((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4) & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|green_leds_s1_translator|av_readdata_pre\(4),
	datab => \u0|green_leds_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4),
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~62_combout\);

-- Location: LCFF_X38_Y18_N27
\u0|green_leds_s1_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|green_leds|readdata\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|green_leds_s1_translator|av_readdata_pre\(5));

-- Location: LCFF_X37_Y18_N9
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|av_readdata[5]~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X37_Y18_N18
\u0|rsp_xbar_mux_001|src_payload~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~66_combout\ = (\u0|green_leds_s1_translator|av_readdata_pre\(5) & ((\u0|green_leds_s1_translator|read_latency_shift_reg\(0)) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5) & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\u0|green_leds_s1_translator|av_readdata_pre\(5) & (((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5) & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|green_leds_s1_translator|av_readdata_pre\(5),
	datab => \u0|green_leds_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5),
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~66_combout\);

-- Location: LCFF_X33_Y17_N7
\u0|width_adapter_005|data_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~19_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(5));

-- Location: LCCOMB_X33_Y17_N24
\u0|width_adapter_005|data_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~3_combout\ = (\u0|width_adapter_005|data_reg\(5)) # ((!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\ & 
-- (\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(5) & !\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|data_reg\(5),
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(5),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_005|data_reg~3_combout\);

-- Location: LCFF_X30_Y21_N5
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|av_readdata[6]~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LCFF_X34_Y21_N21
\u0|green_leds_s1_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|green_leds|readdata\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|green_leds_s1_translator|av_readdata_pre\(6));

-- Location: LCFF_X33_Y17_N27
\u0|width_adapter_005|data_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~20_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(6));

-- Location: LCCOMB_X33_Y17_N4
\u0|width_adapter_005|data_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~4_combout\ = (\u0|width_adapter_005|data_reg\(6)) # ((!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\ & 
-- (\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(6) & !\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|data_reg\(6),
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(6),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_005|data_reg~4_combout\);

-- Location: LCCOMB_X31_Y17_N26
\u0|rsp_xbar_mux_001|src_payload~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~72_combout\ = (\u0|width_adapter_003|out_data\(7) & ((\u0|rsp_xbar_demux_003|src1_valid~0_combout\) # ((\u0|rsp_xbar_demux_002|src1_valid~0_combout\ & \u0|width_adapter_001|out_data\(7))))) # 
-- (!\u0|width_adapter_003|out_data\(7) & (\u0|rsp_xbar_demux_002|src1_valid~0_combout\ & (\u0|width_adapter_001|out_data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_003|out_data\(7),
	datab => \u0|rsp_xbar_demux_002|src1_valid~0_combout\,
	datac => \u0|width_adapter_001|out_data\(7),
	datad => \u0|rsp_xbar_demux_003|src1_valid~0_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~72_combout\);

-- Location: LCFF_X30_Y21_N15
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|av_readdata[7]~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: LCFF_X38_Y21_N17
\u0|timer_0_s1_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|readdata\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X38_Y21_N16
\u0|rsp_xbar_mux_001|src_payload~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~73_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7) & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # ((\u0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|timer_0_s1_translator|av_readdata_pre\(7))))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7) & (\u0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|timer_0_s1_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7),
	datab => \u0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|timer_0_s1_translator|av_readdata_pre\(7),
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~73_combout\);

-- Location: LCFF_X33_Y16_N31
\u0|width_adapter_005|data_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~21_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(7));

-- Location: LCCOMB_X33_Y16_N8
\u0|width_adapter_005|data_reg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~5_combout\ = (\u0|width_adapter_005|data_reg\(7)) # ((!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\ & 
-- (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(7),
	datad => \u0|width_adapter_005|data_reg\(7),
	combout => \u0|width_adapter_005|data_reg~5_combout\);

-- Location: LCCOMB_X3_Y24_N0
\u0|character_lcd_0|Char_LCD_Comm|state_2_counter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|state_2_counter~0_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD~regout\ & (!\u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(1) & 
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD~regout\,
	datac => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(1),
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter~0_combout\);

-- Location: LCCOMB_X3_Y24_N26
\u0|character_lcd_0|Char_LCD_Comm|state_2_counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|state_2_counter~1_combout\ = (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & (\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD~regout\ & 
-- (\u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(1) $ (\u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datab => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(1),
	datac => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(2),
	datad => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter~1_combout\);

-- Location: LCCOMB_X3_Y24_N12
\u0|character_lcd_0|Char_LCD_Comm|Add3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|Add3~0_combout\ = \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(3) $ (((\u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(2) & \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(2),
	datac => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(3),
	datad => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(1),
	combout => \u0|character_lcd_0|Char_LCD_Comm|Add3~0_combout\);

-- Location: LCCOMB_X3_Y24_N20
\u0|character_lcd_0|Char_LCD_Comm|state_2_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|state_2_counter~2_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|Add3~0_combout\ & (\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD~regout\ & 
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|Add3~0_combout\,
	datab => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD~regout\,
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter~2_combout\);

-- Location: LCCOMB_X3_Y24_N22
\u0|character_lcd_0|Char_LCD_Comm|Add3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|Add3~1_combout\ = \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(4) $ (((\u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(3) & (\u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(2) & 
-- \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(3),
	datab => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(2),
	datac => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(4),
	datad => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter\(1),
	combout => \u0|character_lcd_0|Char_LCD_Comm|Add3~1_combout\);

-- Location: LCCOMB_X3_Y24_N14
\u0|character_lcd_0|Char_LCD_Comm|state_2_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|state_2_counter~3_combout\ = (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & (\u0|character_lcd_0|Char_LCD_Comm|Add3~1_combout\ & 
-- \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datab => \u0|character_lcd_0|Char_LCD_Comm|Add3~1_combout\,
	datad => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|state_2_counter~3_combout\);

-- Location: LCCOMB_X16_Y13_N2
\u0|sdram_0|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector18~0_combout\ = (\u0|sdram_0|i_next.111~regout\ & (((\u0|sdram_0|i_state.101~regout\) # (\u0|sdram_0|i_state.011~regout\)) # (!\u0|sdram_0|i_state.000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_next.111~regout\,
	datab => \u0|sdram_0|i_state.000~regout\,
	datac => \u0|sdram_0|i_state.101~regout\,
	datad => \u0|sdram_0|i_state.011~regout\,
	combout => \u0|sdram_0|Selector18~0_combout\);

-- Location: LCFF_X17_Y13_N23
\u0|sdram_0|i_refs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector6~0_combout\,
	ena => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|i_refs\(0));

-- Location: LCFF_X17_Y13_N9
\u0|sdram_0|i_refs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector4~1_combout\,
	ena => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|i_refs\(2));

-- Location: LCFF_X17_Y13_N19
\u0|sdram_0|i_refs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector5~0_combout\,
	ena => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|i_refs\(1));

-- Location: LCCOMB_X17_Y13_N4
\u0|sdram_0|Selector18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector18~1_combout\ = (\u0|sdram_0|i_refs\(0) & (!\u0|sdram_0|i_refs\(2) & !\u0|sdram_0|i_refs\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|i_refs\(0),
	datac => \u0|sdram_0|i_refs\(2),
	datad => \u0|sdram_0|i_refs\(1),
	combout => \u0|sdram_0|Selector18~1_combout\);

-- Location: LCCOMB_X16_Y13_N6
\u0|sdram_0|Selector18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector18~2_combout\ = (\u0|sdram_0|Selector18~0_combout\) # ((\u0|sdram_0|i_state.010~regout\ & \u0|sdram_0|Selector18~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_state.010~regout\,
	datab => \u0|sdram_0|Selector18~0_combout\,
	datad => \u0|sdram_0|Selector18~1_combout\,
	combout => \u0|sdram_0|Selector18~2_combout\);

-- Location: LCCOMB_X16_Y13_N16
\u0|sdram_0|i_count[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|i_count[0]~1_combout\ = (\u0|sdram_0|i_state.000~regout\ & !\u0|sdram_0|i_state.101~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|i_state.000~regout\,
	datac => \u0|sdram_0|i_state.101~regout\,
	combout => \u0|sdram_0|i_count[0]~1_combout\);

-- Location: LCCOMB_X36_Y17_N6
\u0|altpll_0_pll_slave_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0_pll_slave_translator|read_latency_shift_reg~0_combout\ = (\u0|altpll_0_pll_slave_translator|waitrequest_reset_override~regout\ & !\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|altpll_0_pll_slave_translator|waitrequest_reset_override~regout\,
	datac => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|altpll_0_pll_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X36_Y18_N10
\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\u0|altpll_0_pll_slave_translator|read_latency_shift_reg~1_combout\) # 
-- ((\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\,
	datac => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \u0|altpll_0_pll_slave_translator|read_latency_shift_reg~1_combout\,
	combout => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCCOMB_X16_Y13_N20
\u0|sdram_0|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector16~0_combout\ = (\u0|sdram_0|i_next.010~regout\ & ((\u0|sdram_0|i_state.101~regout\) # ((\u0|sdram_0|i_state.011~regout\) # (!\u0|sdram_0|i_state.000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_state.101~regout\,
	datab => \u0|sdram_0|i_state.000~regout\,
	datac => \u0|sdram_0|i_next.010~regout\,
	datad => \u0|sdram_0|i_state.011~regout\,
	combout => \u0|sdram_0|Selector16~0_combout\);

-- Location: LCCOMB_X16_Y13_N8
\u0|sdram_0|Selector16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector16~1_combout\ = (\u0|sdram_0|i_state.001~regout\) # ((\u0|sdram_0|Selector16~0_combout\) # ((\u0|sdram_0|i_state.010~regout\ & !\u0|sdram_0|Selector18~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_state.001~regout\,
	datab => \u0|sdram_0|i_state.010~regout\,
	datac => \u0|sdram_0|Selector16~0_combout\,
	datad => \u0|sdram_0|Selector18~1_combout\,
	combout => \u0|sdram_0|Selector16~1_combout\);

-- Location: LCCOMB_X23_Y15_N8
\u0|nios2_qsys_0|E_invert_arith_src_msb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_invert_arith_src_msb~0_combout\ = (\u0|nios2_qsys_0|D_iw\(2) & (((\u0|nios2_qsys_0|Equal2~1_combout\) # (\u0|nios2_qsys_0|Equal2~6_combout\)))) # (!\u0|nios2_qsys_0|D_iw\(2) & (!\u0|nios2_qsys_0|D_ctrl_logic~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_ctrl_logic~9_combout\,
	datab => \u0|nios2_qsys_0|D_iw\(2),
	datac => \u0|nios2_qsys_0|Equal2~1_combout\,
	datad => \u0|nios2_qsys_0|Equal2~6_combout\,
	combout => \u0|nios2_qsys_0|E_invert_arith_src_msb~0_combout\);

-- Location: LCCOMB_X23_Y15_N16
\u0|nios2_qsys_0|E_invert_arith_src_msb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_invert_arith_src_msb~1_combout\ = (\u0|nios2_qsys_0|R_valid~regout\ & (((\u0|nios2_qsys_0|E_invert_arith_src_msb~0_combout\ & !\u0|nios2_qsys_0|D_iw\(5))) # (!\u0|nios2_qsys_0|D_ctrl_alu_subtract~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_valid~regout\,
	datab => \u0|nios2_qsys_0|E_invert_arith_src_msb~0_combout\,
	datac => \u0|nios2_qsys_0|D_ctrl_alu_subtract~5_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(5),
	combout => \u0|nios2_qsys_0|E_invert_arith_src_msb~1_combout\);

-- Location: LCCOMB_X25_Y21_N30
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ = (!\u0|cmd_xbar_mux|src_data\(45) & !\u0|cmd_xbar_mux|src_data\(46))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux|src_data\(45),
	datad => \u0|cmd_xbar_mux|src_data\(46),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X30_Y22_N14
\u0|nios2_qsys_0|wait_for_one_post_bret_inst~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout\ & ((\u0|nios2_qsys_0|hbreak_enabled~regout\) # 
-- ((\u0|nios2_qsys_0|wait_for_one_post_bret_inst~regout\ & !\u0|nios2_qsys_0|F_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|hbreak_enabled~regout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout\,
	datac => \u0|nios2_qsys_0|wait_for_one_post_bret_inst~regout\,
	datad => \u0|nios2_qsys_0|F_valid~0_combout\,
	combout => \u0|nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\);

-- Location: LCCOMB_X30_Y22_N0
\u0|nios2_qsys_0|hbreak_pending_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|hbreak_pending_nxt~0_combout\ = (!\u0|nios2_qsys_0|hbreak_enabled~regout\ & ((\u0|nios2_qsys_0|hbreak_pending~regout\) # (!\u0|nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|hbreak_req~0_combout\,
	datac => \u0|nios2_qsys_0|hbreak_pending~regout\,
	datad => \u0|nios2_qsys_0|hbreak_enabled~regout\,
	combout => \u0|nios2_qsys_0|hbreak_pending_nxt~0_combout\);

-- Location: LCCOMB_X31_Y24_N28
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21)) # 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~regout\ & 
-- !\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCFF_X31_Y24_N9
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|probepresent\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|probepresent~0_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|probepresent~regout\);

-- Location: LCCOMB_X31_Y24_N26
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\ = (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~regout\)) # (!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|probepresent~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~regout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|probepresent~regout\,
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\);

-- Location: LCCOMB_X30_Y22_N2
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~2_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~2_combout\);

-- Location: LCFF_X28_Y17_N11
\u0|nios2_qsys_0|R_ctrl_wrctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|Equal101~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout\);

-- Location: LCCOMB_X29_Y19_N22
\u0|nios2_qsys_0|Equal127~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal127~0_combout\ = (\u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout\ & (!\u0|nios2_qsys_0|D_iw\(6) & (!\u0|nios2_qsys_0|D_iw\(7) & !\u0|nios2_qsys_0|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout\,
	datab => \u0|nios2_qsys_0|D_iw\(6),
	datac => \u0|nios2_qsys_0|D_iw\(7),
	datad => \u0|nios2_qsys_0|D_iw\(8),
	combout => \u0|nios2_qsys_0|Equal127~0_combout\);

-- Location: LCCOMB_X29_Y19_N16
\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\ = (\u0|nios2_qsys_0|Equal127~0_combout\ & (\u0|nios2_qsys_0|E_src1\(0))) # (!\u0|nios2_qsys_0|Equal127~0_combout\ & ((\u0|nios2_qsys_0|W_status_reg_pie~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(0),
	datab => \u0|nios2_qsys_0|Equal127~0_combout\,
	datad => \u0|nios2_qsys_0|W_status_reg_pie~regout\,
	combout => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCFF_X28_Y17_N29
\u0|nios2_qsys_0|R_ctrl_crst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_ctrl_crst~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_ctrl_crst~regout\);

-- Location: LCCOMB_X32_Y15_N0
\u0|width_adapter_001|data_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|data_reg~0_combout\ = (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\u0|sdram_0|za_data\(4)) # (\u0|width_adapter_001|data_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|za_data\(4),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datac => \u0|width_adapter_001|data_reg\(4),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_001|data_reg~0_combout\);

-- Location: LCCOMB_X27_Y20_N22
\u0|onchip_memory2_0|wren~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|wren~0_combout\ = (\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\ & (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|cmd_xbar_mux_001|saved_grant\(1) & 
-- \u0|cmd_xbar_mux_001|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\,
	datab => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u0|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \u0|onchip_memory2_0|wren~0_combout\);

-- Location: LCFF_X29_Y24_N25
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X28_Y24_N20
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(2))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(2),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\);

-- Location: LCFF_X29_Y25_N27
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1));

-- Location: LCCOMB_X29_Y24_N30
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1) & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\);

-- Location: LCCOMB_X29_Y22_N26
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|comb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|comb~1_combout\ = (\u0|cmd_xbar_mux|WideOr1~combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|comb~0_combout\ & (\u0|cmd_xbar_mux|src_data\(46) & \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|WideOr1~combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|comb~0_combout\,
	datac => \u0|cmd_xbar_mux|src_data\(46),
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|comb~1_combout\);

-- Location: LCCOMB_X40_Y22_N24
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~4_combout\);

-- Location: LCFF_X21_Y20_N7
\u0|width_adapter_004|data_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(1));

-- Location: LCFF_X21_Y20_N11
\u0|width_adapter_004|data_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(4));

-- Location: LCFF_X22_Y20_N21
\u0|width_adapter_004|data_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(7));

-- Location: LCCOMB_X33_Y20_N12
\u0|rsp_xbar_mux_001|src_payload~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~76_combout\ = (\u0|width_adapter_003|out_data\(8) & ((\u0|rsp_xbar_demux_003|src1_valid~0_combout\) # ((\u0|width_adapter_001|out_data\(8) & \u0|rsp_xbar_demux_002|src1_valid~0_combout\)))) # 
-- (!\u0|width_adapter_003|out_data\(8) & (\u0|width_adapter_001|out_data\(8) & (\u0|rsp_xbar_demux_002|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_003|out_data\(8),
	datab => \u0|width_adapter_001|out_data\(8),
	datac => \u0|rsp_xbar_demux_002|src1_valid~0_combout\,
	datad => \u0|rsp_xbar_demux_003|src1_valid~0_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~76_combout\);

-- Location: LCFF_X30_Y17_N11
\u0|nios2_qsys_0|R_ctrl_ld_signed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_ctrl_ld_signed~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_ctrl_ld_signed~regout\);

-- Location: LCCOMB_X32_Y15_N10
\u0|width_adapter_001|data_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|data_reg~2_combout\ = (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\u0|sdram_0|za_data\(0)) # (\u0|width_adapter_001|data_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|za_data\(0),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datac => \u0|width_adapter_001|data_reg\(0),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_001|data_reg~2_combout\);

-- Location: LCCOMB_X34_Y15_N18
\u0|width_adapter_005|always9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|always9~0_combout\ = (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\) # 
-- ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_005|always9~0_combout\);

-- Location: LCCOMB_X21_Y19_N8
\u0|cmd_xbar_mux_001|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~2_combout\ = (\u0|nios2_qsys_0|d_writedata\(0) & \u0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_writedata\(0),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X29_Y22_N30
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[0]~1_combout\ = (\u0|cmd_xbar_mux|src_data\(38) & (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ & 
-- !\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux|src_data\(38),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(0),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[0]~1_combout\);

-- Location: LCFF_X29_Y22_N1
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_error\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_error~regout\);

-- Location: LCCOMB_X27_Y22_N20
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[25]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[25]~5_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(25))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux|src_data\(46),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(25),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[25]~5_combout\);

-- Location: LCCOMB_X27_Y22_N6
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[26]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[26]~6_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(26))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(26),
	datac => \u0|cmd_xbar_mux|src_data\(46),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[26]~6_combout\);

-- Location: LCFF_X29_Y24_N27
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X28_Y24_N24
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(21)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(21),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(21),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\);

-- Location: LCFF_X25_Y25_N13
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~regout\);

-- Location: LCCOMB_X29_Y25_N6
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(35) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\) # 
-- ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(35),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\);

-- Location: LCFF_X30_Y22_N11
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_go\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_go~regout\);

-- Location: LCCOMB_X32_Y19_N10
\u0|width_adapter_001|data_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|data_reg~3_combout\ = (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\u0|sdram_0|za_data\(2)) # (\u0|width_adapter_001|data_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datab => \u0|sdram_0|za_data\(2),
	datac => \u0|width_adapter_001|data_reg\(2),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_001|data_reg~3_combout\);

-- Location: LCCOMB_X32_Y20_N30
\u0|width_adapter_003|data_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|data_reg~4_combout\ = (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\u0|width_adapter_003|data_reg\(1)) # (\u0|sram_0|readdata\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|width_adapter_003|data_reg\(1),
	datad => \u0|sram_0|readdata\(1),
	combout => \u0|width_adapter_003|data_reg~4_combout\);

-- Location: LCFF_X30_Y14_N19
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]~regout\);

-- Location: LCCOMB_X30_Y14_N18
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]~regout\)))) # (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & ((\u0|cmd_xbar_mux_003|saved_grant\(1)) # 
-- ((\u0|cmd_xbar_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datab => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]~regout\,
	datad => \u0|cmd_xbar_mux_003|saved_grant\(0),
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\);

-- Location: LCFF_X30_Y14_N21
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]~regout\);

-- Location: LCCOMB_X30_Y14_N20
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]~regout\) # 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]~regout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\);

-- Location: LCFF_X24_Y13_N27
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][82]~regout\);

-- Location: LCCOMB_X24_Y13_N2
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][82]~regout\)) # 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][82]~regout\,
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\);

-- Location: LCFF_X24_Y13_N29
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][83]~regout\);

-- Location: LCCOMB_X24_Y13_N4
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][83]~regout\)) # 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & ((\u0|width_adapter|out_endofpacket~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][83]~regout\,
	datac => \u0|width_adapter|out_endofpacket~0_combout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\);

-- Location: LCFF_X24_Y13_N31
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]~regout\);

-- Location: LCCOMB_X24_Y13_N22
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & 
-- (((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]~regout\)))) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & (\u0|width_adapter|use_reg~regout\ & ((\u0|width_adapter|address_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|use_reg~regout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]~regout\,
	datac => \u0|width_adapter|address_reg\(1),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14_combout\);

-- Location: LCCOMB_X32_Y20_N24
\u0|width_adapter_003|data_reg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|data_reg~5_combout\ = (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\u0|sram_0|readdata\(11)) # (\u0|width_adapter_003|data_reg\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdata\(11),
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datac => \u0|width_adapter_003|data_reg\(11),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_003|data_reg~5_combout\);

-- Location: LCCOMB_X21_Y19_N30
\u0|cmd_xbar_mux_001|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~11_combout\ = (\u0|nios2_qsys_0|d_writedata\(13) & \u0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_writedata\(13),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_payload~11_combout\);

-- Location: LCCOMB_X32_Y17_N26
\u0|width_adapter_003|data_reg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|data_reg~8_combout\ = (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\u0|width_adapter_003|data_reg\(5)) # (\u0|sram_0|readdata\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|width_adapter_003|data_reg\(5),
	datad => \u0|sram_0|readdata\(5),
	combout => \u0|width_adapter_003|data_reg~8_combout\);

-- Location: LCCOMB_X27_Y22_N14
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[16]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[16]~13_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux|src_data\(46),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[16]~13_combout\);

-- Location: LCCOMB_X32_Y20_N18
\u0|width_adapter_003|data_reg~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|data_reg~10_combout\ = (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\u0|sram_0|readdata\(15)) # (\u0|width_adapter_003|data_reg\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdata\(15),
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datac => \u0|width_adapter_003|data_reg\(15),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_003|data_reg~10_combout\);

-- Location: LCCOMB_X27_Y20_N4
\u0|cmd_xbar_mux_001|src_payload~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~16_combout\ = (\u0|cmd_xbar_mux_001|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(15),
	combout => \u0|cmd_xbar_mux_001|src_payload~16_combout\);

-- Location: LCCOMB_X29_Y20_N6
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~2_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24) & ((\u0|rsp_xbar_demux|src1_valid~combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) & 
-- \u0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) & ((\u0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24),
	datac => \u0|rsp_xbar_demux|src1_valid~combout\,
	datad => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~2_combout\);

-- Location: LCCOMB_X29_Y20_N8
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~3_combout\ = (\u0|nios2_qsys_0|av_ld_byte3_data_nxt~2_combout\) # ((\u0|sram_0|readdata\(8) & \u0|rsp_xbar_mux_001|src_payload~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~2_combout\,
	datac => \u0|sram_0|readdata\(8),
	datad => \u0|rsp_xbar_mux_001|src_payload~82_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~3_combout\);

-- Location: LCFF_X27_Y22_N23
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[31]~29_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: LCFF_X33_Y16_N7
\u0|width_adapter_005|data_reg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~23_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(23));

-- Location: LCCOMB_X33_Y16_N16
\u0|width_adapter_005|data_reg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~7_combout\ = (\u0|width_adapter_005|data_reg\(23)) # ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(7) & 
-- (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & !\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|data_reg\(23),
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(7),
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	combout => \u0|width_adapter_005|data_reg~7_combout\);

-- Location: LCCOMB_X27_Y22_N12
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[27]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[27]~17_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(27))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(27),
	datac => \u0|cmd_xbar_mux|src_data\(46),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[27]~17_combout\);

-- Location: LCFF_X33_Y17_N31
\u0|width_adapter_005|data_reg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~24_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(22));

-- Location: LCCOMB_X33_Y17_N8
\u0|width_adapter_005|data_reg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~8_combout\ = (\u0|width_adapter_005|data_reg\(22)) # ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(6) & 
-- (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|data_reg\(22),
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(6),
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_005|data_reg~8_combout\);

-- Location: LCCOMB_X32_Y21_N12
\u0|rsp_xbar_mux_001|src_payload~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~90_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21)) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) 
-- & \u0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) & ((\u0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21),
	datad => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~90_combout\);

-- Location: LCFF_X33_Y17_N3
\u0|width_adapter_005|data_reg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~25_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(21));

-- Location: LCCOMB_X33_Y17_N12
\u0|width_adapter_005|data_reg~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~9_combout\ = (\u0|width_adapter_005|data_reg\(21)) # ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(5) & 
-- (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(5),
	datab => \u0|width_adapter_005|data_reg\(21),
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_005|data_reg~9_combout\);

-- Location: LCCOMB_X29_Y18_N24
\u0|rsp_xbar_mux_001|src_payload~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~93_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20) & (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~93_combout\);

-- Location: LCCOMB_X30_Y21_N24
\u0|rsp_xbar_mux_001|src_payload~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~94_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20)) # 
-- ((\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0))))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & (\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datac => \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20),
	combout => \u0|rsp_xbar_mux_001|src_payload~94_combout\);

-- Location: LCCOMB_X30_Y21_N18
\u0|rsp_xbar_mux_001|src_payload~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~95_combout\ = (\u0|rsp_xbar_mux_001|src_payload~94_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~93_combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) & \u0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~94_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~93_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20),
	datad => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~95_combout\);

-- Location: LCFF_X32_Y16_N13
\u0|width_adapter_005|data_reg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~26_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(20));

-- Location: LCCOMB_X27_Y22_N30
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[10]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[10]~18_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10),
	datac => \u0|cmd_xbar_mux|src_data\(46),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[10]~18_combout\);

-- Location: LCCOMB_X32_Y18_N4
\u0|rsp_xbar_mux_001|src_payload~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~97_combout\ = (\u0|rsp_xbar_mux_001|src_payload~81_combout\ & ((\u0|sdram_0|za_data\(3)) # ((\u0|sram_0|readdata\(3) & \u0|rsp_xbar_mux_001|src_payload~82_combout\)))) # (!\u0|rsp_xbar_mux_001|src_payload~81_combout\ & 
-- (((\u0|sram_0|readdata\(3) & \u0|rsp_xbar_mux_001|src_payload~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~81_combout\,
	datab => \u0|sdram_0|za_data\(3),
	datac => \u0|sram_0|readdata\(3),
	datad => \u0|rsp_xbar_mux_001|src_payload~82_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~97_combout\);

-- Location: LCCOMB_X30_Y21_N22
\u0|cmd_xbar_mux_001|src_payload~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~21_combout\ = (\u0|cmd_xbar_mux_001|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(9),
	combout => \u0|cmd_xbar_mux_001|src_payload~21_combout\);

-- Location: LCCOMB_X32_Y15_N12
\u0|width_adapter_001|data_reg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|data_reg~12_combout\ = (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & 
-- ((\u0|width_adapter_001|data_reg\(9)) # (\u0|sdram_0|za_data\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datac => \u0|width_adapter_001|data_reg\(9),
	datad => \u0|sdram_0|za_data\(9),
	combout => \u0|width_adapter_001|data_reg~12_combout\);

-- Location: LCCOMB_X33_Y21_N12
\u0|rsp_xbar_mux_001|src_payload~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~101_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18),
	combout => \u0|rsp_xbar_mux_001|src_payload~101_combout\);

-- Location: LCCOMB_X33_Y21_N2
\u0|rsp_xbar_mux_001|src_payload~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~102_combout\ = (\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & ((\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) 
-- & \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & (((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datab => \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18),
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~102_combout\);

-- Location: LCCOMB_X33_Y21_N8
\u0|rsp_xbar_mux_001|src_payload~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~103_combout\ = (\u0|rsp_xbar_mux_001|src_payload~101_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~102_combout\) # ((\u0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~101_combout\,
	datab => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~102_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18),
	combout => \u0|rsp_xbar_mux_001|src_payload~103_combout\);

-- Location: LCFF_X33_Y17_N17
\u0|width_adapter_005|data_reg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~28_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(18));

-- Location: LCFF_X33_Y16_N13
\u0|width_adapter_005|data_reg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~29_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(17));

-- Location: LCCOMB_X33_Y16_N22
\u0|width_adapter_005|data_reg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~13_combout\ = (\u0|width_adapter_005|data_reg\(17)) # ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(1) & 
-- (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(1),
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \u0|width_adapter_005|data_reg\(17),
	combout => \u0|width_adapter_005|data_reg~13_combout\);

-- Location: LCCOMB_X25_Y22_N22
\u0|cmd_xbar_mux_001|src_payload~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~23_combout\ = (\u0|cmd_xbar_mux_001|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u0|nios2_qsys_0|d_writedata\(7),
	combout => \u0|cmd_xbar_mux_001|src_payload~23_combout\);

-- Location: LCCOMB_X32_Y15_N26
\u0|width_adapter_001|data_reg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|data_reg~14_combout\ = (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\u0|sdram_0|za_data\(7)) # (\u0|width_adapter_001|data_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|za_data\(7),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datac => \u0|width_adapter_001|data_reg\(7),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_001|data_reg~14_combout\);

-- Location: LCCOMB_X32_Y17_N16
\u0|width_adapter_003|data_reg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|data_reg~14_combout\ = (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\u0|sram_0|readdata\(7)) # (\u0|width_adapter_003|data_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datab => \u0|sram_0|readdata\(7),
	datac => \u0|width_adapter_003|data_reg\(7),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_003|data_reg~14_combout\);

-- Location: LCCOMB_X31_Y17_N22
\u0|rsp_xbar_mux_001|src_payload~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~108_combout\ = (\u0|sdram_0|za_data\(0) & ((\u0|rsp_xbar_mux_001|src_payload~81_combout\) # ((\u0|sram_0|readdata\(0) & \u0|rsp_xbar_mux_001|src_payload~82_combout\)))) # (!\u0|sdram_0|za_data\(0) & 
-- (\u0|sram_0|readdata\(0) & (\u0|rsp_xbar_mux_001|src_payload~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|za_data\(0),
	datab => \u0|sram_0|readdata\(0),
	datac => \u0|rsp_xbar_mux_001|src_payload~82_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~81_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~108_combout\);

-- Location: LCCOMB_X32_Y21_N2
\u0|rsp_xbar_mux_001|src_payload~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~109_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16) & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16),
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~109_combout\);

-- Location: LCCOMB_X32_Y15_N14
\u0|width_adapter_001|data_reg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|data_reg~15_combout\ = (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\u0|sdram_0|za_data\(6)) # (\u0|width_adapter_001|data_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|za_data\(6),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datac => \u0|width_adapter_001|data_reg\(6),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_001|data_reg~15_combout\);

-- Location: LCCOMB_X30_Y22_N26
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[20]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[20]~23_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux|src_data\(46),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[20]~23_combout\);

-- Location: LCFF_X33_Y16_N25
\u0|width_adapter_005|data_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~31_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(15));

-- Location: LCFF_X35_Y20_N29
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|rvalid~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LCFF_X35_Y20_N15
\u0|timer_0_s1_translator|av_readdata_pre[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0_s1_translator|av_readdata_pre[15]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0_s1_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X35_Y20_N28
\u0|rsp_xbar_mux_001|src_payload~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~116_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15)) # ((\u0|timer_0_s1_translator|av_readdata_pre\(15) & 
-- \u0|timer_0_s1_translator|read_latency_shift_reg\(0))))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\u0|timer_0_s1_translator|av_readdata_pre\(15) & ((\u0|timer_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|timer_0_s1_translator|av_readdata_pre\(15),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datad => \u0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~116_combout\);

-- Location: LCCOMB_X33_Y20_N18
\u0|rsp_xbar_mux_001|src_payload~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~118_combout\ = (\u0|width_adapter_001|out_data\(14) & ((\u0|rsp_xbar_demux_002|src1_valid~0_combout\) # ((\u0|width_adapter_003|out_data\(14) & \u0|rsp_xbar_demux_003|src1_valid~0_combout\)))) # 
-- (!\u0|width_adapter_001|out_data\(14) & (\u0|width_adapter_003|out_data\(14) & ((\u0|rsp_xbar_demux_003|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_001|out_data\(14),
	datab => \u0|width_adapter_003|out_data\(14),
	datac => \u0|rsp_xbar_demux_002|src1_valid~0_combout\,
	datad => \u0|rsp_xbar_demux_003|src1_valid~0_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~118_combout\);

-- Location: LCFF_X33_Y20_N21
\u0|width_adapter_005|data_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~32_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(14));

-- Location: LCCOMB_X33_Y20_N6
\u0|rsp_xbar_mux_001|src_payload~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~119_combout\ = (\u0|width_adapter_005|out_valid~0_combout\ & ((\u0|width_adapter_005|data_reg\(14)) # ((\u0|width_adapter_005|ShiftLeft2~1_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|data_reg\(14),
	datab => \u0|width_adapter_005|ShiftLeft2~1_combout\,
	datac => \u0|width_adapter_005|out_valid~0_combout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(6),
	combout => \u0|rsp_xbar_mux_001|src_payload~119_combout\);

-- Location: LCCOMB_X33_Y20_N24
\u0|rsp_xbar_mux_001|src_payload~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~120_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14) & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14),
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~120_combout\);

-- Location: LCFF_X37_Y21_N11
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|woverflow~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCFF_X37_Y21_N29
\u0|timer_0_s1_translator|av_readdata_pre[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|readdata\(14),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0_s1_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X37_Y21_N10
\u0|rsp_xbar_mux_001|src_payload~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~121_combout\ = (\u0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|timer_0_s1_translator|av_readdata_pre\(14)) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14))))) # (!\u0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datad => \u0|timer_0_s1_translator|av_readdata_pre\(14),
	combout => \u0|rsp_xbar_mux_001|src_payload~121_combout\);

-- Location: LCCOMB_X33_Y20_N10
\u0|rsp_xbar_mux_001|src_payload~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~122_combout\ = (\u0|rsp_xbar_mux_001|src_payload~119_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~166_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~120_combout\) # (\u0|rsp_xbar_mux_001|src_payload~118_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~119_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~166_combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~120_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~118_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~122_combout\);

-- Location: LCFF_X31_Y18_N9
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LCFF_X31_Y18_N19
\u0|timer_0_s1_translator|av_readdata_pre[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|readdata\(13),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0_s1_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X31_Y18_N18
\u0|rsp_xbar_mux_001|src_payload~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~126_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13) & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # ((\u0|timer_0_s1_translator|av_readdata_pre\(13) & 
-- \u0|timer_0_s1_translator|read_latency_shift_reg\(0))))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13) & (((\u0|timer_0_s1_translator|av_readdata_pre\(13) & \u0|timer_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13),
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|timer_0_s1_translator|av_readdata_pre\(13),
	datad => \u0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~126_combout\);

-- Location: LCCOMB_X30_Y20_N12
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[17]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[17]~26_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17)))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \u0|cmd_xbar_mux|src_data\(46),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[17]~26_combout\);

-- Location: LCFF_X32_Y16_N9
\u0|width_adapter_005|data_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~34_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(12));

-- Location: LCCOMB_X32_Y16_N2
\u0|rsp_xbar_mux_001|src_payload~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~129_combout\ = (\u0|width_adapter_005|out_valid~0_combout\ & ((\u0|width_adapter_005|data_reg\(12)) # ((\u0|width_adapter_005|ShiftLeft2~1_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|ShiftLeft2~1_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(4),
	datac => \u0|width_adapter_005|data_reg\(12),
	datad => \u0|width_adapter_005|out_valid~0_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~129_combout\);

-- Location: LCFF_X34_Y18_N3
\u0|width_adapter_005|data_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~35_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(11));

-- Location: LCCOMB_X34_Y18_N12
\u0|rsp_xbar_mux_001|src_payload~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~134_combout\ = (\u0|width_adapter_005|out_valid~0_combout\ & ((\u0|width_adapter_005|data_reg\(11)) # ((\u0|width_adapter_005|ShiftLeft2~1_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|ShiftLeft2~1_combout\,
	datab => \u0|width_adapter_005|data_reg\(11),
	datac => \u0|width_adapter_005|out_valid~0_combout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(3),
	combout => \u0|rsp_xbar_mux_001|src_payload~134_combout\);

-- Location: LCCOMB_X31_Y19_N24
\u0|rsp_xbar_mux_001|src_payload~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~140_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10) & (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10),
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~140_combout\);

-- Location: LCFF_X37_Y18_N13
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|av_readdata\(9),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LCFF_X37_Y18_N31
\u0|timer_0_s1_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|readdata\(9),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X37_Y18_N30
\u0|rsp_xbar_mux_001|src_payload~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~146_combout\ = (\u0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|timer_0_s1_translator|av_readdata_pre\(9)) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9))))) # (!\u0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|timer_0_s1_translator|av_readdata_pre\(9),
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9),
	combout => \u0|rsp_xbar_mux_001|src_payload~146_combout\);

-- Location: LCCOMB_X33_Y16_N0
\u0|width_adapter_005|data_reg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~15_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(1)) # ((!\u0|width_adapter_005|ShiftLeft2~0_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|ShiftLeft2~0_combout\,
	datab => \u0|width_adapter_005|always9~0_combout\,
	datac => \u0|width_adapter_005|data_reg\(1),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(1),
	combout => \u0|width_adapter_005|data_reg~15_combout\);

-- Location: LCCOMB_X38_Y18_N18
\u0|green_leds|readdata[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds|readdata\(1) = (!\u0|nios2_qsys_0|W_alu_result\(2) & (!\u0|nios2_qsys_0|W_alu_result\(3) & \u0|green_leds|data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(2),
	datab => \u0|nios2_qsys_0|W_alu_result\(3),
	datad => \u0|green_leds|data_out\(1),
	combout => \u0|green_leds|readdata\(1));

-- Location: LCCOMB_X37_Y18_N16
\u0|jtag_uart_0|av_readdata[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[1]~2_combout\ = (\u0|jtag_uart_0|read_0~regout\ & (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1))) # (!\u0|jtag_uart_0|read_0~regout\ & 
-- ((\u0|jtag_uart_0|ien_AE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1),
	datab => \u0|jtag_uart_0|ien_AE~regout\,
	datad => \u0|jtag_uart_0|read_0~regout\,
	combout => \u0|jtag_uart_0|av_readdata[1]~2_combout\);

-- Location: LCFF_X33_Y21_N1
\u0|timer_0|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|read_mux_out\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|readdata\(1));

-- Location: LCFF_X35_Y18_N21
\u0|crosser_001|clock_xer|in_data_buffer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[1]~1_combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser_001|clock_xer|in_data_buffer\(1));

-- Location: LCFF_X37_Y19_N17
\u0|timer_0|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|read_mux_out\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|readdata\(2));

-- Location: LCCOMB_X37_Y18_N4
\u0|jtag_uart_0|av_readdata[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[2]~3_combout\ = (\u0|jtag_uart_0|read_0~regout\ & \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|read_0~regout\,
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2),
	combout => \u0|jtag_uart_0|av_readdata[2]~3_combout\);

-- Location: LCCOMB_X33_Y17_N10
\u0|width_adapter_005|data_reg~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~16_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(2)) # ((!\u0|width_adapter_005|ShiftLeft2~0_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|always9~0_combout\,
	datab => \u0|width_adapter_005|ShiftLeft2~0_combout\,
	datac => \u0|width_adapter_005|data_reg\(2),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(2),
	combout => \u0|width_adapter_005|data_reg~16_combout\);

-- Location: LCFF_X37_Y19_N3
\u0|timer_0|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|read_mux_out\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|readdata\(3));

-- Location: LCCOMB_X38_Y18_N30
\u0|green_leds|readdata[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds|readdata\(3) = (!\u0|nios2_qsys_0|W_alu_result\(2) & (!\u0|nios2_qsys_0|W_alu_result\(3) & \u0|green_leds|data_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(2),
	datab => \u0|nios2_qsys_0|W_alu_result\(3),
	datad => \u0|green_leds|data_out\(3),
	combout => \u0|green_leds|readdata\(3));

-- Location: LCCOMB_X37_Y18_N24
\u0|jtag_uart_0|av_readdata[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[3]~4_combout\ = (\u0|jtag_uart_0|read_0~regout\ & \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|read_0~regout\,
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3),
	combout => \u0|jtag_uart_0|av_readdata[3]~4_combout\);

-- Location: LCCOMB_X38_Y18_N16
\u0|green_leds|readdata[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds|readdata\(4) = (!\u0|nios2_qsys_0|W_alu_result\(2) & (\u0|green_leds|data_out\(4) & !\u0|nios2_qsys_0|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(2),
	datab => \u0|green_leds|data_out\(4),
	datad => \u0|nios2_qsys_0|W_alu_result\(3),
	combout => \u0|green_leds|readdata\(4));

-- Location: LCCOMB_X37_Y18_N20
\u0|jtag_uart_0|av_readdata[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[4]~5_combout\ = (\u0|jtag_uart_0|read_0~regout\ & \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|read_0~regout\,
	datac => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4),
	combout => \u0|jtag_uart_0|av_readdata[4]~5_combout\);

-- Location: LCCOMB_X38_Y18_N26
\u0|green_leds|readdata[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds|readdata\(5) = (!\u0|nios2_qsys_0|W_alu_result\(2) & (!\u0|nios2_qsys_0|W_alu_result\(3) & \u0|green_leds|data_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(2),
	datab => \u0|nios2_qsys_0|W_alu_result\(3),
	datad => \u0|green_leds|data_out\(5),
	combout => \u0|green_leds|readdata\(5));

-- Location: LCCOMB_X37_Y18_N8
\u0|jtag_uart_0|av_readdata[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[5]~6_combout\ = (\u0|jtag_uart_0|read_0~regout\ & \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|read_0~regout\,
	datac => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5),
	combout => \u0|jtag_uart_0|av_readdata[5]~6_combout\);

-- Location: LCCOMB_X33_Y17_N6
\u0|width_adapter_005|data_reg~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~19_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(5)) # ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(5) & !\u0|width_adapter_005|ShiftLeft2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(5),
	datab => \u0|width_adapter_005|ShiftLeft2~0_combout\,
	datac => \u0|width_adapter_005|data_reg\(5),
	datad => \u0|width_adapter_005|always9~0_combout\,
	combout => \u0|width_adapter_005|data_reg~19_combout\);

-- Location: LCCOMB_X30_Y21_N4
\u0|jtag_uart_0|av_readdata[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[6]~7_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6) & \u0|jtag_uart_0|read_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6),
	datad => \u0|jtag_uart_0|read_0~regout\,
	combout => \u0|jtag_uart_0|av_readdata[6]~7_combout\);

-- Location: LCCOMB_X34_Y21_N20
\u0|green_leds|readdata[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds|readdata\(6) = (\u0|green_leds|data_out\(6) & (!\u0|nios2_qsys_0|W_alu_result\(3) & !\u0|nios2_qsys_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|green_leds|data_out\(6),
	datac => \u0|nios2_qsys_0|W_alu_result\(3),
	datad => \u0|nios2_qsys_0|W_alu_result\(2),
	combout => \u0|green_leds|readdata\(6));

-- Location: LCCOMB_X33_Y17_N26
\u0|width_adapter_005|data_reg~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~20_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(6)) # ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(6) & !\u0|width_adapter_005|ShiftLeft2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|always9~0_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(6),
	datac => \u0|width_adapter_005|data_reg\(6),
	datad => \u0|width_adapter_005|ShiftLeft2~0_combout\,
	combout => \u0|width_adapter_005|data_reg~20_combout\);

-- Location: LCCOMB_X30_Y21_N14
\u0|jtag_uart_0|av_readdata[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[7]~8_combout\ = (\u0|jtag_uart_0|read_0~regout\ & \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|read_0~regout\,
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7),
	combout => \u0|jtag_uart_0|av_readdata[7]~8_combout\);

-- Location: LCFF_X38_Y21_N25
\u0|timer_0|readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|read_mux_out[7]~21_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|readdata\(7));

-- Location: LCCOMB_X33_Y16_N30
\u0|width_adapter_005|data_reg~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~21_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(7)) # ((!\u0|width_adapter_005|ShiftLeft2~0_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|ShiftLeft2~0_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(7),
	datac => \u0|width_adapter_005|data_reg\(7),
	datad => \u0|width_adapter_005|always9~0_combout\,
	combout => \u0|width_adapter_005|data_reg~21_combout\);

-- Location: LCCOMB_X17_Y13_N22
\u0|sdram_0|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector6~0_combout\ = (\u0|sdram_0|i_refs\(0) & (\u0|sdram_0|i_state.000~regout\ & !\u0|sdram_0|i_state.010~regout\)) # (!\u0|sdram_0|i_refs\(0) & ((\u0|sdram_0|i_state.010~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_state.000~regout\,
	datac => \u0|sdram_0|i_refs\(0),
	datad => \u0|sdram_0|i_state.010~regout\,
	combout => \u0|sdram_0|Selector6~0_combout\);

-- Location: LCCOMB_X17_Y13_N14
\u0|sdram_0|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector4~0_combout\ = (\u0|sdram_0|i_state.010~regout\ & (\u0|sdram_0|i_refs\(2) $ (((\u0|sdram_0|i_refs\(0) & \u0|sdram_0|i_refs\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_state.010~regout\,
	datab => \u0|sdram_0|i_refs\(0),
	datac => \u0|sdram_0|i_refs\(2),
	datad => \u0|sdram_0|i_refs\(1),
	combout => \u0|sdram_0|Selector4~0_combout\);

-- Location: LCCOMB_X17_Y13_N8
\u0|sdram_0|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector4~1_combout\ = (\u0|sdram_0|Selector4~0_combout\) # ((\u0|sdram_0|i_state.000~regout\ & (\u0|sdram_0|i_refs\(2) & !\u0|sdram_0|i_state.010~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_state.000~regout\,
	datab => \u0|sdram_0|Selector4~0_combout\,
	datac => \u0|sdram_0|i_refs\(2),
	datad => \u0|sdram_0|i_state.010~regout\,
	combout => \u0|sdram_0|Selector4~1_combout\);

-- Location: LCCOMB_X17_Y13_N18
\u0|sdram_0|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector5~0_combout\ = (\u0|sdram_0|i_state.010~regout\ & ((\u0|sdram_0|i_refs\(0) $ (\u0|sdram_0|i_refs\(1))))) # (!\u0|sdram_0|i_state.010~regout\ & (\u0|sdram_0|i_state.000~regout\ & ((\u0|sdram_0|i_refs\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_state.000~regout\,
	datab => \u0|sdram_0|i_refs\(0),
	datac => \u0|sdram_0|i_refs\(1),
	datad => \u0|sdram_0|i_state.010~regout\,
	combout => \u0|sdram_0|Selector5~0_combout\);

-- Location: LCFF_X28_Y16_N15
\u0|nios2_qsys_0|W_alu_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_alu_result[31]~33_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(31));

-- Location: LCFF_X28_Y16_N25
\u0|nios2_qsys_0|W_alu_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_alu_result[30]~34_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(30));

-- Location: LCFF_X28_Y16_N13
\u0|nios2_qsys_0|W_alu_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_alu_result[29]~35_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(29));

-- Location: LCCOMB_X31_Y24_N8
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|probepresent~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|probepresent~0_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19)) # 
-- ((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18) & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|probepresent~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|probepresent~regout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|probepresent~0_combout\);

-- Location: LCCOMB_X37_Y20_N30
\u0|jtag_uart_0|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan1~1_combout\ = (\u0|jtag_uart_0|Add0~8_combout\) # (\u0|jtag_uart_0|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|Add0~8_combout\,
	datad => \u0|jtag_uart_0|Add0~6_combout\,
	combout => \u0|jtag_uart_0|LessThan1~1_combout\);

-- Location: LCCOMB_X41_Y21_N0
\u0|timer_0|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~0_combout\ = (\u0|timer_0|internal_counter\(2) & (\u0|timer_0|internal_counter\(3) & (\u0|timer_0|internal_counter\(1) & \u0|timer_0|internal_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(2),
	datab => \u0|timer_0|internal_counter\(3),
	datac => \u0|timer_0|internal_counter\(1),
	datad => \u0|timer_0|internal_counter\(0),
	combout => \u0|timer_0|Equal0~0_combout\);

-- Location: LCCOMB_X41_Y20_N2
\u0|timer_0|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~7_combout\ = (!\u0|timer_0|internal_counter\(25) & (!\u0|timer_0|internal_counter\(27) & (!\u0|timer_0|internal_counter\(26) & !\u0|timer_0|internal_counter\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(25),
	datab => \u0|timer_0|internal_counter\(27),
	datac => \u0|timer_0|internal_counter\(26),
	datad => \u0|timer_0|internal_counter\(24),
	combout => \u0|timer_0|Equal0~7_combout\);

-- Location: LCFF_X37_Y19_N1
\u0|timer_0|delayed_unxcounter_is_zeroxx0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|Equal0~10_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|delayed_unxcounter_is_zeroxx0~regout\);

-- Location: LCCOMB_X37_Y19_N6
\u0|timer_0|timeout_occurred~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|timeout_occurred~0_combout\ = (\u0|timer_0|timeout_occurred~regout\) # ((\u0|timer_0|Equal0~4_combout\ & (\u0|timer_0|Equal0~9_combout\ & !\u0|timer_0|delayed_unxcounter_is_zeroxx0~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal0~4_combout\,
	datab => \u0|timer_0|timeout_occurred~regout\,
	datac => \u0|timer_0|Equal0~9_combout\,
	datad => \u0|timer_0|delayed_unxcounter_is_zeroxx0~regout\,
	combout => \u0|timer_0|timeout_occurred~0_combout\);

-- Location: LCCOMB_X28_Y17_N10
\u0|nios2_qsys_0|Equal101~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal101~7_combout\ = (\u0|nios2_qsys_0|Equal101~2_combout\ & (\u0|nios2_qsys_0|D_iw\(12) & (\u0|nios2_qsys_0|D_ctrl_retaddr~0_combout\ & \u0|nios2_qsys_0|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal101~2_combout\,
	datab => \u0|nios2_qsys_0|D_iw\(12),
	datac => \u0|nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(14),
	combout => \u0|nios2_qsys_0|Equal101~7_combout\);

-- Location: LCCOMB_X27_Y15_N22
\u0|nios2_qsys_0|D_ctrl_crst~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_crst~0_combout\ = (\u0|nios2_qsys_0|D_iw\(16) & \u0|nios2_qsys_0|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|D_iw\(16),
	datad => \u0|nios2_qsys_0|D_iw\(15),
	combout => \u0|nios2_qsys_0|D_ctrl_crst~0_combout\);

-- Location: LCCOMB_X28_Y17_N28
\u0|nios2_qsys_0|D_ctrl_crst~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_crst~1_combout\ = (\u0|nios2_qsys_0|D_ctrl_crst~0_combout\ & (\u0|nios2_qsys_0|D_ctrl_retaddr~0_combout\ & (\u0|nios2_qsys_0|D_iw\(12) & \u0|nios2_qsys_0|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_ctrl_crst~0_combout\,
	datab => \u0|nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	datac => \u0|nios2_qsys_0|D_iw\(12),
	datad => \u0|nios2_qsys_0|D_iw\(14),
	combout => \u0|nios2_qsys_0|D_ctrl_crst~1_combout\);

-- Location: LCFF_X29_Y24_N21
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X28_Y24_N6
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(3))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(3),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\);

-- Location: LCFF_X29_Y25_N3
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2));

-- Location: LCCOMB_X29_Y24_N24
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2) & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\);

-- Location: LCFF_X45_Y22_N25
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata\(1));

-- Location: LCFF_X40_Y22_N21
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(6));

-- Location: LCFF_X21_Y20_N27
\u0|width_adapter_004|data_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~10_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(9));

-- Location: LCCOMB_X21_Y20_N6
\u0|width_adapter_004|data_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~2_combout\ = (\u0|width_adapter_004|use_reg~regout\ & ((\u0|width_adapter_004|data_reg\(9)))) # (!\u0|width_adapter_004|use_reg~regout\ & (\u0|nios2_qsys_0|d_writedata\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(9),
	datab => \u0|width_adapter_004|data_reg\(9),
	datac => \u0|width_adapter_004|use_reg~regout\,
	combout => \u0|width_adapter_004|data_reg~2_combout\);

-- Location: LCCOMB_X19_Y20_N12
\u0|character_lcd_0|Char_LCD_Init|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|WideOr1~0_combout\ = (\u0|character_lcd_0|Char_LCD_Init|command_counter\(1) & (!\u0|character_lcd_0|Char_LCD_Init|command_counter\(3) & ((\u0|character_lcd_0|Char_LCD_Init|command_counter\(0)) # 
-- (\u0|character_lcd_0|Char_LCD_Init|command_counter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|command_counter\(1),
	datab => \u0|character_lcd_0|Char_LCD_Init|command_counter\(3),
	datac => \u0|character_lcd_0|Char_LCD_Init|command_counter\(0),
	datad => \u0|character_lcd_0|Char_LCD_Init|command_counter\(2),
	combout => \u0|character_lcd_0|Char_LCD_Init|WideOr1~0_combout\);

-- Location: LCFF_X20_Y20_N7
\u0|width_adapter_004|data_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~12_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(11));

-- Location: LCCOMB_X19_Y20_N14
\u0|character_lcd_0|Char_LCD_Init|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|WideOr0~0_combout\ = (!\u0|character_lcd_0|Char_LCD_Init|command_counter\(3) & ((\u0|character_lcd_0|Char_LCD_Init|command_counter\(1) & (\u0|character_lcd_0|Char_LCD_Init|command_counter\(0))) # 
-- (!\u0|character_lcd_0|Char_LCD_Init|command_counter\(1) & (!\u0|character_lcd_0|Char_LCD_Init|command_counter\(0) & \u0|character_lcd_0|Char_LCD_Init|command_counter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|command_counter\(1),
	datab => \u0|character_lcd_0|Char_LCD_Init|command_counter\(3),
	datac => \u0|character_lcd_0|Char_LCD_Init|command_counter\(0),
	datad => \u0|character_lcd_0|Char_LCD_Init|command_counter\(2),
	combout => \u0|character_lcd_0|Char_LCD_Init|WideOr0~0_combout\);

-- Location: LCFF_X21_Y20_N21
\u0|width_adapter_004|data_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~13_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(12));

-- Location: LCCOMB_X21_Y20_N10
\u0|width_adapter_004|data_reg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~5_combout\ = (\u0|width_adapter_004|use_reg~regout\ & (\u0|width_adapter_004|data_reg\(12))) # (!\u0|width_adapter_004|use_reg~regout\ & ((\u0|nios2_qsys_0|d_writedata\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter_004|use_reg~regout\,
	datac => \u0|width_adapter_004|data_reg\(12),
	datad => \u0|nios2_qsys_0|d_writedata\(12),
	combout => \u0|width_adapter_004|data_reg~5_combout\);

-- Location: LCFF_X22_Y20_N25
\u0|width_adapter_004|data_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~16_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(15));

-- Location: LCCOMB_X22_Y20_N20
\u0|width_adapter_004|data_reg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~8_combout\ = (\u0|width_adapter_004|use_reg~regout\ & (\u0|width_adapter_004|data_reg\(15))) # (!\u0|width_adapter_004|use_reg~regout\ & ((\u0|nios2_qsys_0|d_writedata\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_004|data_reg\(15),
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|nios2_qsys_0|d_writedata\(15),
	combout => \u0|width_adapter_004|data_reg~8_combout\);

-- Location: LCCOMB_X19_Y18_N10
\u0|cmd_xbar_mux_002|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_payload~1_combout\ = (\u0|nios2_qsys_0|d_writedata\(17) & \u0|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(17),
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_002|src_payload~1_combout\);

-- Location: LCCOMB_X19_Y18_N6
\u0|cmd_xbar_mux_002|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_payload~3_combout\ = (\u0|nios2_qsys_0|d_writedata\(19) & \u0|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|d_writedata\(19),
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_002|src_payload~3_combout\);

-- Location: LCCOMB_X19_Y18_N16
\u0|cmd_xbar_mux_002|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_payload~4_combout\ = (\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|nios2_qsys_0|d_writedata\(20),
	combout => \u0|cmd_xbar_mux_002|src_payload~4_combout\);

-- Location: LCCOMB_X20_Y18_N10
\u0|cmd_xbar_mux_002|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_payload~10_combout\ = (\u0|nios2_qsys_0|d_writedata\(26) & \u0|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|d_writedata\(26),
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_002|src_payload~10_combout\);

-- Location: LCFF_X41_Y21_N29
\u0|timer_0|counter_snapshot[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|counter_snapshot[0]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(0));

-- Location: LCFF_X41_Y21_N31
\u0|timer_0|counter_snapshot[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|internal_counter\(16),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(16));

-- Location: LCCOMB_X41_Y21_N16
\u0|timer_0|Equal6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal6~4_combout\ = (\u0|nios2_qsys_0|W_alu_result\(4) & (!\u0|nios2_qsys_0|W_alu_result\(3) & !\u0|nios2_qsys_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(4),
	datab => \u0|nios2_qsys_0|W_alu_result\(3),
	datad => \u0|nios2_qsys_0|W_alu_result\(2),
	combout => \u0|timer_0|Equal6~4_combout\);

-- Location: LCCOMB_X41_Y21_N30
\u0|timer_0|read_mux_out[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[0]~1_combout\ = (\u0|timer_0|Equal6~4_combout\ & ((\u0|timer_0|counter_snapshot\(0)) # ((\u0|timer_0|counter_snapshot\(16) & \u0|timer_0|Equal6~3_combout\)))) # (!\u0|timer_0|Equal6~4_combout\ & 
-- (((\u0|timer_0|counter_snapshot\(16) & \u0|timer_0|Equal6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~4_combout\,
	datab => \u0|timer_0|counter_snapshot\(0),
	datac => \u0|timer_0|counter_snapshot\(16),
	datad => \u0|timer_0|Equal6~3_combout\,
	combout => \u0|timer_0|read_mux_out[0]~1_combout\);

-- Location: LCCOMB_X29_Y22_N0
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_error~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\ = 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|always1~0_combout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_error~regout\) # ((\u0|nios2_qsys_0|d_writedata\(1) & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(1),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_error~regout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|always1~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\);

-- Location: LCCOMB_X24_Y20_N20
\u0|nios2_qsys_0|E_shift_rot_result_nxt[31]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[31]~27_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_fill_bit~0_combout\))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & 
-- (\u0|nios2_qsys_0|E_shift_rot_result\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(30),
	datab => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \u0|nios2_qsys_0|E_shift_rot_fill_bit~0_combout\,
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[31]~27_combout\);

-- Location: LCFF_X29_Y24_N23
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X29_Y23_N0
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(22)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(22),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(22),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\);

-- Location: LCCOMB_X29_Y24_N26
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21) & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\);

-- Location: LCCOMB_X30_Y22_N6
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_go~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1) & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_go~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_go~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\);

-- Location: LCCOMB_X30_Y22_N10
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_go~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_go~1_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\) # 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_go~1_combout\);

-- Location: LCFF_X23_Y13_N1
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][82]~regout\);

-- Location: LCCOMB_X24_Y13_N26
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][82]~regout\))) 
-- # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][82]~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18_combout\);

-- Location: LCFF_X23_Y13_N19
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][83]~regout\);

-- Location: LCCOMB_X24_Y13_N28
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][83]~regout\)) # 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & ((\u0|width_adapter|out_endofpacket~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][83]~regout\,
	datac => \u0|width_adapter|out_endofpacket~0_combout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19_combout\);

-- Location: LCFF_X23_Y13_N13
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]~regout\);

-- Location: LCCOMB_X24_Y13_N30
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]~regout\)) # 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & (((\u0|width_adapter|use_reg~regout\ & \u0|width_adapter|address_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]~regout\,
	datab => \u0|width_adapter|use_reg~regout\,
	datac => \u0|width_adapter|address_reg\(1),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20_combout\);

-- Location: LCFF_X24_Y13_N13
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][52]~regout\);

-- Location: LCCOMB_X23_Y22_N6
\u0|cmd_xbar_mux_001|src_payload~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~29_combout\ = (\u0|nios2_qsys_0|d_writedata\(29) & \u0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_writedata\(29),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_payload~29_combout\);

-- Location: LCCOMB_X27_Y22_N22
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[31]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[31]~29_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(31))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(31),
	datac => \u0|cmd_xbar_mux|src_data\(46),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[31]~29_combout\);

-- Location: LCCOMB_X33_Y16_N6
\u0|width_adapter_005|data_reg~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~23_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(23)) # ((\u0|width_adapter_005|ShiftLeft2~2_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|ShiftLeft2~2_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(7),
	datac => \u0|width_adapter_005|data_reg\(23),
	datad => \u0|width_adapter_005|always9~0_combout\,
	combout => \u0|width_adapter_005|data_reg~23_combout\);

-- Location: LCCOMB_X33_Y17_N30
\u0|width_adapter_005|data_reg~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~24_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(22)) # ((\u0|width_adapter_005|ShiftLeft2~2_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|ShiftLeft2~2_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(6),
	datac => \u0|width_adapter_005|data_reg\(22),
	datad => \u0|width_adapter_005|always9~0_combout\,
	combout => \u0|width_adapter_005|data_reg~24_combout\);

-- Location: LCCOMB_X33_Y17_N2
\u0|width_adapter_005|data_reg~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~25_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(21)) # ((\u0|width_adapter_005|ShiftLeft2~2_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|ShiftLeft2~2_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(5),
	datac => \u0|width_adapter_005|data_reg\(21),
	datad => \u0|width_adapter_005|always9~0_combout\,
	combout => \u0|width_adapter_005|data_reg~25_combout\);

-- Location: LCCOMB_X29_Y18_N26
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~15_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) & ((\u0|rsp_xbar_demux_001|src1_valid~combout\) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29) & 
-- \u0|rsp_xbar_demux|src1_valid~combout\)))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29) & (\u0|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29),
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29),
	datac => \u0|rsp_xbar_demux|src1_valid~combout\,
	datad => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~15_combout\);

-- Location: LCCOMB_X32_Y16_N12
\u0|width_adapter_005|data_reg~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~26_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(20)) # ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(4) & \u0|width_adapter_005|ShiftLeft2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|always9~0_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(4),
	datac => \u0|width_adapter_005|data_reg\(20),
	datad => \u0|width_adapter_005|ShiftLeft2~2_combout\,
	combout => \u0|width_adapter_005|data_reg~26_combout\);

-- Location: LCCOMB_X29_Y21_N12
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~24_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27) & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27),
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~24_combout\);

-- Location: LCCOMB_X33_Y17_N16
\u0|width_adapter_005|data_reg~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~28_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(18)) # ((\u0|width_adapter_005|ShiftLeft2~2_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|always9~0_combout\,
	datab => \u0|width_adapter_005|ShiftLeft2~2_combout\,
	datac => \u0|width_adapter_005|data_reg\(18),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(2),
	combout => \u0|width_adapter_005|data_reg~28_combout\);

-- Location: LCCOMB_X32_Y16_N24
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~28_combout\ = (\u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\ & ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(2)) # ((\u0|rsp_xbar_mux_001|src_payload~81_combout\ & \u0|sdram_0|za_data\(10))))) 
-- # (!\u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\ & (\u0|rsp_xbar_mux_001|src_payload~81_combout\ & (\u0|sdram_0|za_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~81_combout\,
	datac => \u0|sdram_0|za_data\(10),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(2),
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~28_combout\);

-- Location: LCCOMB_X33_Y16_N12
\u0|width_adapter_005|data_reg~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~29_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(17)) # ((\u0|width_adapter_005|ShiftLeft2~2_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|ShiftLeft2~2_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(1),
	datac => \u0|width_adapter_005|data_reg\(17),
	datad => \u0|width_adapter_005|always9~0_combout\,
	combout => \u0|width_adapter_005|data_reg~29_combout\);

-- Location: LCCOMB_X32_Y16_N26
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~32_combout\ = (\u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\ & ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(1)) # ((\u0|rsp_xbar_mux_001|src_payload~81_combout\ & \u0|sdram_0|za_data\(9))))) # 
-- (!\u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\ & (\u0|rsp_xbar_mux_001|src_payload~81_combout\ & (\u0|sdram_0|za_data\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~81_combout\,
	datac => \u0|sdram_0|za_data\(9),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(1),
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~32_combout\);

-- Location: LCCOMB_X29_Y18_N20
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~33_combout\ = (\u0|rsp_xbar_demux|src1_valid~combout\ & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25)) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) & 
-- \u0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\u0|rsp_xbar_demux|src1_valid~combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) & ((\u0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux|src1_valid~combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25),
	datad => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~33_combout\);

-- Location: LCCOMB_X33_Y16_N24
\u0|width_adapter_005|data_reg~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~31_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(15)) # ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(7) & \u0|width_adapter_005|ShiftLeft2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(7),
	datab => \u0|width_adapter_005|ShiftLeft2~1_combout\,
	datac => \u0|width_adapter_005|data_reg\(15),
	datad => \u0|width_adapter_005|always9~0_combout\,
	combout => \u0|width_adapter_005|data_reg~31_combout\);

-- Location: LCFF_X36_Y20_N15
\u0|jtag_uart_0|rvalid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|rvalid~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|rvalid~regout\);

-- Location: LCFF_X40_Y21_N13
\u0|timer_0|readdata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|read_mux_out[15]~27_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|readdata\(15));

-- Location: LCCOMB_X33_Y20_N20
\u0|width_adapter_005|data_reg~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~32_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(14)) # ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(6) & \u0|width_adapter_005|ShiftLeft2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(6),
	datab => \u0|width_adapter_005|ShiftLeft2~1_combout\,
	datac => \u0|width_adapter_005|data_reg\(14),
	datad => \u0|width_adapter_005|always9~0_combout\,
	combout => \u0|width_adapter_005|data_reg~32_combout\);

-- Location: LCFF_X37_Y21_N21
\u0|jtag_uart_0|woverflow\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|woverflow~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|woverflow~regout\);

-- Location: LCFF_X40_Y21_N23
\u0|timer_0|readdata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|read_mux_out[14]~30_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|readdata\(14));

-- Location: LCFF_X40_Y21_N9
\u0|timer_0|readdata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|read_mux_out[13]~33_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|readdata\(13));

-- Location: LCCOMB_X32_Y16_N8
\u0|width_adapter_005|data_reg~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~34_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(12)) # ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(4) & \u0|width_adapter_005|ShiftLeft2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|always9~0_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(4),
	datac => \u0|width_adapter_005|data_reg\(12),
	datad => \u0|width_adapter_005|ShiftLeft2~1_combout\,
	combout => \u0|width_adapter_005|data_reg~34_combout\);

-- Location: LCCOMB_X34_Y18_N2
\u0|width_adapter_005|data_reg~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~35_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(11)) # ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(3) & \u0|width_adapter_005|ShiftLeft2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|always9~0_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(3),
	datac => \u0|width_adapter_005|data_reg\(11),
	datad => \u0|width_adapter_005|ShiftLeft2~1_combout\,
	combout => \u0|width_adapter_005|data_reg~35_combout\);

-- Location: LCFF_X41_Y20_N5
\u0|timer_0|readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|read_mux_out[9]~45_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|readdata\(9));

-- Location: LCCOMB_X24_Y16_N24
\u0|nios2_qsys_0|E_shift_rot_result_nxt[27]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[27]~28_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(28))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(28),
	datab => \u0|nios2_qsys_0|E_shift_rot_result\(26),
	datad => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[27]~28_combout\);

-- Location: LCCOMB_X41_Y22_N20
\u0|timer_0|read_mux_out[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[1]~3_combout\ = (\u0|timer_0|Equal6~2_combout\ & (((\u0|timer_0|Equal6~1_combout\ & \u0|timer_0|period_h_register\(1))) # (!\u0|timer_0|period_l_register\(1)))) # (!\u0|timer_0|Equal6~2_combout\ & (\u0|timer_0|Equal6~1_combout\ & 
-- (\u0|timer_0|period_h_register\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~2_combout\,
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_h_register\(1),
	datad => \u0|timer_0|period_l_register\(1),
	combout => \u0|timer_0|read_mux_out[1]~3_combout\);

-- Location: LCFF_X41_Y21_N27
\u0|timer_0|counter_snapshot[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|internal_counter\(17),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(17));

-- Location: LCFF_X41_Y21_N13
\u0|timer_0|counter_snapshot[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|counter_snapshot[1]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(1));

-- Location: LCCOMB_X41_Y21_N26
\u0|timer_0|read_mux_out[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[1]~4_combout\ = (\u0|timer_0|Equal6~4_combout\ & ((\u0|timer_0|counter_snapshot\(1)) # ((\u0|timer_0|Equal6~3_combout\ & \u0|timer_0|counter_snapshot\(17))))) # (!\u0|timer_0|Equal6~4_combout\ & (\u0|timer_0|Equal6~3_combout\ & 
-- (\u0|timer_0|counter_snapshot\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~4_combout\,
	datab => \u0|timer_0|Equal6~3_combout\,
	datac => \u0|timer_0|counter_snapshot\(17),
	datad => \u0|timer_0|counter_snapshot\(1),
	combout => \u0|timer_0|read_mux_out[1]~4_combout\);

-- Location: LCCOMB_X37_Y19_N20
\u0|timer_0|read_mux_out[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[1]~5_combout\ = (\u0|timer_0|Equal6~0_combout\ & ((\u0|timer_0|control_register\(1)) # ((\u0|timer_0|counter_is_running~regout\ & \u0|addr_router_001|Equal10~2_combout\)))) # (!\u0|timer_0|Equal6~0_combout\ & 
-- (\u0|timer_0|counter_is_running~regout\ & ((\u0|addr_router_001|Equal10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~0_combout\,
	datab => \u0|timer_0|counter_is_running~regout\,
	datac => \u0|timer_0|control_register\(1),
	datad => \u0|addr_router_001|Equal10~2_combout\,
	combout => \u0|timer_0|read_mux_out[1]~5_combout\);

-- Location: LCCOMB_X33_Y21_N0
\u0|timer_0|read_mux_out[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out\(1) = (\u0|timer_0|read_mux_out[1]~5_combout\) # ((\u0|timer_0|read_mux_out[1]~4_combout\) # (\u0|timer_0|read_mux_out[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[1]~5_combout\,
	datab => \u0|timer_0|read_mux_out[1]~4_combout\,
	datad => \u0|timer_0|read_mux_out[1]~3_combout\,
	combout => \u0|timer_0|read_mux_out\(1));

-- Location: LCFF_X36_Y18_N25
\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~regout\);

-- Location: LCFF_X36_Y17_N11
\u0|altpll_0_pll_slave_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|altpll_0|readdata[1]~2_combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|altpll_0_pll_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X35_Y18_N20
\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[1]~1_combout\ = (\u0|altpll_0_pll_slave_translator|read_latency_shift_reg\(0) & ((\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0) 
-- & ((\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~regout\))) # (!\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0) & (\u0|altpll_0_pll_slave_translator|av_readdata_pre\(1))))) 
-- # (!\u0|altpll_0_pll_slave_translator|read_latency_shift_reg\(0) & (((\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|altpll_0_pll_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0),
	datac => \u0|altpll_0_pll_slave_translator|av_readdata_pre\(1),
	datad => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~regout\,
	combout => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[1]~1_combout\);

-- Location: LCCOMB_X41_Y22_N24
\u0|timer_0|read_mux_out[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[2]~6_combout\ = (\u0|timer_0|Equal6~2_combout\ & (((\u0|timer_0|Equal6~1_combout\ & \u0|timer_0|period_h_register\(2))) # (!\u0|timer_0|period_l_register\(2)))) # (!\u0|timer_0|Equal6~2_combout\ & (\u0|timer_0|Equal6~1_combout\ & 
-- (\u0|timer_0|period_h_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~2_combout\,
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_h_register\(2),
	datad => \u0|timer_0|period_l_register\(2),
	combout => \u0|timer_0|read_mux_out[2]~6_combout\);

-- Location: LCFF_X41_Y21_N23
\u0|timer_0|counter_snapshot[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|internal_counter\(18),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(18));

-- Location: LCFF_X41_Y21_N9
\u0|timer_0|counter_snapshot[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|counter_snapshot[2]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(2));

-- Location: LCCOMB_X41_Y21_N22
\u0|timer_0|read_mux_out[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[2]~7_combout\ = (\u0|timer_0|Equal6~4_combout\ & ((\u0|timer_0|counter_snapshot\(2)) # ((\u0|timer_0|counter_snapshot\(18) & \u0|timer_0|Equal6~3_combout\)))) # (!\u0|timer_0|Equal6~4_combout\ & 
-- (((\u0|timer_0|counter_snapshot\(18) & \u0|timer_0|Equal6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~4_combout\,
	datab => \u0|timer_0|counter_snapshot\(2),
	datac => \u0|timer_0|counter_snapshot\(18),
	datad => \u0|timer_0|Equal6~3_combout\,
	combout => \u0|timer_0|read_mux_out[2]~7_combout\);

-- Location: LCFF_X37_Y19_N11
\u0|timer_0|control_register[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|control_register\(2));

-- Location: LCCOMB_X37_Y19_N16
\u0|timer_0|read_mux_out[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out\(2) = (\u0|timer_0|read_mux_out[2]~7_combout\) # ((\u0|timer_0|read_mux_out[2]~6_combout\) # ((\u0|timer_0|control_register\(2) & \u0|timer_0|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|control_register\(2),
	datab => \u0|timer_0|Equal6~0_combout\,
	datac => \u0|timer_0|read_mux_out[2]~7_combout\,
	datad => \u0|timer_0|read_mux_out[2]~6_combout\,
	combout => \u0|timer_0|read_mux_out\(2));

-- Location: LCFF_X41_Y22_N13
\u0|timer_0|period_h_register[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_h_register\(3));

-- Location: LCFF_X41_Y22_N31
\u0|timer_0|period_l_register[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|period_l_register[3]~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_l_register\(3));

-- Location: LCCOMB_X41_Y22_N12
\u0|timer_0|read_mux_out[3]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[3]~8_combout\ = (\u0|timer_0|Equal6~2_combout\ & (((\u0|timer_0|Equal6~1_combout\ & \u0|timer_0|period_h_register\(3))) # (!\u0|timer_0|period_l_register\(3)))) # (!\u0|timer_0|Equal6~2_combout\ & (\u0|timer_0|Equal6~1_combout\ & 
-- (\u0|timer_0|period_h_register\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~2_combout\,
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_h_register\(3),
	datad => \u0|timer_0|period_l_register\(3),
	combout => \u0|timer_0|read_mux_out[3]~8_combout\);

-- Location: LCFF_X41_Y21_N19
\u0|timer_0|counter_snapshot[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|internal_counter\(19),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(19));

-- Location: LCFF_X41_Y21_N5
\u0|timer_0|counter_snapshot[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|counter_snapshot[3]~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(3));

-- Location: LCCOMB_X41_Y21_N18
\u0|timer_0|read_mux_out[3]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[3]~9_combout\ = (\u0|timer_0|Equal6~4_combout\ & ((\u0|timer_0|counter_snapshot\(3)) # ((\u0|timer_0|counter_snapshot\(19) & \u0|timer_0|Equal6~3_combout\)))) # (!\u0|timer_0|Equal6~4_combout\ & 
-- (((\u0|timer_0|counter_snapshot\(19) & \u0|timer_0|Equal6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~4_combout\,
	datab => \u0|timer_0|counter_snapshot\(3),
	datac => \u0|timer_0|counter_snapshot\(19),
	datad => \u0|timer_0|Equal6~3_combout\,
	combout => \u0|timer_0|read_mux_out[3]~9_combout\);

-- Location: LCFF_X37_Y19_N15
\u0|timer_0|control_register[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|control_register\(3));

-- Location: LCCOMB_X37_Y19_N2
\u0|timer_0|read_mux_out[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out\(3) = (\u0|timer_0|read_mux_out[3]~9_combout\) # ((\u0|timer_0|read_mux_out[3]~8_combout\) # ((\u0|timer_0|Equal6~0_combout\ & \u0|timer_0|control_register\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[3]~9_combout\,
	datab => \u0|timer_0|Equal6~0_combout\,
	datac => \u0|timer_0|control_register\(3),
	datad => \u0|timer_0|read_mux_out[3]~8_combout\,
	combout => \u0|timer_0|read_mux_out\(3));

-- Location: LCFF_X38_Y21_N7
\u0|timer_0|counter_snapshot[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|counter_snapshot[20]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(20));

-- Location: LCFF_X38_Y21_N13
\u0|timer_0|counter_snapshot[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|internal_counter\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(5));

-- Location: LCCOMB_X38_Y21_N12
\u0|timer_0|read_mux_out~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~14_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(3) & (\u0|nios2_qsys_0|W_alu_result\(4) & (\u0|timer_0|counter_snapshot\(5) & !\u0|nios2_qsys_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(3),
	datab => \u0|nios2_qsys_0|W_alu_result\(4),
	datac => \u0|timer_0|counter_snapshot\(5),
	datad => \u0|nios2_qsys_0|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~14_combout\);

-- Location: LCFF_X38_Y21_N1
\u0|timer_0|counter_snapshot[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|counter_snapshot[22]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(22));

-- Location: LCCOMB_X43_Y21_N16
\u0|timer_0|read_mux_out[7]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[7]~19_combout\ = (\u0|timer_0|Equal6~2_combout\ & ((\u0|timer_0|period_l_register\(7)) # ((\u0|timer_0|Equal6~1_combout\ & \u0|timer_0|period_h_register\(7))))) # (!\u0|timer_0|Equal6~2_combout\ & (\u0|timer_0|Equal6~1_combout\ & 
-- (\u0|timer_0|period_h_register\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~2_combout\,
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_h_register\(7),
	datad => \u0|timer_0|period_l_register\(7),
	combout => \u0|timer_0|read_mux_out[7]~19_combout\);

-- Location: LCFF_X38_Y21_N27
\u0|timer_0|counter_snapshot[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|internal_counter\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(7));

-- Location: LCCOMB_X38_Y21_N26
\u0|timer_0|read_mux_out~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~20_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(3) & (\u0|nios2_qsys_0|W_alu_result\(4) & (\u0|timer_0|counter_snapshot\(7) & !\u0|nios2_qsys_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(3),
	datab => \u0|nios2_qsys_0|W_alu_result\(4),
	datac => \u0|timer_0|counter_snapshot\(7),
	datad => \u0|nios2_qsys_0|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~20_combout\);

-- Location: LCFF_X38_Y21_N11
\u0|timer_0|counter_snapshot[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|counter_snapshot[23]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(23));

-- Location: LCCOMB_X38_Y21_N24
\u0|timer_0|read_mux_out[7]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[7]~21_combout\ = (\u0|timer_0|read_mux_out~20_combout\) # ((\u0|timer_0|read_mux_out[7]~19_combout\) # ((\u0|timer_0|counter_snapshot\(23) & \u0|timer_0|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(23),
	datab => \u0|timer_0|read_mux_out~20_combout\,
	datac => \u0|timer_0|Equal6~3_combout\,
	datad => \u0|timer_0|read_mux_out[7]~19_combout\,
	combout => \u0|timer_0|read_mux_out[7]~21_combout\);

-- Location: LCCOMB_X24_Y16_N8
\u0|nios2_qsys_0|E_alu_result[28]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_alu_result[28]~15_combout\ = (\u0|nios2_qsys_0|W_alu_result[25]~26_combout\ & (((\u0|nios2_qsys_0|W_alu_result[25]~25_combout\) # (\u0|nios2_qsys_0|E_logic_result[28]~23_combout\)))) # (!\u0|nios2_qsys_0|W_alu_result[25]~26_combout\ & 
-- (\u0|nios2_qsys_0|Add2~56_combout\ & (!\u0|nios2_qsys_0|W_alu_result[25]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Add2~56_combout\,
	datab => \u0|nios2_qsys_0|W_alu_result[25]~26_combout\,
	datac => \u0|nios2_qsys_0|W_alu_result[25]~25_combout\,
	datad => \u0|nios2_qsys_0|E_logic_result[28]~23_combout\,
	combout => \u0|nios2_qsys_0|E_alu_result[28]~15_combout\);

-- Location: LCCOMB_X24_Y16_N10
\u0|nios2_qsys_0|E_alu_result[28]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_alu_result[28]~16_combout\ = (\u0|nios2_qsys_0|E_alu_result[28]~15_combout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(28)) # ((!\u0|nios2_qsys_0|W_alu_result[25]~25_combout\)))) # (!\u0|nios2_qsys_0|E_alu_result[28]~15_combout\ & 
-- (((\u0|nios2_qsys_0|W_alu_result[25]~25_combout\ & \u0|nios2_qsys_0|Add1~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_result[28]~15_combout\,
	datab => \u0|nios2_qsys_0|E_shift_rot_result\(28),
	datac => \u0|nios2_qsys_0|W_alu_result[25]~25_combout\,
	datad => \u0|nios2_qsys_0|Add1~56_combout\,
	combout => \u0|nios2_qsys_0|E_alu_result[28]~16_combout\);

-- Location: LCCOMB_X22_Y19_N18
\u0|nios2_qsys_0|E_alu_result[31]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_alu_result[31]~23_combout\ = (\u0|nios2_qsys_0|W_alu_result[25]~25_combout\ & (((\u0|nios2_qsys_0|E_shift_rot_result\(31)) # (!\u0|nios2_qsys_0|W_alu_result[25]~26_combout\)))) # (!\u0|nios2_qsys_0|W_alu_result[25]~25_combout\ & 
-- (\u0|nios2_qsys_0|E_logic_result[31]~30_combout\ & ((\u0|nios2_qsys_0|W_alu_result[25]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result[25]~25_combout\,
	datab => \u0|nios2_qsys_0|E_logic_result[31]~30_combout\,
	datac => \u0|nios2_qsys_0|E_shift_rot_result\(31),
	datad => \u0|nios2_qsys_0|W_alu_result[25]~26_combout\,
	combout => \u0|nios2_qsys_0|E_alu_result[31]~23_combout\);

-- Location: LCCOMB_X22_Y19_N12
\u0|nios2_qsys_0|E_alu_result[31]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_alu_result[31]~24_combout\ = (\u0|nios2_qsys_0|E_alu_result[31]~23_combout\ & ((\u0|nios2_qsys_0|Add1~62_combout\) # ((\u0|nios2_qsys_0|W_alu_result[25]~26_combout\)))) # (!\u0|nios2_qsys_0|E_alu_result[31]~23_combout\ & 
-- (((\u0|nios2_qsys_0|Add2~62_combout\ & !\u0|nios2_qsys_0|W_alu_result[25]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Add1~62_combout\,
	datab => \u0|nios2_qsys_0|E_alu_result[31]~23_combout\,
	datac => \u0|nios2_qsys_0|Add2~62_combout\,
	datad => \u0|nios2_qsys_0|W_alu_result[25]~26_combout\,
	combout => \u0|nios2_qsys_0|E_alu_result[31]~24_combout\);

-- Location: LCCOMB_X22_Y19_N22
\u0|nios2_qsys_0|E_alu_result[30]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_alu_result[30]~25_combout\ = (\u0|nios2_qsys_0|W_alu_result[25]~25_combout\ & (((\u0|nios2_qsys_0|W_alu_result[25]~26_combout\)))) # (!\u0|nios2_qsys_0|W_alu_result[25]~25_combout\ & ((\u0|nios2_qsys_0|W_alu_result[25]~26_combout\ & 
-- (\u0|nios2_qsys_0|E_logic_result[30]~31_combout\)) # (!\u0|nios2_qsys_0|W_alu_result[25]~26_combout\ & ((\u0|nios2_qsys_0|Add2~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result[25]~25_combout\,
	datab => \u0|nios2_qsys_0|E_logic_result[30]~31_combout\,
	datac => \u0|nios2_qsys_0|Add2~60_combout\,
	datad => \u0|nios2_qsys_0|W_alu_result[25]~26_combout\,
	combout => \u0|nios2_qsys_0|E_alu_result[30]~25_combout\);

-- Location: LCCOMB_X22_Y16_N22
\u0|nios2_qsys_0|E_alu_result[30]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_alu_result[30]~26_combout\ = (\u0|nios2_qsys_0|E_alu_result[30]~25_combout\ & (((\u0|nios2_qsys_0|E_shift_rot_result\(30)) # (!\u0|nios2_qsys_0|W_alu_result[25]~25_combout\)))) # (!\u0|nios2_qsys_0|E_alu_result[30]~25_combout\ & 
-- (\u0|nios2_qsys_0|Add1~60_combout\ & ((\u0|nios2_qsys_0|W_alu_result[25]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Add1~60_combout\,
	datab => \u0|nios2_qsys_0|E_shift_rot_result\(30),
	datac => \u0|nios2_qsys_0|E_alu_result[30]~25_combout\,
	datad => \u0|nios2_qsys_0|W_alu_result[25]~25_combout\,
	combout => \u0|nios2_qsys_0|E_alu_result[30]~26_combout\);

-- Location: LCCOMB_X23_Y16_N22
\u0|nios2_qsys_0|E_alu_result[29]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_alu_result[29]~27_combout\ = (\u0|nios2_qsys_0|W_alu_result[25]~25_combout\ & (((\u0|nios2_qsys_0|Add1~58_combout\) # (\u0|nios2_qsys_0|W_alu_result[25]~26_combout\)))) # (!\u0|nios2_qsys_0|W_alu_result[25]~25_combout\ & 
-- (\u0|nios2_qsys_0|Add2~58_combout\ & ((!\u0|nios2_qsys_0|W_alu_result[25]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Add2~58_combout\,
	datab => \u0|nios2_qsys_0|Add1~58_combout\,
	datac => \u0|nios2_qsys_0|W_alu_result[25]~25_combout\,
	datad => \u0|nios2_qsys_0|W_alu_result[25]~26_combout\,
	combout => \u0|nios2_qsys_0|E_alu_result[29]~27_combout\);

-- Location: LCCOMB_X24_Y16_N22
\u0|nios2_qsys_0|E_alu_result[29]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_alu_result[29]~28_combout\ = (\u0|nios2_qsys_0|E_alu_result[29]~27_combout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(29)) # ((!\u0|nios2_qsys_0|W_alu_result[25]~26_combout\)))) # (!\u0|nios2_qsys_0|E_alu_result[29]~27_combout\ & 
-- (((\u0|nios2_qsys_0|W_alu_result[25]~26_combout\ & \u0|nios2_qsys_0|E_logic_result[29]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(29),
	datab => \u0|nios2_qsys_0|E_alu_result[29]~27_combout\,
	datac => \u0|nios2_qsys_0|W_alu_result[25]~26_combout\,
	datad => \u0|nios2_qsys_0|E_logic_result[29]~32_combout\,
	combout => \u0|nios2_qsys_0|E_alu_result[29]~28_combout\);

-- Location: LCFF_X29_Y24_N19
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X30_Y24_N24
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(19)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(19),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(19),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\);

-- Location: LCCOMB_X37_Y21_N24
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & 
-- \u0|jtag_uart_0|fifo_wr~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datac => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \u0|jtag_uart_0|fifo_wr~regout\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X36_Y20_N24
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # 
-- ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datac => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X36_Y20_N6
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\) # 
-- ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5)) # ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)) # 
-- (\u0|jtag_uart_0|wr_rfifo~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datac => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => \u0|jtag_uart_0|wr_rfifo~combout\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: LCFF_X37_Y22_N5
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout\);

-- Location: LCFF_X37_Y22_N7
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate2~regout\);

-- Location: LCCOMB_X37_Y22_N6
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|always2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout\,
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate2~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCCOMB_X29_Y24_N20
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3) & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\);

-- Location: LCFF_X29_Y24_N15
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X30_Y24_N6
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(25))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(25),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(25),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\);

-- Location: LCFF_X28_Y23_N17
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X29_Y23_N4
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(26)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(26),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(26),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\);

-- Location: LCFF_X29_Y24_N9
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X29_Y23_N30
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(27)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(27),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(27),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\);

-- Location: LCFF_X28_Y23_N19
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X29_Y23_N24
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(16)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(16),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(16),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\);

-- Location: LCFF_X45_Y22_N21
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata\(2));

-- Location: LCCOMB_X36_Y21_N30
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5)) # 
-- ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datac => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCFF_X40_Y22_N23
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X40_Y22_N20
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(5),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~6_combout\);

-- Location: LCCOMB_X35_Y19_N2
\u0|jtag_uart_0|woverflow~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|woverflow~0_combout\ = (\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\ & (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ & (!\u0|nios2_qsys_0|W_alu_result\(2) & 
-- !\u0|jtag_uart_0|av_waitrequest~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\,
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\,
	datac => \u0|nios2_qsys_0|W_alu_result\(2),
	datad => \u0|jtag_uart_0|av_waitrequest~regout\,
	combout => \u0|jtag_uart_0|woverflow~0_combout\);

-- Location: LCFF_X20_Y20_N17
\u0|width_adapter_004|data_reg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~17_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(16));

-- Location: LCFF_X21_Y20_N17
\u0|width_adapter_004|data_reg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~18_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(17));

-- Location: LCCOMB_X21_Y20_N26
\u0|width_adapter_004|data_reg~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~10_combout\ = (\u0|width_adapter_004|use_reg~regout\ & (\u0|width_adapter_004|data_reg\(17))) # (!\u0|width_adapter_004|use_reg~regout\ & ((\u0|nios2_qsys_0|d_writedata\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_004|data_reg\(17),
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|nios2_qsys_0|d_writedata\(17),
	combout => \u0|width_adapter_004|data_reg~10_combout\);

-- Location: LCFF_X20_Y20_N11
\u0|width_adapter_004|data_reg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~19_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(18));

-- Location: LCFF_X20_Y20_N29
\u0|width_adapter_004|data_reg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~20_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(19));

-- Location: LCCOMB_X20_Y20_N6
\u0|width_adapter_004|data_reg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~12_combout\ = (\u0|width_adapter_004|use_reg~regout\ & ((\u0|width_adapter_004|data_reg\(19)))) # (!\u0|width_adapter_004|use_reg~regout\ & (\u0|nios2_qsys_0|d_writedata\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(19),
	datab => \u0|width_adapter_004|data_reg\(19),
	datac => \u0|width_adapter_004|use_reg~regout\,
	combout => \u0|width_adapter_004|data_reg~12_combout\);

-- Location: LCFF_X21_Y20_N19
\u0|width_adapter_004|data_reg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~21_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(20));

-- Location: LCCOMB_X21_Y20_N20
\u0|width_adapter_004|data_reg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~13_combout\ = (\u0|width_adapter_004|use_reg~regout\ & ((\u0|width_adapter_004|data_reg\(20)))) # (!\u0|width_adapter_004|use_reg~regout\ & (\u0|nios2_qsys_0|d_writedata\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(20),
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|width_adapter_004|data_reg\(20),
	combout => \u0|width_adapter_004|data_reg~13_combout\);

-- Location: LCFF_X21_Y20_N13
\u0|width_adapter_004|data_reg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~22_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(21));

-- Location: LCFF_X22_Y20_N29
\u0|width_adapter_004|data_reg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~24_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(23));

-- Location: LCCOMB_X22_Y20_N24
\u0|width_adapter_004|data_reg~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~16_combout\ = (\u0|width_adapter_004|use_reg~regout\ & (\u0|width_adapter_004|data_reg\(23))) # (!\u0|width_adapter_004|use_reg~regout\ & ((\u0|nios2_qsys_0|d_writedata\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_004|use_reg~regout\,
	datab => \u0|width_adapter_004|data_reg\(23),
	datac => \u0|nios2_qsys_0|d_writedata\(23),
	combout => \u0|width_adapter_004|data_reg~16_combout\);

-- Location: LCFF_X41_Y21_N15
\u0|timer_0|counter_snapshot[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|counter_snapshot[8]~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(8));

-- Location: LCCOMB_X24_Y16_N18
\u0|nios2_qsys_0|E_shift_rot_result_nxt[30]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[30]~29_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(31)))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(29),
	datab => \u0|nios2_qsys_0|E_shift_rot_result\(31),
	datad => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[30]~29_combout\);

-- Location: LCCOMB_X29_Y24_N22
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22) & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\);

-- Location: LCFF_X23_Y13_N9
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][82]~regout\);

-- Location: LCCOMB_X23_Y13_N0
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][82]~regout\))) 
-- # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][82]~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24_combout\);

-- Location: LCFF_X23_Y13_N3
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][83]~regout\);

-- Location: LCCOMB_X23_Y13_N18
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][83]~regout\)) # 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & ((\u0|width_adapter|out_endofpacket~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][83]~regout\,
	datac => \u0|width_adapter|out_endofpacket~0_combout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25_combout\);

-- Location: LCFF_X23_Y13_N5
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]~regout\);

-- Location: LCCOMB_X23_Y13_N12
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]~regout\)) # 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & (((\u0|width_adapter|use_reg~regout\ & \u0|width_adapter|address_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]~regout\,
	datab => \u0|width_adapter|use_reg~regout\,
	datac => \u0|width_adapter|address_reg\(1),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26_combout\);

-- Location: LCFF_X23_Y13_N15
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52]~regout\);

-- Location: LCCOMB_X24_Y13_N12
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52]~regout\)) # 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & (((\u0|cmd_xbar_mux_002|saved_grant\(1)) # (\u0|cmd_xbar_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52]~regout\,
	datab => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u0|cmd_xbar_mux_002|saved_grant\(0),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27_combout\);

-- Location: LCCOMB_X36_Y20_N14
\u0|jtag_uart_0|rvalid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|rvalid~0_combout\ = (\u0|jtag_uart_0|fifo_rd~0_combout\ & (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)) # (!\u0|jtag_uart_0|fifo_rd~0_combout\ & 
-- ((\u0|jtag_uart_0|rvalid~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_rd~0_combout\,
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datac => \u0|jtag_uart_0|rvalid~regout\,
	combout => \u0|jtag_uart_0|rvalid~0_combout\);

-- Location: LCCOMB_X41_Y22_N14
\u0|timer_0|read_mux_out[15]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[15]~25_combout\ = (\u0|timer_0|Equal6~2_combout\ & (((\u0|timer_0|Equal6~1_combout\ & \u0|timer_0|period_h_register\(15))) # (!\u0|timer_0|period_l_register\(15)))) # (!\u0|timer_0|Equal6~2_combout\ & 
-- (\u0|timer_0|Equal6~1_combout\ & (\u0|timer_0|period_h_register\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~2_combout\,
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_h_register\(15),
	datad => \u0|timer_0|period_l_register\(15),
	combout => \u0|timer_0|read_mux_out[15]~25_combout\);

-- Location: LCFF_X40_Y21_N5
\u0|timer_0|counter_snapshot[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|counter_snapshot[15]~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(15));

-- Location: LCCOMB_X40_Y21_N6
\u0|timer_0|read_mux_out~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~26_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(2) & (\u0|timer_0|counter_snapshot\(15) & (!\u0|nios2_qsys_0|W_alu_result\(3) & \u0|nios2_qsys_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(2),
	datab => \u0|timer_0|counter_snapshot\(15),
	datac => \u0|nios2_qsys_0|W_alu_result\(3),
	datad => \u0|nios2_qsys_0|W_alu_result\(4),
	combout => \u0|timer_0|read_mux_out~26_combout\);

-- Location: LCFF_X40_Y21_N1
\u0|timer_0|counter_snapshot[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|internal_counter\(31),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(31));

-- Location: LCCOMB_X40_Y21_N12
\u0|timer_0|read_mux_out[15]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[15]~27_combout\ = (\u0|timer_0|read_mux_out~26_combout\) # ((\u0|timer_0|read_mux_out[15]~25_combout\) # ((\u0|timer_0|counter_snapshot\(31) & \u0|timer_0|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out~26_combout\,
	datab => \u0|timer_0|counter_snapshot\(31),
	datac => \u0|timer_0|Equal6~3_combout\,
	datad => \u0|timer_0|read_mux_out[15]~25_combout\,
	combout => \u0|timer_0|read_mux_out[15]~27_combout\);

-- Location: LCCOMB_X37_Y21_N20
\u0|jtag_uart_0|woverflow~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|woverflow~1_combout\ = (\u0|jtag_uart_0|woverflow~0_combout\ & ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\))) # (!\u0|jtag_uart_0|woverflow~0_combout\ & 
-- (\u0|jtag_uart_0|woverflow~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|woverflow~0_combout\,
	datac => \u0|jtag_uart_0|woverflow~regout\,
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \u0|jtag_uart_0|woverflow~1_combout\);

-- Location: LCCOMB_X43_Y21_N14
\u0|timer_0|read_mux_out[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[14]~28_combout\ = (\u0|timer_0|Equal6~2_combout\ & (((\u0|timer_0|Equal6~1_combout\ & \u0|timer_0|period_h_register\(14))) # (!\u0|timer_0|period_l_register\(14)))) # (!\u0|timer_0|Equal6~2_combout\ & 
-- (\u0|timer_0|Equal6~1_combout\ & (\u0|timer_0|period_h_register\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~2_combout\,
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_h_register\(14),
	datad => \u0|timer_0|period_l_register\(14),
	combout => \u0|timer_0|read_mux_out[14]~28_combout\);

-- Location: LCFF_X40_Y21_N27
\u0|timer_0|counter_snapshot[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|counter_snapshot[14]~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(14));

-- Location: LCCOMB_X40_Y21_N28
\u0|timer_0|read_mux_out~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~29_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(3) & (\u0|timer_0|counter_snapshot\(14) & (!\u0|nios2_qsys_0|W_alu_result\(2) & \u0|nios2_qsys_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(3),
	datab => \u0|timer_0|counter_snapshot\(14),
	datac => \u0|nios2_qsys_0|W_alu_result\(2),
	datad => \u0|nios2_qsys_0|W_alu_result\(4),
	combout => \u0|timer_0|read_mux_out~29_combout\);

-- Location: LCFF_X40_Y21_N31
\u0|timer_0|counter_snapshot[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|counter_snapshot[30]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(30));

-- Location: LCCOMB_X40_Y21_N22
\u0|timer_0|read_mux_out[14]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[14]~30_combout\ = (\u0|timer_0|read_mux_out[14]~28_combout\) # ((\u0|timer_0|read_mux_out~29_combout\) # ((\u0|timer_0|Equal6~3_combout\ & \u0|timer_0|counter_snapshot\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[14]~28_combout\,
	datab => \u0|timer_0|read_mux_out~29_combout\,
	datac => \u0|timer_0|Equal6~3_combout\,
	datad => \u0|timer_0|counter_snapshot\(30),
	combout => \u0|timer_0|read_mux_out[14]~30_combout\);

-- Location: LCCOMB_X27_Y25_N20
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\ = (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(2) & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X43_Y21_N4
\u0|timer_0|read_mux_out[13]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[13]~31_combout\ = (\u0|timer_0|period_h_register\(13) & ((\u0|timer_0|Equal6~1_combout\) # ((\u0|timer_0|Equal6~2_combout\ & \u0|timer_0|period_l_register\(13))))) # (!\u0|timer_0|period_h_register\(13) & 
-- (\u0|timer_0|Equal6~2_combout\ & (\u0|timer_0|period_l_register\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_h_register\(13),
	datab => \u0|timer_0|Equal6~2_combout\,
	datac => \u0|timer_0|period_l_register\(13),
	datad => \u0|timer_0|Equal6~1_combout\,
	combout => \u0|timer_0|read_mux_out[13]~31_combout\);

-- Location: LCFF_X40_Y21_N25
\u0|timer_0|counter_snapshot[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|internal_counter\(13),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(13));

-- Location: LCCOMB_X40_Y21_N24
\u0|timer_0|read_mux_out~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~32_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(2) & (!\u0|nios2_qsys_0|W_alu_result\(3) & (\u0|timer_0|counter_snapshot\(13) & \u0|nios2_qsys_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(2),
	datab => \u0|nios2_qsys_0|W_alu_result\(3),
	datac => \u0|timer_0|counter_snapshot\(13),
	datad => \u0|nios2_qsys_0|W_alu_result\(4),
	combout => \u0|timer_0|read_mux_out~32_combout\);

-- Location: LCFF_X40_Y21_N3
\u0|timer_0|counter_snapshot[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|counter_snapshot[29]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(29));

-- Location: LCCOMB_X40_Y21_N8
\u0|timer_0|read_mux_out[13]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[13]~33_combout\ = (\u0|timer_0|read_mux_out~32_combout\) # ((\u0|timer_0|read_mux_out[13]~31_combout\) # ((\u0|timer_0|Equal6~3_combout\ & \u0|timer_0|counter_snapshot\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~3_combout\,
	datab => \u0|timer_0|counter_snapshot\(29),
	datac => \u0|timer_0|read_mux_out~32_combout\,
	datad => \u0|timer_0|read_mux_out[13]~31_combout\,
	combout => \u0|timer_0|read_mux_out[13]~33_combout\);

-- Location: LCFF_X40_Y21_N21
\u0|timer_0|counter_snapshot[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|internal_counter\(12),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(12));

-- Location: LCCOMB_X40_Y21_N20
\u0|timer_0|read_mux_out~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~35_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(2) & (!\u0|nios2_qsys_0|W_alu_result\(3) & (\u0|timer_0|counter_snapshot\(12) & \u0|nios2_qsys_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(2),
	datab => \u0|nios2_qsys_0|W_alu_result\(3),
	datac => \u0|timer_0|counter_snapshot\(12),
	datad => \u0|nios2_qsys_0|W_alu_result\(4),
	combout => \u0|timer_0|read_mux_out~35_combout\);

-- Location: LCFF_X41_Y20_N13
\u0|timer_0|counter_snapshot[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|counter_snapshot[27]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(27));

-- Location: LCCOMB_X36_Y20_N20
\u0|jtag_uart_0|ac~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|ac~0_combout\ = (\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\) # (\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\,
	combout => \u0|jtag_uart_0|ac~0_combout\);

-- Location: LCCOMB_X41_Y22_N18
\u0|timer_0|read_mux_out[9]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[9]~43_combout\ = (\u0|timer_0|Equal6~2_combout\ & (((\u0|timer_0|Equal6~1_combout\ & \u0|timer_0|period_h_register\(9))) # (!\u0|timer_0|period_l_register\(9)))) # (!\u0|timer_0|Equal6~2_combout\ & (\u0|timer_0|Equal6~1_combout\ & 
-- (\u0|timer_0|period_h_register\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~2_combout\,
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_h_register\(9),
	datad => \u0|timer_0|period_l_register\(9),
	combout => \u0|timer_0|read_mux_out[9]~43_combout\);

-- Location: LCFF_X41_Y20_N11
\u0|timer_0|counter_snapshot[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|counter_snapshot[9]~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(9));

-- Location: LCCOMB_X41_Y20_N28
\u0|timer_0|read_mux_out~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~44_combout\ = (\u0|timer_0|counter_snapshot\(9) & (!\u0|nios2_qsys_0|W_alu_result\(2) & (!\u0|nios2_qsys_0|W_alu_result\(3) & \u0|nios2_qsys_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(9),
	datab => \u0|nios2_qsys_0|W_alu_result\(2),
	datac => \u0|nios2_qsys_0|W_alu_result\(3),
	datad => \u0|nios2_qsys_0|W_alu_result\(4),
	combout => \u0|timer_0|read_mux_out~44_combout\);

-- Location: LCFF_X41_Y20_N15
\u0|timer_0|counter_snapshot[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|counter_snapshot[25]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(25));

-- Location: LCCOMB_X41_Y20_N4
\u0|timer_0|read_mux_out[9]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[9]~45_combout\ = (\u0|timer_0|read_mux_out~44_combout\) # ((\u0|timer_0|read_mux_out[9]~43_combout\) # ((\u0|timer_0|Equal6~3_combout\ & \u0|timer_0|counter_snapshot\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~3_combout\,
	datab => \u0|timer_0|read_mux_out~44_combout\,
	datac => \u0|timer_0|counter_snapshot\(25),
	datad => \u0|timer_0|read_mux_out[9]~43_combout\,
	combout => \u0|timer_0|read_mux_out[9]~45_combout\);

-- Location: LCCOMB_X24_Y16_N4
\u0|nios2_qsys_0|E_shift_rot_result_nxt[28]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[28]~30_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(29)))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(27),
	datab => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \u0|nios2_qsys_0|E_shift_rot_result\(29),
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[28]~30_combout\);

-- Location: LCFF_X36_Y18_N15
\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]~regout\);

-- Location: LCCOMB_X36_Y18_N14
\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_combout\ = (\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1) & 
-- ((\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]~regout\))) # (!\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1) & (\u0|altpll_0_pll_slave_translator|av_readdata_pre\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|altpll_0_pll_slave_translator|av_readdata_pre\(1),
	datac => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]~regout\,
	datad => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1),
	combout => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_combout\);

-- Location: LCFF_X36_Y17_N23
\u0|altpll_0|pfdena_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|altpll_0|pfdena_reg~0_combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|altpll_0|pfdena_reg~regout\);

-- Location: LCCOMB_X36_Y17_N10
\u0|altpll_0|readdata[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0|readdata[1]~2_combout\ = (\u0|altpll_0|wire_pfdena_reg_ena~0_combout\ & (\u0|crosser|clock_xer|out_data_buffer\(64) & ((!\u0|crosser|clock_xer|out_data_buffer\(38)) # (!\u0|altpll_0|pfdena_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|altpll_0|pfdena_reg~regout\,
	datab => \u0|crosser|clock_xer|out_data_buffer\(38),
	datac => \u0|altpll_0|wire_pfdena_reg_ena~0_combout\,
	datad => \u0|crosser|clock_xer|out_data_buffer\(64),
	combout => \u0|altpll_0|readdata[1]~2_combout\);

-- Location: LCCOMB_X24_Y16_N6
\u0|nios2_qsys_0|E_shift_rot_result_nxt[29]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[29]~31_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(30))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(30),
	datab => \u0|nios2_qsys_0|E_shift_rot_result\(28),
	datad => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[29]~31_combout\);

-- Location: LCCOMB_X29_Y24_N18
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19) & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\);

-- Location: LCFF_X28_Y23_N1
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X30_Y24_N8
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(18)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(18),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(18),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\);

-- Location: LCFF_X37_Y22_N21
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate~regout\);

-- Location: LCFF_X28_Y23_N3
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X29_Y24_N14
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25) & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\);

-- Location: LCCOMB_X28_Y23_N16
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\);

-- Location: LCCOMB_X29_Y24_N8
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27) & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\);

-- Location: LCCOMB_X28_Y23_N18
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\);

-- Location: LCFF_X40_Y22_N9
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~8_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X40_Y22_N22
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~7_combout\);

-- Location: LCCOMB_X20_Y20_N16
\u0|width_adapter_004|data_reg~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~17_combout\ = (!\u0|width_adapter_004|use_reg~regout\ & \u0|nios2_qsys_0|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|nios2_qsys_0|d_writedata\(24),
	combout => \u0|width_adapter_004|data_reg~17_combout\);

-- Location: LCCOMB_X21_Y20_N16
\u0|width_adapter_004|data_reg~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~18_combout\ = (\u0|nios2_qsys_0|d_writedata\(25) & !\u0|width_adapter_004|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|d_writedata\(25),
	datac => \u0|width_adapter_004|use_reg~regout\,
	combout => \u0|width_adapter_004|data_reg~18_combout\);

-- Location: LCCOMB_X20_Y20_N10
\u0|width_adapter_004|data_reg~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~19_combout\ = (!\u0|width_adapter_004|use_reg~regout\ & \u0|nios2_qsys_0|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|nios2_qsys_0|d_writedata\(26),
	combout => \u0|width_adapter_004|data_reg~19_combout\);

-- Location: LCCOMB_X20_Y20_N28
\u0|width_adapter_004|data_reg~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~20_combout\ = (!\u0|width_adapter_004|use_reg~regout\ & \u0|nios2_qsys_0|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|nios2_qsys_0|d_writedata\(27),
	combout => \u0|width_adapter_004|data_reg~20_combout\);

-- Location: LCCOMB_X21_Y20_N18
\u0|width_adapter_004|data_reg~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~21_combout\ = (!\u0|width_adapter_004|use_reg~regout\ & \u0|nios2_qsys_0|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|nios2_qsys_0|d_writedata\(28),
	combout => \u0|width_adapter_004|data_reg~21_combout\);

-- Location: LCCOMB_X21_Y20_N12
\u0|width_adapter_004|data_reg~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~22_combout\ = (!\u0|width_adapter_004|use_reg~regout\ & \u0|nios2_qsys_0|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter_004|use_reg~regout\,
	datac => \u0|nios2_qsys_0|d_writedata\(29),
	combout => \u0|width_adapter_004|data_reg~22_combout\);

-- Location: LCCOMB_X22_Y20_N28
\u0|width_adapter_004|data_reg~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~24_combout\ = (\u0|nios2_qsys_0|d_writedata\(31) & !\u0|width_adapter_004|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|d_writedata\(31),
	datac => \u0|width_adapter_004|use_reg~regout\,
	combout => \u0|width_adapter_004|data_reg~24_combout\);

-- Location: LCFF_X22_Y13_N9
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]~regout\);

-- Location: LCFF_X22_Y13_N3
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~regout\);

-- Location: LCCOMB_X23_Y13_N8
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~regout\)) # 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~regout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30_combout\);

-- Location: LCFF_X22_Y13_N13
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]~regout\);

-- Location: LCCOMB_X23_Y13_N2
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]~regout\)) # 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & ((\u0|width_adapter|out_endofpacket~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]~regout\,
	datac => \u0|width_adapter|out_endofpacket~0_combout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31_combout\);

-- Location: LCFF_X22_Y13_N15
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~regout\);

-- Location: LCCOMB_X23_Y13_N4
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~regout\)) # 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & (((\u0|width_adapter|use_reg~regout\ & \u0|width_adapter|address_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~regout\,
	datab => \u0|width_adapter|use_reg~regout\,
	datac => \u0|width_adapter|address_reg\(1),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32_combout\);

-- Location: LCFF_X23_Y13_N27
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~39_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52]~regout\);

-- Location: LCCOMB_X23_Y13_N14
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- (((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52]~regout\)))) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & ((\u0|cmd_xbar_mux_002|saved_grant\(1)) # 
-- ((\u0|cmd_xbar_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u0|cmd_xbar_mux_002|saved_grant\(0),
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52]~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33_combout\);

-- Location: LCFF_X37_Y17_N25
\u0|crosser|clock_xer|out_data_buffer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \u0|crosser|clock_xer|in_data_buffer\(1),
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser|clock_xer|out_data_buffer\(1));

-- Location: LCCOMB_X36_Y17_N22
\u0|altpll_0|pfdena_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0|pfdena_reg~0_combout\ = (\u0|altpll_0|wire_pfdena_reg_ena~0_combout\ & ((\u0|altpll_0|wire_pfdena_reg_ena~1_combout\ & ((!\u0|crosser|clock_xer|out_data_buffer\(1)))) # (!\u0|altpll_0|wire_pfdena_reg_ena~1_combout\ & 
-- (\u0|altpll_0|pfdena_reg~regout\)))) # (!\u0|altpll_0|wire_pfdena_reg_ena~0_combout\ & (((\u0|altpll_0|pfdena_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|altpll_0|wire_pfdena_reg_ena~0_combout\,
	datab => \u0|altpll_0|wire_pfdena_reg_ena~1_combout\,
	datac => \u0|altpll_0|pfdena_reg~regout\,
	datad => \u0|crosser|clock_xer|out_data_buffer\(1),
	combout => \u0|altpll_0|pfdena_reg~0_combout\);

-- Location: LCCOMB_X28_Y23_N0
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\);

-- Location: LCCOMB_X37_Y22_N20
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\);

-- Location: LCCOMB_X28_Y23_N2
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5) & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\);

-- Location: LCFF_X40_Y22_N27
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~9_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X40_Y22_N8
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(3),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~8_combout\);

-- Location: LCFF_X22_Y13_N25
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~35_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]~regout\);

-- Location: LCCOMB_X22_Y13_N24
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~35_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]~regout\)) # 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & ((\u0|cmd_xbar_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]~regout\,
	datad => \u0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~35_combout\);

-- Location: LCFF_X22_Y13_N19
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~36_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]~regout\);

-- Location: LCCOMB_X22_Y13_N18
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~36_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]~regout\))) 
-- # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~36_combout\);

-- Location: LCFF_X22_Y13_N21
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~37_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]~regout\);

-- Location: LCCOMB_X22_Y13_N20
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~37_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]~regout\)) # 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & ((\u0|width_adapter|out_endofpacket~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]~regout\,
	datad => \u0|width_adapter|out_endofpacket~0_combout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~37_combout\);

-- Location: LCFF_X22_Y13_N31
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~38_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]~regout\);

-- Location: LCCOMB_X22_Y13_N30
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~38_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- (((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]~regout\)))) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\u0|width_adapter|address_reg\(1) & ((\u0|width_adapter|use_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datab => \u0|width_adapter|address_reg\(1),
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]~regout\,
	datad => \u0|width_adapter|use_reg~regout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~38_combout\);

-- Location: LCFF_X22_Y13_N17
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]~regout\);

-- Location: LCCOMB_X23_Y13_N26
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~39_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & 
-- (((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]~regout\)))) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & ((\u0|cmd_xbar_mux_002|saved_grant\(1)) # 
-- ((\u0|cmd_xbar_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u0|cmd_xbar_mux_002|saved_grant\(0),
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~39_combout\);

-- Location: LCFF_X28_Y23_N21
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(13));

-- Location: LCFF_X28_Y23_N23
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(15));

-- Location: LCFF_X29_Y23_N21
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~82_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~regout\);

-- Location: LCFF_X28_Y23_N13
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X28_Y25_N2
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(12))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(12),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(12),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\);

-- Location: LCFF_X29_Y24_N7
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X28_Y25_N20
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(11)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(11),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(11),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\);

-- Location: LCFF_X27_Y25_N25
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X27_Y25_N2
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(9))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(9),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(9),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\);

-- Location: LCFF_X27_Y25_N13
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X27_Y25_N14
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(8)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(8),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\);

-- Location: LCFF_X35_Y17_N7
\u0|crosser|clock_xer|in_data_buffer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|crosser|clock_xer|in_data_buffer[1]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|crosser|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser|clock_xer|in_data_buffer\(1));

-- Location: LCFF_X40_Y22_N13
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~10_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X40_Y22_N26
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(2),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~9_combout\);

-- Location: LCFF_X22_Y13_N29
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]~regout\);

-- Location: LCCOMB_X22_Y13_N28
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- (((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]~regout\)))) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & ((\u0|cmd_xbar_mux_002|saved_grant\(1)) # 
-- ((\u0|cmd_xbar_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]~regout\,
	datad => \u0|cmd_xbar_mux_002|saved_grant\(0),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41_combout\);

-- Location: LCCOMB_X28_Y23_N20
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\);

-- Location: LCCOMB_X28_Y23_N22
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\);

-- Location: LCCOMB_X29_Y23_N20
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~82_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~82_combout\);

-- Location: LCCOMB_X28_Y23_N12
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\);

-- Location: LCCOMB_X29_Y24_N6
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11) & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\);

-- Location: LCCOMB_X27_Y25_N24
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\);

-- Location: LCCOMB_X27_Y25_N12
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\);

-- Location: LCCOMB_X40_Y22_N12
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~10_combout\);

-- Location: LCCOMB_X36_Y16_N10
\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5_combout\ = (\u0|switch_s1_translator|waitrequest_reset_override~regout\ & (!\u0|nios2_qsys_0_data_master_translator|read_accepted~regout\ & (\u0|nios2_qsys_0|d_read~regout\ & 
-- \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	datab => \u0|nios2_qsys_0_data_master_translator|read_accepted~regout\,
	datac => \u0|nios2_qsys_0|d_read~regout\,
	datad => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	combout => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5_combout\);

-- Location: LCCOMB_X16_Y12_N12
\u0|sdram_0|active_rnw~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|active_rnw~4_combout\ = ((!\u0|sdram_0|m_state.100000000~regout\ & ((\u0|sdram_0|m_state.000000001~regout\) # (!\u0|sdram_0|init_done~regout\)))) # (!\u0|sdram_0|Selector25~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.100000000~regout\,
	datab => \u0|sdram_0|init_done~regout\,
	datac => \u0|sdram_0|m_state.000000001~regout\,
	datad => \u0|sdram_0|Selector25~5_combout\,
	combout => \u0|sdram_0|active_rnw~4_combout\);

-- Location: LCCOMB_X36_Y16_N4
\u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ = (\u0|switch_s1_translator|waitrequest_reset_override~regout\ & (\u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- (\u0|nios2_qsys_0|d_read~regout\ & !\u0|nios2_qsys_0_data_master_translator|read_accepted~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	datab => \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datac => \u0|nios2_qsys_0|d_read~regout\,
	datad => \u0|nios2_qsys_0_data_master_translator|read_accepted~regout\,
	combout => \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\);

-- Location: LCCOMB_X15_Y12_N6
\u0|sdram_0|Selector34~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector34~5_combout\ = (\u0|sdram_0|Selector35~0_combout\ & (((!\u0|sdram_0|m_state.000010000~regout\ & !\u0|sdram_0|m_state.000001000~regout\)) # (!\u0|sdram_0|m_next~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|Selector35~0_combout\,
	datab => \u0|sdram_0|m_state.000010000~regout\,
	datac => \u0|sdram_0|m_state.000001000~regout\,
	datad => \u0|sdram_0|m_next~18_combout\,
	combout => \u0|sdram_0|Selector34~5_combout\);

-- Location: LCCOMB_X31_Y19_N12
\u0|nios2_qsys_0|F_iw[3]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[3]~108_combout\ = ((!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3) & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))) # (!\u0|nios2_qsys_0|D_iw[17]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[3]~108_combout\);

-- Location: LCCOMB_X32_Y21_N28
\u0|nios2_qsys_0|F_iw[16]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[16]~113_combout\ = ((!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16) & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))) # (!\u0|nios2_qsys_0|D_iw[17]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[16]~113_combout\);

-- Location: LCCOMB_X29_Y18_N6
\u0|nios2_qsys_0|F_iw[20]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[20]~116_combout\ = ((!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20) & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))) # (!\u0|nios2_qsys_0|D_iw[17]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20),
	datac => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_qsys_0|F_iw[20]~116_combout\);

-- Location: LCCOMB_X30_Y20_N20
\u0|rsp_xbar_mux_001|src_payload~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~148_combout\ = (\u0|rsp_xbar_mux_001|src_payload~49_combout\) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1) & 
-- (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~49_combout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~148_combout\);

-- Location: LCCOMB_X33_Y18_N24
\u0|rsp_xbar_mux_001|src_payload~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~149_combout\ = (\u0|rsp_xbar_mux_001|src_payload~53_combout\) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2) & 
-- (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~53_combout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~149_combout\);

-- Location: LCCOMB_X31_Y18_N12
\u0|rsp_xbar_mux_001|src_payload~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~154_combout\ = (\u0|rsp_xbar_mux_001|src_payload~62_combout\) # ((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~62_combout\,
	datac => \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4),
	combout => \u0|rsp_xbar_mux_001|src_payload~154_combout\);

-- Location: LCCOMB_X27_Y18_N26
\u0|nios2_qsys_0|R_src1[28]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src1[28]~22_combout\ = (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28) & (!\u0|nios2_qsys_0|R_src1~19_combout\ & ((!\u0|nios2_qsys_0|E_valid~regout\) # 
-- (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datab => \u0|nios2_qsys_0|R_src1~19_combout\,
	datac => \u0|nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	datad => \u0|nios2_qsys_0|E_valid~regout\,
	combout => \u0|nios2_qsys_0|R_src1[28]~22_combout\);

-- Location: LCCOMB_X34_Y20_N6
\u0|rsp_xbar_mux_001|src_payload~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~165_combout\ = (\u0|rsp_xbar_mux_001|src_payload~116_combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) & (\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15),
	datab => \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~116_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~165_combout\);

-- Location: LCCOMB_X33_Y20_N14
\u0|rsp_xbar_mux_001|src_payload~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~166_combout\ = (\u0|rsp_xbar_mux_001|src_payload~121_combout\) # ((\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|rsp_xbar_mux_001|src_payload~121_combout\,
	datac => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14),
	combout => \u0|rsp_xbar_mux_001|src_payload~166_combout\);

-- Location: LCCOMB_X31_Y18_N6
\u0|rsp_xbar_mux_001|src_payload~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~167_combout\ = (\u0|rsp_xbar_mux_001|src_payload~126_combout\) # ((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~126_combout\,
	datac => \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13),
	combout => \u0|rsp_xbar_mux_001|src_payload~167_combout\);

-- Location: LCCOMB_X33_Y18_N12
\u0|rsp_xbar_mux_001|src_payload~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~170_combout\ = (\u0|rsp_xbar_mux_001|src_payload~146_combout\) # ((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~146_combout\,
	datab => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9),
	combout => \u0|rsp_xbar_mux_001|src_payload~170_combout\);

-- Location: LCCOMB_X28_Y16_N14
\u0|nios2_qsys_0|E_alu_result[31]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_alu_result[31]~33_combout\ = (\u0|nios2_qsys_0|E_alu_result[31]~24_combout\ & (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout\ & !\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_result[31]~24_combout\,
	datab => \u0|nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datad => \u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	combout => \u0|nios2_qsys_0|E_alu_result[31]~33_combout\);

-- Location: LCCOMB_X28_Y16_N24
\u0|nios2_qsys_0|E_alu_result[30]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_alu_result[30]~34_combout\ = (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout\ & (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\ & \u0|nios2_qsys_0|E_alu_result[30]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datac => \u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	datad => \u0|nios2_qsys_0|E_alu_result[30]~26_combout\,
	combout => \u0|nios2_qsys_0|E_alu_result[30]~34_combout\);

-- Location: LCCOMB_X28_Y16_N12
\u0|nios2_qsys_0|E_alu_result[29]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_alu_result[29]~35_combout\ = (\u0|nios2_qsys_0|E_alu_result[29]~28_combout\ & (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout\ & !\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_result[29]~28_combout\,
	datab => \u0|nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datad => \u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	combout => \u0|nios2_qsys_0|E_alu_result[29]~35_combout\);

-- Location: LCCOMB_X29_Y15_N4
\u0|nios2_qsys_0|D_ctrl_alu_force_xor~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\ = (\u0|nios2_qsys_0|D_iw\(1) & (!\u0|nios2_qsys_0|D_iw\(0) & !\u0|nios2_qsys_0|D_iw\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(1),
	datac => \u0|nios2_qsys_0|D_iw\(0),
	datad => \u0|nios2_qsys_0|D_iw\(4),
	combout => \u0|nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\);

-- Location: LCCOMB_X28_Y19_N6
\u0|nios2_qsys_0|D_wr_dst_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_wr_dst_reg~4_combout\ = (\u0|nios2_qsys_0|D_iw\(1)) # (!\u0|nios2_qsys_0|D_iw\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|D_iw\(1),
	datad => \u0|nios2_qsys_0|D_iw\(0),
	combout => \u0|nios2_qsys_0|D_wr_dst_reg~4_combout\);

-- Location: LCCOMB_X29_Y15_N30
\u0|nios2_qsys_0|D_ctrl_logic~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_logic~9_combout\ = (\u0|nios2_qsys_0|D_iw\(1)) # ((\u0|nios2_qsys_0|D_iw\(0)) # (\u0|nios2_qsys_0|D_iw\(4) $ (!\u0|nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(1),
	datab => \u0|nios2_qsys_0|D_iw\(4),
	datac => \u0|nios2_qsys_0|D_iw\(0),
	datad => \u0|nios2_qsys_0|D_iw\(3),
	combout => \u0|nios2_qsys_0|D_ctrl_logic~9_combout\);

-- Location: LCCOMB_X31_Y18_N8
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: LCCOMB_X41_Y21_N28
\u0|timer_0|counter_snapshot[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[0]~0_combout\ = !\u0|timer_0|internal_counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(0),
	combout => \u0|timer_0|counter_snapshot[0]~0_combout\);

-- Location: LCCOMB_X41_Y21_N12
\u0|timer_0|counter_snapshot[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[1]~1_combout\ = !\u0|timer_0|internal_counter\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(1),
	combout => \u0|timer_0|counter_snapshot[1]~1_combout\);

-- Location: LCCOMB_X41_Y21_N8
\u0|timer_0|counter_snapshot[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[2]~2_combout\ = !\u0|timer_0|internal_counter\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(2),
	combout => \u0|timer_0|counter_snapshot[2]~2_combout\);

-- Location: LCCOMB_X41_Y22_N30
\u0|timer_0|period_l_register[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[3]~3_combout\ = !\u0|nios2_qsys_0|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|d_writedata\(3),
	combout => \u0|timer_0|period_l_register[3]~3_combout\);

-- Location: LCCOMB_X41_Y21_N4
\u0|timer_0|counter_snapshot[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[3]~3_combout\ = !\u0|timer_0|internal_counter\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(3),
	combout => \u0|timer_0|counter_snapshot[3]~3_combout\);

-- Location: LCCOMB_X41_Y21_N14
\u0|timer_0|counter_snapshot[8]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[8]~5_combout\ = !\u0|timer_0|internal_counter\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(8),
	combout => \u0|timer_0|counter_snapshot[8]~5_combout\);

-- Location: LCCOMB_X40_Y21_N4
\u0|timer_0|counter_snapshot[15]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[15]~6_combout\ = !\u0|timer_0|internal_counter\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(15),
	combout => \u0|timer_0|counter_snapshot[15]~6_combout\);

-- Location: LCCOMB_X40_Y21_N26
\u0|timer_0|counter_snapshot[14]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[14]~7_combout\ = !\u0|timer_0|internal_counter\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(14),
	combout => \u0|timer_0|counter_snapshot[14]~7_combout\);

-- Location: LCCOMB_X41_Y20_N10
\u0|timer_0|counter_snapshot[9]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[9]~8_combout\ = !\u0|timer_0|internal_counter\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(9),
	combout => \u0|timer_0|counter_snapshot[9]~8_combout\);

-- Location: JTAG_X1_Y19_N0
altera_internal_jtag : cycloneii_jtag
PORT MAP (
	tms => \altera_reserved_tms~combout\,
	tck => \altera_reserved_tck~combout\,
	tdi => \altera_reserved_tdi~combout\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCFF_X21_Y24_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LCFF_X20_Y24_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: LCFF_X20_Y24_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LCFF_X20_Y24_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LCFF_X20_Y24_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LCFF_X20_Y24_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCCOMB_X21_Y24_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LCFF_X21_Y24_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: LCFF_X32_Y23_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~5_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: LCFF_X32_Y23_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~12_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: LCFF_X32_Y23_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~14_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCFF_X32_Y23_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~16_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LCFF_X32_Y23_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~10_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X20_Y24_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\);

-- Location: LCCOMB_X20_Y24_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\);

-- Location: LCCOMB_X20_Y24_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13\);

-- Location: LCCOMB_X20_Y24_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\);

-- Location: LCCOMB_X20_Y24_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\);

-- Location: LCCOMB_X21_Y24_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: LCFF_X21_Y24_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: LCCOMB_X32_Y23_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~5_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~6\);

-- Location: LCCOMB_X32_Y23_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~6\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~10_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11\);

-- Location: LCCOMB_X32_Y23_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~12_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~13\);

-- Location: LCCOMB_X32_Y23_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~13\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~14_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~15\);

-- Location: LCCOMB_X32_Y23_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~15\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~16_combout\);

-- Location: LCCOMB_X21_Y24_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: LCFF_X21_Y24_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: LCCOMB_X21_Y24_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LCFF_X25_Y23_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\);

-- Location: LCFF_X25_Y23_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\);

-- Location: LCFF_X25_Y23_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\);

-- Location: LCFF_X23_Y23_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout\);

-- Location: LCFF_X23_Y23_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout\);

-- Location: LCFF_X23_Y23_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout\);

-- Location: LCFF_X23_Y23_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout\);

-- Location: LCFF_X20_Y23_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X21_Y23_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCFF_X31_Y23_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCFF_X20_Y23_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\);

-- Location: LCCOMB_X21_Y23_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X21_Y23_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\);

-- Location: LCFF_X25_Y23_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout\);

-- Location: LCCOMB_X25_Y23_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\);

-- Location: LCFF_X25_Y23_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout\);

-- Location: LCCOMB_X25_Y23_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\);

-- Location: LCFF_X25_Y23_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout\);

-- Location: LCCOMB_X25_Y23_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\);

-- Location: LCFF_X23_Y23_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout\);

-- Location: LCCOMB_X23_Y23_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\);

-- Location: LCFF_X23_Y23_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout\);

-- Location: LCCOMB_X23_Y23_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\);

-- Location: LCFF_X23_Y23_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout\);

-- Location: LCCOMB_X23_Y23_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\);

-- Location: LCFF_X23_Y23_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout\);

-- Location: LCCOMB_X23_Y23_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\);

-- Location: LCCOMB_X23_Y24_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: LCCOMB_X24_Y24_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCFF_X22_Y24_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X20_Y24_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\);

-- Location: LCCOMB_X20_Y24_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\);

-- Location: LCCOMB_X20_Y24_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6_combout\);

-- Location: LCCOMB_X21_Y24_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\);

-- Location: LCCOMB_X21_Y24_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X21_Y24_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: LCCOMB_X23_Y23_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2_combout\);

-- Location: LCFF_X20_Y23_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X20_Y23_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: LCCOMB_X31_Y23_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout\);

-- Location: LCCOMB_X31_Y23_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\);

-- Location: LCCOMB_X31_Y23_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~2_combout\);

-- Location: LCCOMB_X31_Y23_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\);

-- Location: LCCOMB_X31_Y23_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCFF_X31_Y23_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X31_Y23_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X31_Y23_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X31_Y23_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\);

-- Location: LCCOMB_X20_Y23_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: LCCOMB_X25_Y23_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\);

-- Location: LCCOMB_X25_Y23_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\);

-- Location: LCCOMB_X25_Y23_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X22_Y23_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \~GND~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\);

-- Location: LCCOMB_X23_Y23_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X23_Y23_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\);

-- Location: LCCOMB_X23_Y23_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\);

-- Location: LCCOMB_X23_Y23_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\);

-- Location: LCCOMB_X24_Y23_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\);

-- Location: LCFF_X22_Y24_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X22_Y23_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\);

-- Location: LCCOMB_X22_Y23_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout\);

-- Location: LCCOMB_X22_Y23_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: LCCOMB_X20_Y24_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\);

-- Location: LCCOMB_X20_Y24_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout\);

-- Location: LCCOMB_X20_Y24_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\);

-- Location: LCCOMB_X20_Y24_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\);

-- Location: LCFF_X22_Y24_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X20_Y24_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\);

-- Location: LCCOMB_X22_Y24_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\);

-- Location: LCCOMB_X21_Y24_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\);

-- Location: LCCOMB_X21_Y23_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCFF_X20_Y23_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X20_Y23_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: LCCOMB_X32_Y23_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~7_combout\);

-- Location: LCCOMB_X32_Y23_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\);

-- Location: LCCOMB_X32_Y23_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\);

-- Location: LCCOMB_X31_Y23_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCFF_X31_Y23_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X31_Y23_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCFF_X22_Y24_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X20_Y24_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\);

-- Location: LCFF_X22_Y24_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCCOMB_X20_Y24_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\);

-- Location: LCCOMB_X22_Y24_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: LCFF_X20_Y23_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X20_Y23_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: LCCOMB_X31_Y23_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X31_Y23_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCFF_X31_Y23_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X31_Y23_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCFF_X22_Y24_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: LCFF_X22_Y24_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X20_Y24_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\);

-- Location: LCCOMB_X21_Y24_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\);

-- Location: LCCOMB_X20_Y23_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X31_Y23_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X31_Y23_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X31_Y23_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCFF_X22_Y24_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: LCCOMB_X21_Y23_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout\);

-- Location: LCCOMB_X22_Y23_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\);

-- Location: CLKCTRL_G1
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: CLKCTRL_G2
\CLOCK_50~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~clkctrl_outclk\);

-- Location: LCCOMB_X29_Y25_N30
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(0),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\);

-- Location: LCCOMB_X33_Y23_N16
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\);

-- Location: LCCOMB_X38_Y21_N6
\u0|timer_0|counter_snapshot[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[20]~feeder_combout\ = \u0|timer_0|internal_counter\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(20),
	combout => \u0|timer_0|counter_snapshot[20]~feeder_combout\);

-- Location: LCCOMB_X38_Y21_N0
\u0|timer_0|counter_snapshot[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[22]~feeder_combout\ = \u0|timer_0|internal_counter\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(22),
	combout => \u0|timer_0|counter_snapshot[22]~feeder_combout\);

-- Location: LCCOMB_X38_Y21_N10
\u0|timer_0|counter_snapshot[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[23]~feeder_combout\ = \u0|timer_0|internal_counter\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(23),
	combout => \u0|timer_0|counter_snapshot[23]~feeder_combout\);

-- Location: LCCOMB_X41_Y20_N14
\u0|timer_0|counter_snapshot[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[25]~feeder_combout\ = \u0|timer_0|internal_counter\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(25),
	combout => \u0|timer_0|counter_snapshot[25]~feeder_combout\);

-- Location: LCCOMB_X41_Y20_N12
\u0|timer_0|counter_snapshot[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[27]~feeder_combout\ = \u0|timer_0|internal_counter\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(27),
	combout => \u0|timer_0|counter_snapshot[27]~feeder_combout\);

-- Location: LCCOMB_X40_Y21_N2
\u0|timer_0|counter_snapshot[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[29]~feeder_combout\ = \u0|timer_0|internal_counter\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(29),
	combout => \u0|timer_0|counter_snapshot[29]~feeder_combout\);

-- Location: LCCOMB_X40_Y21_N30
\u0|timer_0|counter_snapshot[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[30]~feeder_combout\ = \u0|timer_0|internal_counter\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(30),
	combout => \u0|timer_0|counter_snapshot[30]~feeder_combout\);

-- Location: LCCOMB_X45_Y22_N24
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout\);

-- Location: LCCOMB_X45_Y22_N20
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder_combout\);

-- Location: LCCOMB_X35_Y17_N6
\u0|crosser|clock_xer|in_data_buffer[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|crosser|clock_xer|in_data_buffer[1]~feeder_combout\ = \u0|nios2_qsys_0|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|d_writedata\(1),
	combout => \u0|crosser|clock_xer|in_data_buffer[1]~feeder_combout\);

-- Location: LCCOMB_X29_Y25_N26
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(1),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: LCCOMB_X31_Y22_N0
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder_combout\);

-- Location: LCCOMB_X21_Y15_N14
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[37]~feeder_combout\ = \u0|width_adapter|out_data[38]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|out_data[38]~12_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[37]~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N2
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[24]~feeder_combout\ = \u0|width_adapter|out_data[25]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|out_data[25]~21_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[24]~feeder_combout\);

-- Location: LCCOMB_X29_Y25_N2
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(2),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N16
\u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\ = \u0|cmd_xbar_mux_001|arb|grant[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	combout => \u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\);

-- Location: LCCOMB_X30_Y14_N14
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~feeder_combout\ = \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~feeder_combout\);

-- Location: LCCOMB_X18_Y15_N16
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[1]~feeder_combout\ = \u0|width_adapter|out_data[1]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|out_data[1]~24_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[1]~feeder_combout\);

-- Location: LCCOMB_X19_Y14_N10
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[3]~feeder_combout\ = \u0|width_adapter|out_data[3]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|out_data[3]~26_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[3]~feeder_combout\);

-- Location: LCCOMB_X19_Y14_N8
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[7]~feeder_combout\ = \u0|width_adapter|out_data[7]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|out_data[7]~30_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[7]~feeder_combout\);

-- Location: LCCOMB_X25_Y25_N12
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\);

-- Location: LCCOMB_X30_Y14_N30
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~feeder_combout\ = \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~feeder_combout\);

-- Location: LCCOMB_X35_Y20_N14
\u0|timer_0_s1_translator|av_readdata_pre[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0_s1_translator|av_readdata_pre[15]~feeder_combout\ = \u0|timer_0|readdata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|readdata\(15),
	combout => \u0|timer_0_s1_translator|av_readdata_pre[15]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N8
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]~feeder_combout\ = \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~35_combout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N2
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~feeder_combout\ = \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~36_combout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N12
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]~feeder_combout\ = \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~37_combout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N14
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder_combout\ = \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~38_combout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N16
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]~feeder_combout\ = \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41_combout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]~feeder_combout\);

-- Location: LCCOMB_X22_Y24_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: LCCOMB_X22_Y24_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: LCCOMB_X22_Y24_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\);

-- Location: LCCOMB_X29_Y23_N12
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd\(0),
	oe => \u0|character_lcd_0|Char_LCD_Comm|LCD_DATA~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(0),
	combout => \LCD_DATA[0]~0\);

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd\(1),
	oe => \u0|character_lcd_0|Char_LCD_Comm|LCD_DATA~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(1),
	combout => \LCD_DATA[1]~1\);

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd\(2),
	oe => \u0|character_lcd_0|Char_LCD_Comm|LCD_DATA~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(2),
	combout => \LCD_DATA[2]~2\);

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd\(3),
	oe => \u0|character_lcd_0|Char_LCD_Comm|LCD_DATA~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(3),
	combout => \LCD_DATA[3]~3\);

-- Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd\(4),
	oe => \u0|character_lcd_0|Char_LCD_Comm|LCD_DATA~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(4),
	combout => \LCD_DATA[4]~4\);

-- Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd\(5),
	oe => \u0|character_lcd_0|Char_LCD_Comm|LCD_DATA~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(5),
	combout => \LCD_DATA[5]~5\);

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd\(6),
	oe => \u0|character_lcd_0|Char_LCD_Comm|LCD_DATA~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(6),
	combout => \LCD_DATA[6]~6\);

-- Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd\(7),
	oe => \u0|character_lcd_0|Char_LCD_Comm|LCD_DATA~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LCD_DATA(7),
	combout => \LCD_DATA[7]~7\);

-- Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector112~1_combout\,
	oe => \u0|sdram_0|always5~0_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	inclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(0),
	regout => \u0|sdram_0|za_data\(0));

-- Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector111~1_combout\,
	oe => \u0|sdram_0|always5~0_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	inclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(1),
	regout => \u0|sdram_0|za_data\(1));

-- Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector110~1_combout\,
	oe => \u0|sdram_0|always5~0_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	inclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(2),
	regout => \u0|sdram_0|za_data\(2));

-- Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector109~1_combout\,
	oe => \u0|sdram_0|always5~0_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	inclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(3),
	regout => \u0|sdram_0|za_data\(3));

-- Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector108~1_combout\,
	oe => \u0|sdram_0|always5~0_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	inclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(4),
	regout => \u0|sdram_0|za_data\(4));

-- Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector107~1_combout\,
	oe => \u0|sdram_0|always5~0_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	inclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(5),
	regout => \u0|sdram_0|za_data\(5));

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector106~1_combout\,
	oe => \u0|sdram_0|always5~0_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	inclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(6),
	regout => \u0|sdram_0|za_data\(6));

-- Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector105~1_combout\,
	oe => \u0|sdram_0|always5~0_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	inclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(7),
	regout => \u0|sdram_0|za_data\(7));

-- Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector104~1_combout\,
	oe => \u0|sdram_0|always5~0_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	inclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(8),
	regout => \u0|sdram_0|za_data\(8));

-- Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector103~1_combout\,
	oe => \u0|sdram_0|always5~0_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	inclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(9),
	regout => \u0|sdram_0|za_data\(9));

-- Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector102~1_combout\,
	oe => \u0|sdram_0|always5~0_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	inclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(10),
	regout => \u0|sdram_0|za_data\(10));

-- Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector101~1_combout\,
	oe => \u0|sdram_0|always5~0_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	inclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(11),
	regout => \u0|sdram_0|za_data\(11));

-- Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector100~1_combout\,
	oe => \u0|sdram_0|always5~0_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	inclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(12),
	regout => \u0|sdram_0|za_data\(12));

-- Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector99~1_combout\,
	oe => \u0|sdram_0|always5~0_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	inclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(13),
	regout => \u0|sdram_0|za_data\(13));

-- Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector98~1_combout\,
	oe => \u0|sdram_0|always5~0_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	inclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(14),
	regout => \u0|sdram_0|za_data\(14));

-- Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector97~1_combout\,
	oe => \u0|sdram_0|always5~0_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	inclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(15),
	regout => \u0|sdram_0|za_data\(15));

-- Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|writedata_reg\(0),
	oe => \u0|sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(0),
	combout => \SRAM_DQ[0]~0\);

-- Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|writedata_reg\(1),
	oe => \u0|sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(1),
	combout => \SRAM_DQ[1]~1\);

-- Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|writedata_reg\(2),
	oe => \u0|sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(2),
	combout => \SRAM_DQ[2]~2\);

-- Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|writedata_reg\(3),
	oe => \u0|sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(3),
	combout => \SRAM_DQ[3]~3\);

-- Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|writedata_reg\(4),
	oe => \u0|sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(4),
	combout => \SRAM_DQ[4]~4\);

-- Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|writedata_reg\(5),
	oe => \u0|sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(5),
	combout => \SRAM_DQ[5]~5\);

-- Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|writedata_reg\(6),
	oe => \u0|sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(6),
	combout => \SRAM_DQ[6]~6\);

-- Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|writedata_reg\(7),
	oe => \u0|sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(7),
	combout => \SRAM_DQ[7]~7\);

-- Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|writedata_reg\(8),
	oe => \u0|sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(8),
	combout => \SRAM_DQ[8]~8\);

-- Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|writedata_reg\(9),
	oe => \u0|sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(9),
	combout => \SRAM_DQ[9]~9\);

-- Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|writedata_reg\(10),
	oe => \u0|sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(10),
	combout => \SRAM_DQ[10]~10\);

-- Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|writedata_reg\(11),
	oe => \u0|sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(11),
	combout => \SRAM_DQ[11]~11\);

-- Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|writedata_reg\(12),
	oe => \u0|sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(12),
	combout => \SRAM_DQ[12]~12\);

-- Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|writedata_reg\(13),
	oe => \u0|sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(13),
	combout => \SRAM_DQ[13]~13\);

-- Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|writedata_reg\(14),
	oe => \u0|sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(14),
	combout => \SRAM_DQ[14]~14\);

-- Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|writedata_reg\(15),
	oe => \u0|sram_0|is_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(15),
	combout => \SRAM_DQ[15]~15\);

-- Location: LCCOMB_X24_Y15_N20
\u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout\ = !\u0|cmd_xbar_mux_002|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux_002|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X16_Y20_N28
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: LCCOMB_X24_Y23_N8
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tck~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tck,
	combout => \altera_reserved_tck~combout\);

-- Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tdi~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tdi,
	combout => \altera_reserved_tdi~combout\);

-- Location: LCCOMB_X18_Y24_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: LCFF_X18_Y24_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X18_Y24_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: LCFF_X18_Y24_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X18_Y24_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: LCFF_X18_Y24_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X23_Y24_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: LCFF_X23_Y24_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: CLKCTRL_G8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\);

-- Location: LCCOMB_X23_Y24_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: LCFF_X23_Y24_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X23_Y24_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: LCFF_X23_Y24_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LCCOMB_X23_Y24_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: LCFF_X23_Y24_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X23_Y24_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: LCFF_X23_Y24_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCCOMB_X23_Y24_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: LCFF_X23_Y24_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X23_Y24_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: LCFF_X23_Y24_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCFF_X24_Y24_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LCFF_X24_Y24_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: LCCOMB_X24_Y24_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\);

-- Location: LCFF_X24_Y24_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: LCCOMB_X24_Y24_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\);

-- Location: LCFF_X24_Y24_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: LCCOMB_X24_Y24_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\);

-- Location: LCFF_X24_Y24_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X24_Y24_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: LCFF_X24_Y24_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: LCFF_X24_Y24_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X24_Y24_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: LCFF_X24_Y24_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X24_Y24_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: LCFF_X24_Y24_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X24_Y24_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: LCFF_X24_Y24_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X24_Y24_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X24_Y24_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: LCCOMB_X23_Y24_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCFF_X24_Y24_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\);

-- Location: LCCOMB_X22_Y23_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \~GND~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\);

-- Location: LCCOMB_X22_Y23_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \~GND~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout\);

-- Location: LCCOMB_X20_Y23_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: LCFF_X20_Y23_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X23_Y24_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: LCFF_X23_Y24_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X28_Y21_N24
\u0|cmd_xbar_mux|arb|top_priority_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\ = \u0|cmd_xbar_mux|arb|grant[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cmd_xbar_mux|arb|grant[0]~1_combout\,
	combout => \u0|cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\);

-- Location: LCCOMB_X27_Y21_N30
\u0|cmd_xbar_mux|packet_in_progress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|packet_in_progress~0_combout\ = !\u0|cmd_xbar_mux|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cmd_xbar_mux|update_grant~1_combout\,
	combout => \u0|cmd_xbar_mux|packet_in_progress~0_combout\);

-- Location: LCFF_X27_Y21_N31
\u0|cmd_xbar_mux|packet_in_progress\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|packet_in_progress~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux|packet_in_progress~regout\);

-- Location: LCCOMB_X27_Y21_N4
\u0|cmd_xbar_mux|update_grant~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|update_grant~0_combout\ = (\u0|cmd_xbar_mux|saved_grant\(1)) # (\u0|cmd_xbar_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux|saved_grant\(1),
	datad => \u0|cmd_xbar_mux|saved_grant\(0),
	combout => \u0|cmd_xbar_mux|update_grant~0_combout\);

-- Location: LCFF_X29_Y20_N31
\u0|sram_0|readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \SRAM_DQ[8]~8\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|readdata\(8));

-- Location: LCCOMB_X28_Y14_N18
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2)) # 
-- ((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: LCCOMB_X27_Y14_N12
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~0_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & \u0|cmd_xbar_mux_003|WideOr1~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \u0|cmd_xbar_mux_003|WideOr1~combout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~0_combout\);

-- Location: LCCOMB_X31_Y21_N6
\u0|switch_s1_translator|waitrequest_reset_override~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switch_s1_translator|waitrequest_reset_override~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|switch_s1_translator|waitrequest_reset_override~feeder_combout\);

-- Location: LCFF_X31_Y21_N7
\u0|switch_s1_translator|waitrequest_reset_override\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|switch_s1_translator|waitrequest_reset_override~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switch_s1_translator|waitrequest_reset_override~regout\);

-- Location: LCCOMB_X29_Y14_N14
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ $ 
-- (((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~0_combout\ & ((\u0|switch_s1_translator|waitrequest_reset_override~regout\) # (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~0_combout\,
	datad => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCFF_X28_Y14_N19
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X30_Y14_N8
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~0_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- ((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ & ((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2)))) # 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ & (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & (((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- !\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~0_combout\);

-- Location: LCFF_X30_Y14_N9
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2));

-- Location: LCCOMB_X27_Y13_N14
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))) 
-- # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\);

-- Location: LCCOMB_X16_Y13_N14
\u0|sdram_0|i_count[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|i_count[0]~4_combout\ = (\u0|sdram_0|i_state.011~regout\ & ((!\u0|sdram_0|i_count\(0)))) # (!\u0|sdram_0|i_state.011~regout\ & (\u0|sdram_0|i_state.010~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_state.010~regout\,
	datab => \u0|sdram_0|i_count\(0),
	datad => \u0|sdram_0|i_state.011~regout\,
	combout => \u0|sdram_0|i_count[0]~4_combout\);

-- Location: LCCOMB_X16_Y13_N28
\u0|sdram_0|i_count[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|i_count[0]~5_combout\ = (\u0|sdram_0|i_count[0]~1_combout\ & ((\u0|sdram_0|i_count[0]~0_combout\ & (\u0|sdram_0|i_count\(0))) # (!\u0|sdram_0|i_count[0]~0_combout\ & ((\u0|sdram_0|i_count[0]~4_combout\))))) # 
-- (!\u0|sdram_0|i_count[0]~1_combout\ & (((\u0|sdram_0|i_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_count[0]~1_combout\,
	datab => \u0|sdram_0|i_count[0]~0_combout\,
	datac => \u0|sdram_0|i_count\(0),
	datad => \u0|sdram_0|i_count[0]~4_combout\,
	combout => \u0|sdram_0|i_count[0]~5_combout\);

-- Location: LCFF_X16_Y13_N29
\u0|sdram_0|i_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|i_count[0]~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|i_count\(0));

-- Location: LCCOMB_X16_Y13_N30
\u0|sdram_0|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector13~0_combout\ = (\u0|sdram_0|i_state.011~regout\ & ((\u0|sdram_0|i_count\(1)) # (\u0|sdram_0|i_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|i_count\(1),
	datac => \u0|sdram_0|i_count\(0),
	datad => \u0|sdram_0|i_state.011~regout\,
	combout => \u0|sdram_0|Selector13~0_combout\);

-- Location: LCCOMB_X16_Y13_N0
\u0|sdram_0|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector12~0_combout\ = (\u0|sdram_0|i_next.111~regout\ & (!\u0|sdram_0|i_count\(1) & (!\u0|sdram_0|i_count\(2) & \u0|sdram_0|i_state.011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_next.111~regout\,
	datab => \u0|sdram_0|i_count\(1),
	datac => \u0|sdram_0|i_count\(2),
	datad => \u0|sdram_0|i_state.011~regout\,
	combout => \u0|sdram_0|Selector12~0_combout\);

-- Location: LCFF_X16_Y13_N1
\u0|sdram_0|i_state.111\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector12~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|i_state.111~regout\);

-- Location: LCCOMB_X16_Y13_N24
\u0|sdram_0|Selector13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector13~1_combout\ = (\u0|sdram_0|i_state.111~regout\) # ((\u0|sdram_0|i_count\(2) & ((\u0|sdram_0|Selector13~0_combout\) # (!\u0|sdram_0|i_count[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_count[0]~1_combout\,
	datab => \u0|sdram_0|Selector13~0_combout\,
	datac => \u0|sdram_0|i_count\(2),
	datad => \u0|sdram_0|i_state.111~regout\,
	combout => \u0|sdram_0|Selector13~1_combout\);

-- Location: LCFF_X16_Y13_N25
\u0|sdram_0|i_count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector13~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|i_count\(2));

-- Location: LCCOMB_X16_Y13_N4
\u0|sdram_0|i_count[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|i_count[0]~0_combout\ = (!\u0|sdram_0|i_count\(1) & (!\u0|sdram_0|i_count\(2) & \u0|sdram_0|i_state.011~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|i_count\(1),
	datac => \u0|sdram_0|i_count\(2),
	datad => \u0|sdram_0|i_state.011~regout\,
	combout => \u0|sdram_0|i_count[0]~0_combout\);

-- Location: LCCOMB_X16_Y13_N10
\u0|sdram_0|i_count[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|i_count[1]~2_combout\ = (\u0|sdram_0|i_state.011~regout\ & ((\u0|sdram_0|i_count\(1) $ (!\u0|sdram_0|i_count\(0))))) # (!\u0|sdram_0|i_state.011~regout\ & (\u0|sdram_0|i_state.010~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_state.010~regout\,
	datab => \u0|sdram_0|i_count\(1),
	datac => \u0|sdram_0|i_count\(0),
	datad => \u0|sdram_0|i_state.011~regout\,
	combout => \u0|sdram_0|i_count[1]~2_combout\);

-- Location: LCCOMB_X16_Y13_N26
\u0|sdram_0|i_count[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|i_count[1]~3_combout\ = (\u0|sdram_0|i_count[0]~1_combout\ & ((\u0|sdram_0|i_count[0]~0_combout\ & (\u0|sdram_0|i_count\(1))) # (!\u0|sdram_0|i_count[0]~0_combout\ & ((\u0|sdram_0|i_count[1]~2_combout\))))) # 
-- (!\u0|sdram_0|i_count[0]~1_combout\ & (((\u0|sdram_0|i_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_count[0]~1_combout\,
	datab => \u0|sdram_0|i_count[0]~0_combout\,
	datac => \u0|sdram_0|i_count\(1),
	datad => \u0|sdram_0|i_count[1]~2_combout\,
	combout => \u0|sdram_0|i_count[1]~3_combout\);

-- Location: LCFF_X16_Y13_N27
\u0|sdram_0|i_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|i_count[1]~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|i_count\(1));

-- Location: LCCOMB_X16_Y13_N22
\u0|sdram_0|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector10~0_combout\ = (\u0|sdram_0|i_state.001~regout\) # ((\u0|sdram_0|i_state.011~regout\ & ((\u0|sdram_0|i_count\(1)) # (\u0|sdram_0|i_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_state.001~regout\,
	datab => \u0|sdram_0|i_count\(1),
	datac => \u0|sdram_0|i_count\(2),
	datad => \u0|sdram_0|i_state.011~regout\,
	combout => \u0|sdram_0|Selector10~0_combout\);

-- Location: LCCOMB_X16_Y13_N18
\u0|sdram_0|Selector10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector10~1_combout\ = (\u0|sdram_0|i_state.010~regout\) # ((\u0|sdram_0|Selector10~0_combout\) # (\u0|sdram_0|i_state.111~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_state.010~regout\,
	datab => \u0|sdram_0|Selector10~0_combout\,
	datad => \u0|sdram_0|i_state.111~regout\,
	combout => \u0|sdram_0|Selector10~1_combout\);

-- Location: LCFF_X16_Y13_N19
\u0|sdram_0|i_state.011\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector10~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|i_state.011~regout\);

-- Location: LCCOMB_X15_Y13_N20
\u0|sdram_0|i_next.000~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|i_next.000~0_combout\ = (\u0|sdram_0|i_next.000~regout\) # ((\u0|sdram_0|i_state.000~regout\ & (!\u0|sdram_0|i_state.101~regout\ & !\u0|sdram_0|i_state.011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_state.000~regout\,
	datab => \u0|sdram_0|i_state.101~regout\,
	datac => \u0|sdram_0|i_next.000~regout\,
	datad => \u0|sdram_0|i_state.011~regout\,
	combout => \u0|sdram_0|i_next.000~0_combout\);

-- Location: LCFF_X15_Y13_N21
\u0|sdram_0|i_next.000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|i_next.000~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|i_next.000~regout\);

-- Location: LCCOMB_X41_Y18_N28
\u0|sdram_0|refresh_counter~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|refresh_counter~5_combout\ = (\u0|sdram_0|Add0~10_combout\ & !\u0|sdram_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|Add0~10_combout\,
	datad => \u0|sdram_0|Equal0~3_combout\,
	combout => \u0|sdram_0|refresh_counter~5_combout\);

-- Location: LCFF_X41_Y18_N29
\u0|sdram_0|refresh_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|refresh_counter~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|refresh_counter\(5));

-- Location: LCCOMB_X41_Y18_N0
\u0|sdram_0|refresh_counter~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|refresh_counter~6_combout\ = (\u0|sdram_0|Add0~8_combout\ & !\u0|sdram_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|Add0~8_combout\,
	datad => \u0|sdram_0|Equal0~3_combout\,
	combout => \u0|sdram_0|refresh_counter~6_combout\);

-- Location: LCFF_X41_Y18_N1
\u0|sdram_0|refresh_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|refresh_counter~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|refresh_counter\(4));

-- Location: LCCOMB_X40_Y18_N4
\u0|sdram_0|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Add0~0_combout\ = \u0|sdram_0|refresh_counter\(0) $ (VCC)
-- \u0|sdram_0|Add0~1\ = CARRY(\u0|sdram_0|refresh_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|refresh_counter\(0),
	datad => VCC,
	combout => \u0|sdram_0|Add0~0_combout\,
	cout => \u0|sdram_0|Add0~1\);

-- Location: LCFF_X40_Y18_N5
\u0|sdram_0|refresh_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Add0~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|refresh_counter\(0));

-- Location: LCCOMB_X40_Y18_N6
\u0|sdram_0|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Add0~2_combout\ = (\u0|sdram_0|refresh_counter\(1) & (\u0|sdram_0|Add0~1\ & VCC)) # (!\u0|sdram_0|refresh_counter\(1) & (!\u0|sdram_0|Add0~1\))
-- \u0|sdram_0|Add0~3\ = CARRY((!\u0|sdram_0|refresh_counter\(1) & !\u0|sdram_0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|refresh_counter\(1),
	datad => VCC,
	cin => \u0|sdram_0|Add0~1\,
	combout => \u0|sdram_0|Add0~2_combout\,
	cout => \u0|sdram_0|Add0~3\);

-- Location: LCCOMB_X41_Y18_N18
\u0|sdram_0|refresh_counter~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|refresh_counter~7_combout\ = (\u0|sdram_0|Add0~2_combout\ & !\u0|sdram_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_0|Add0~2_combout\,
	datad => \u0|sdram_0|Equal0~3_combout\,
	combout => \u0|sdram_0|refresh_counter~7_combout\);

-- Location: LCFF_X41_Y18_N19
\u0|sdram_0|refresh_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|refresh_counter~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|refresh_counter\(1));

-- Location: LCCOMB_X40_Y18_N8
\u0|sdram_0|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Add0~4_combout\ = (\u0|sdram_0|refresh_counter\(2) & ((GND) # (!\u0|sdram_0|Add0~3\))) # (!\u0|sdram_0|refresh_counter\(2) & (\u0|sdram_0|Add0~3\ $ (GND)))
-- \u0|sdram_0|Add0~5\ = CARRY((\u0|sdram_0|refresh_counter\(2)) # (!\u0|sdram_0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|refresh_counter\(2),
	datad => VCC,
	cin => \u0|sdram_0|Add0~3\,
	combout => \u0|sdram_0|Add0~4_combout\,
	cout => \u0|sdram_0|Add0~5\);

-- Location: LCFF_X40_Y18_N9
\u0|sdram_0|refresh_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Add0~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|refresh_counter\(2));

-- Location: LCCOMB_X40_Y18_N10
\u0|sdram_0|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Add0~6_combout\ = (\u0|sdram_0|refresh_counter\(3) & (!\u0|sdram_0|Add0~5\)) # (!\u0|sdram_0|refresh_counter\(3) & (\u0|sdram_0|Add0~5\ & VCC))
-- \u0|sdram_0|Add0~7\ = CARRY((\u0|sdram_0|refresh_counter\(3) & !\u0|sdram_0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|refresh_counter\(3),
	datad => VCC,
	cin => \u0|sdram_0|Add0~5\,
	combout => \u0|sdram_0|Add0~6_combout\,
	cout => \u0|sdram_0|Add0~7\);

-- Location: LCCOMB_X40_Y18_N30
\u0|sdram_0|refresh_counter[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|refresh_counter[3]~12_combout\ = !\u0|sdram_0|Add0~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_0|Add0~6_combout\,
	combout => \u0|sdram_0|refresh_counter[3]~12_combout\);

-- Location: LCFF_X40_Y18_N31
\u0|sdram_0|refresh_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|refresh_counter[3]~12_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|refresh_counter\(3));

-- Location: LCCOMB_X40_Y18_N16
\u0|sdram_0|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Add0~12_combout\ = (\u0|sdram_0|refresh_counter\(6) & ((GND) # (!\u0|sdram_0|Add0~11\))) # (!\u0|sdram_0|refresh_counter\(6) & (\u0|sdram_0|Add0~11\ $ (GND)))
-- \u0|sdram_0|Add0~13\ = CARRY((\u0|sdram_0|refresh_counter\(6)) # (!\u0|sdram_0|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|refresh_counter\(6),
	datad => VCC,
	cin => \u0|sdram_0|Add0~11\,
	combout => \u0|sdram_0|Add0~12_combout\,
	cout => \u0|sdram_0|Add0~13\);

-- Location: LCCOMB_X41_Y18_N10
\u0|sdram_0|refresh_counter~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|refresh_counter~4_combout\ = (\u0|sdram_0|Add0~12_combout\ & !\u0|sdram_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_0|Add0~12_combout\,
	datad => \u0|sdram_0|Equal0~3_combout\,
	combout => \u0|sdram_0|refresh_counter~4_combout\);

-- Location: LCFF_X41_Y18_N11
\u0|sdram_0|refresh_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|refresh_counter~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|refresh_counter\(6));

-- Location: LCCOMB_X40_Y18_N18
\u0|sdram_0|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Add0~14_combout\ = (\u0|sdram_0|refresh_counter\(7) & (!\u0|sdram_0|Add0~13\)) # (!\u0|sdram_0|refresh_counter\(7) & (\u0|sdram_0|Add0~13\ & VCC))
-- \u0|sdram_0|Add0~15\ = CARRY((\u0|sdram_0|refresh_counter\(7) & !\u0|sdram_0|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|refresh_counter\(7),
	datad => VCC,
	cin => \u0|sdram_0|Add0~13\,
	combout => \u0|sdram_0|Add0~14_combout\,
	cout => \u0|sdram_0|Add0~15\);

-- Location: LCCOMB_X41_Y18_N8
\u0|sdram_0|refresh_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|refresh_counter~3_combout\ = (\u0|sdram_0|Equal0~3_combout\) # (!\u0|sdram_0|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|Add0~14_combout\,
	datad => \u0|sdram_0|Equal0~3_combout\,
	combout => \u0|sdram_0|refresh_counter~3_combout\);

-- Location: LCFF_X41_Y18_N9
\u0|sdram_0|refresh_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|refresh_counter~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|refresh_counter\(7));

-- Location: LCCOMB_X40_Y18_N20
\u0|sdram_0|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Add0~16_combout\ = (\u0|sdram_0|refresh_counter\(8) & (\u0|sdram_0|Add0~15\ $ (GND))) # (!\u0|sdram_0|refresh_counter\(8) & ((GND) # (!\u0|sdram_0|Add0~15\)))
-- \u0|sdram_0|Add0~17\ = CARRY((!\u0|sdram_0|Add0~15\) # (!\u0|sdram_0|refresh_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|refresh_counter\(8),
	datad => VCC,
	cin => \u0|sdram_0|Add0~15\,
	combout => \u0|sdram_0|Add0~16_combout\,
	cout => \u0|sdram_0|Add0~17\);

-- Location: LCCOMB_X40_Y18_N2
\u0|sdram_0|refresh_counter[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|refresh_counter[8]~10_combout\ = !\u0|sdram_0|Add0~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_0|Add0~16_combout\,
	combout => \u0|sdram_0|refresh_counter[8]~10_combout\);

-- Location: LCFF_X40_Y18_N3
\u0|sdram_0|refresh_counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|refresh_counter[8]~10_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|refresh_counter\(8));

-- Location: LCCOMB_X40_Y18_N22
\u0|sdram_0|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Add0~18_combout\ = (\u0|sdram_0|refresh_counter\(9) & (!\u0|sdram_0|Add0~17\)) # (!\u0|sdram_0|refresh_counter\(9) & (\u0|sdram_0|Add0~17\ & VCC))
-- \u0|sdram_0|Add0~19\ = CARRY((\u0|sdram_0|refresh_counter\(9) & !\u0|sdram_0|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|refresh_counter\(9),
	datad => VCC,
	cin => \u0|sdram_0|Add0~17\,
	combout => \u0|sdram_0|Add0~18_combout\,
	cout => \u0|sdram_0|Add0~19\);

-- Location: LCCOMB_X40_Y18_N0
\u0|sdram_0|refresh_counter[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|refresh_counter[9]~9_combout\ = !\u0|sdram_0|Add0~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_0|Add0~18_combout\,
	combout => \u0|sdram_0|refresh_counter[9]~9_combout\);

-- Location: LCFF_X40_Y18_N1
\u0|sdram_0|refresh_counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|refresh_counter[9]~9_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|refresh_counter\(9));

-- Location: LCCOMB_X40_Y18_N24
\u0|sdram_0|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Add0~20_combout\ = (\u0|sdram_0|refresh_counter\(10) & ((GND) # (!\u0|sdram_0|Add0~19\))) # (!\u0|sdram_0|refresh_counter\(10) & (\u0|sdram_0|Add0~19\ $ (GND)))
-- \u0|sdram_0|Add0~21\ = CARRY((\u0|sdram_0|refresh_counter\(10)) # (!\u0|sdram_0|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|refresh_counter\(10),
	datad => VCC,
	cin => \u0|sdram_0|Add0~19\,
	combout => \u0|sdram_0|Add0~20_combout\,
	cout => \u0|sdram_0|Add0~21\);

-- Location: LCCOMB_X41_Y18_N4
\u0|sdram_0|refresh_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|refresh_counter~2_combout\ = (\u0|sdram_0|Add0~20_combout\ & !\u0|sdram_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|Add0~20_combout\,
	datad => \u0|sdram_0|Equal0~3_combout\,
	combout => \u0|sdram_0|refresh_counter~2_combout\);

-- Location: LCFF_X41_Y18_N5
\u0|sdram_0|refresh_counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|refresh_counter~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|refresh_counter\(10));

-- Location: LCCOMB_X41_Y18_N2
\u0|sdram_0|refresh_counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|refresh_counter~1_combout\ = (\u0|sdram_0|Add0~22_combout\ & !\u0|sdram_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|Add0~22_combout\,
	datad => \u0|sdram_0|Equal0~3_combout\,
	combout => \u0|sdram_0|refresh_counter~1_combout\);

-- Location: LCFF_X41_Y18_N3
\u0|sdram_0|refresh_counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|refresh_counter~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|refresh_counter\(11));

-- Location: LCCOMB_X41_Y18_N30
\u0|sdram_0|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Equal0~0_combout\ = (\u0|sdram_0|refresh_counter\(12) & (\u0|sdram_0|refresh_counter\(9) & (!\u0|sdram_0|refresh_counter\(10) & !\u0|sdram_0|refresh_counter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|refresh_counter\(12),
	datab => \u0|sdram_0|refresh_counter\(9),
	datac => \u0|sdram_0|refresh_counter\(10),
	datad => \u0|sdram_0|refresh_counter\(11),
	combout => \u0|sdram_0|Equal0~0_combout\);

-- Location: LCCOMB_X41_Y18_N6
\u0|sdram_0|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Equal0~1_combout\ = (\u0|sdram_0|refresh_counter\(8) & (!\u0|sdram_0|refresh_counter\(5) & (\u0|sdram_0|refresh_counter\(7) & !\u0|sdram_0|refresh_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|refresh_counter\(8),
	datab => \u0|sdram_0|refresh_counter\(5),
	datac => \u0|sdram_0|refresh_counter\(7),
	datad => \u0|sdram_0|refresh_counter\(6),
	combout => \u0|sdram_0|Equal0~1_combout\);

-- Location: LCCOMB_X41_Y18_N22
\u0|sdram_0|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Equal0~3_combout\ = (\u0|sdram_0|Equal0~2_combout\ & (\u0|sdram_0|Equal0~0_combout\ & (!\u0|sdram_0|refresh_counter\(0) & \u0|sdram_0|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|Equal0~2_combout\,
	datab => \u0|sdram_0|Equal0~0_combout\,
	datac => \u0|sdram_0|refresh_counter\(0),
	datad => \u0|sdram_0|Equal0~1_combout\,
	combout => \u0|sdram_0|Equal0~3_combout\);

-- Location: LCCOMB_X15_Y13_N22
\u0|sdram_0|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector7~0_combout\ = (\u0|sdram_0|i_count[0]~0_combout\ & (\u0|sdram_0|i_next.000~regout\ & ((\u0|sdram_0|i_state.000~regout\) # (\u0|sdram_0|Equal0~3_combout\)))) # (!\u0|sdram_0|i_count[0]~0_combout\ & (((\u0|sdram_0|i_state.000~regout\) # 
-- (\u0|sdram_0|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_count[0]~0_combout\,
	datab => \u0|sdram_0|i_next.000~regout\,
	datac => \u0|sdram_0|i_state.000~regout\,
	datad => \u0|sdram_0|Equal0~3_combout\,
	combout => \u0|sdram_0|Selector7~0_combout\);

-- Location: LCFF_X15_Y13_N23
\u0|sdram_0|i_state.000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector7~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|i_state.000~regout\);

-- Location: LCCOMB_X15_Y13_N8
\u0|sdram_0|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|WideOr6~0_combout\ = (\u0|sdram_0|i_state.000~regout\ & !\u0|sdram_0|i_state.011~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_0|i_state.000~regout\,
	datad => \u0|sdram_0|i_state.011~regout\,
	combout => \u0|sdram_0|WideOr6~0_combout\);

-- Location: LCCOMB_X15_Y13_N26
\u0|sdram_0|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector17~0_combout\ = (\u0|sdram_0|i_state.111~regout\) # ((\u0|sdram_0|i_next.101~regout\ & ((\u0|sdram_0|i_state.101~regout\) # (!\u0|sdram_0|WideOr6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_state.111~regout\,
	datab => \u0|sdram_0|WideOr6~0_combout\,
	datac => \u0|sdram_0|i_next.101~regout\,
	datad => \u0|sdram_0|i_state.101~regout\,
	combout => \u0|sdram_0|Selector17~0_combout\);

-- Location: LCFF_X15_Y13_N27
\u0|sdram_0|i_next.101\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector17~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|i_next.101~regout\);

-- Location: LCCOMB_X15_Y13_N18
\u0|sdram_0|i_state.101~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|i_state.101~0_combout\ = (\u0|sdram_0|i_state.101~regout\) # ((\u0|sdram_0|i_count[0]~0_combout\ & \u0|sdram_0|i_next.101~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_count[0]~0_combout\,
	datab => \u0|sdram_0|i_next.101~regout\,
	datac => \u0|sdram_0|i_state.101~regout\,
	combout => \u0|sdram_0|i_state.101~0_combout\);

-- Location: LCFF_X15_Y13_N19
\u0|sdram_0|i_state.101\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|i_state.101~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|i_state.101~regout\);

-- Location: LCCOMB_X15_Y13_N6
\u0|sdram_0|init_done~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|init_done~0_combout\ = (\u0|sdram_0|init_done~regout\) # (\u0|sdram_0|i_state.101~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_0|init_done~regout\,
	datad => \u0|sdram_0|i_state.101~regout\,
	combout => \u0|sdram_0|init_done~0_combout\);

-- Location: LCFF_X15_Y13_N7
\u0|sdram_0|init_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|init_done~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|init_done~regout\);

-- Location: LCCOMB_X29_Y18_N18
\u0|nios2_qsys_0|E_src1[16]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src1[16]~8_combout\ = (\u0|nios2_qsys_0|R_src1~18_combout\ & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16))) # (!\u0|nios2_qsys_0|R_src1~18_combout\ & ((\u0|nios2_qsys_0|D_iw\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	datab => \u0|nios2_qsys_0|R_src1~18_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(20),
	combout => \u0|nios2_qsys_0|E_src1[16]~8_combout\);

-- Location: LCFF_X31_Y17_N3
\u0|sram_0|readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \SRAM_DQ[6]~6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|readdata\(6));

-- Location: LCCOMB_X31_Y17_N2
\u0|nios2_qsys_0|F_iw[22]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[22]~27_combout\ = (\u0|rsp_xbar_mux|src_payload~1_combout\ & ((\u0|sdram_0|za_data\(6)) # ((\u0|sram_0|readdata\(6) & \u0|rsp_xbar_mux|src_payload~0_combout\)))) # (!\u0|rsp_xbar_mux|src_payload~1_combout\ & 
-- (((\u0|sram_0|readdata\(6) & \u0|rsp_xbar_mux|src_payload~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datab => \u0|sdram_0|za_data\(6),
	datac => \u0|sram_0|readdata\(6),
	datad => \u0|rsp_xbar_mux|src_payload~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[22]~27_combout\);

-- Location: LCCOMB_X29_Y14_N20
\u0|sram_0|is_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0|is_read~0_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~0_combout\ & (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & 
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~0_combout\,
	datac => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	combout => \u0|sram_0|is_read~0_combout\);

-- Location: LCFF_X29_Y14_N21
\u0|sram_0|is_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0|is_read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|is_read~regout\);

-- Location: LCFF_X30_Y14_N11
\u0|sram_0|readdatavalid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|sram_0|is_read~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|readdatavalid~regout\);

-- Location: LCCOMB_X27_Y14_N30
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\ & \u0|cmd_xbar_mux_003|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	datad => \u0|cmd_xbar_mux_003|WideOr1~combout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCFF_X29_Y14_N19
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82]~regout\);

-- Location: LCCOMB_X29_Y14_N18
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\ & 
-- (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82]~regout\))) # 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\ & ((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~0_combout\) # 
-- ((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82]~regout\,
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~0_combout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\);

-- Location: LCCOMB_X30_Y14_N2
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~feeder_combout\ = \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~feeder_combout\);

-- Location: LCCOMB_X30_Y14_N4
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\ = ((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\) # (\u0|sram_0|readdatavalid~regout\)))) # (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|sram_0|readdatavalid~regout\,
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\);

-- Location: LCFF_X30_Y14_N3
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\);

-- Location: LCCOMB_X31_Y14_N2
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\) # 
-- ((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X30_Y14_N0
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ = (\u0|sram_0|readdatavalid~regout\) # ((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\) # 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdatavalid~regout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\);

-- Location: LCFF_X31_Y14_N3
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\);

-- Location: LCCOMB_X30_Y14_N10
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ = (\u0|sram_0|readdatavalid~regout\) # ((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|sram_0|readdatavalid~regout\,
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\);

-- Location: LCCOMB_X32_Y20_N2
\u0|rsp_xbar_demux_003|src0_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_demux_003|src0_valid~0_combout\ = (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\ & (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & 
-- ((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\) # (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	combout => \u0|rsp_xbar_demux_003|src0_valid~0_combout\);

-- Location: LCCOMB_X31_Y20_N10
\u0|rsp_xbar_mux|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux|WideOr1~combout\ = (\u0|rsp_xbar_demux|src0_valid~combout\) # ((\u0|rsp_xbar_demux_002|src0_valid~0_combout\) # ((\u0|rsp_xbar_demux_001|src0_valid~combout\) # (\u0|rsp_xbar_demux_003|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u0|rsp_xbar_demux_002|src0_valid~0_combout\,
	datac => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \u0|rsp_xbar_demux_003|src0_valid~0_combout\,
	combout => \u0|rsp_xbar_mux|WideOr1~combout\);

-- Location: LCCOMB_X31_Y20_N0
\u0|nios2_qsys_0|i_read_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|i_read_nxt~0_combout\ = (!\u0|nios2_qsys_0|W_valid~regout\ & ((\u0|nios2_qsys_0|i_read~regout\) # (\u0|rsp_xbar_mux|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_valid~regout\,
	datac => \u0|nios2_qsys_0|i_read~regout\,
	datad => \u0|rsp_xbar_mux|WideOr1~combout\,
	combout => \u0|nios2_qsys_0|i_read_nxt~0_combout\);

-- Location: LCFF_X31_Y20_N1
\u0|nios2_qsys_0|i_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|i_read_nxt~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|i_read~regout\);

-- Location: LCCOMB_X31_Y20_N22
\u0|nios2_qsys_0|F_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_valid~0_combout\ = (\u0|rsp_xbar_mux|WideOr1~combout\ & !\u0|nios2_qsys_0|i_read~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux|WideOr1~combout\,
	datad => \u0|nios2_qsys_0|i_read~regout\,
	combout => \u0|nios2_qsys_0|F_valid~0_combout\);

-- Location: LCFF_X31_Y20_N23
\u0|nios2_qsys_0|D_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_valid~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_valid~regout\);

-- Location: LCFF_X27_Y18_N11
\u0|nios2_qsys_0|R_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|D_valid~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_valid~regout\);

-- Location: LCFF_X30_Y19_N29
\u0|nios2_qsys_0|E_new_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|R_valid~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_new_inst~regout\);

-- Location: LCCOMB_X22_Y20_N6
\u0|width_adapter_004|out_data[9]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|out_data[9]~1_combout\ = (!\u0|width_adapter_004|address_reg\(0)) # (!\u0|width_adapter_004|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_004|use_reg~regout\,
	datac => \u0|width_adapter_004|address_reg\(0),
	combout => \u0|width_adapter_004|out_data[9]~1_combout\);

-- Location: LCCOMB_X17_Y20_N28
\u0|character_lcd_0|Char_LCD_Init|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|Selector1~1_combout\ = (!\u0|character_lcd_0|Char_LCD_Comm|transfer_complete~regout\ & \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Comm|transfer_complete~regout\,
	datac => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Init|Selector1~1_combout\);

-- Location: LCCOMB_X17_Y22_N14
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[2]~22_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(2) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[1]~21\)) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(2) & 
-- ((\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[1]~21\) # (GND)))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[2]~23\ = CARRY((!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[1]~21\) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(2),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[1]~21\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[2]~22_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[2]~23\);

-- Location: LCCOMB_X17_Y20_N0
\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~9_combout\ = (!\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\ & ((\u0|character_lcd_0|initialize_lcd_display~regout\) # 
-- ((\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP~regout\ & !\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|initialize_lcd_display~regout\,
	datab => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\,
	datac => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP~regout\,
	datad => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~9_combout\);

-- Location: LCFF_X17_Y20_N1
\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP~regout\);

-- Location: LCCOMB_X17_Y20_N10
\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\ = ((!\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP~regout\ & ((!\u0|character_lcd_0|Char_LCD_Init|Equal1~0_combout\) # 
-- (!\u0|character_lcd_0|Char_LCD_Init|Equal1~5_combout\)))) # (!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|Equal1~5_combout\,
	datab => \u0|character_lcd_0|Char_LCD_Init|Equal1~0_combout\,
	datac => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datad => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\);

-- Location: LCFF_X17_Y22_N15
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[2]~22_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(2));

-- Location: LCCOMB_X17_Y22_N18
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[4]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[4]~26_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(4) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[3]~25\)) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(4) & 
-- ((\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[3]~25\) # (GND)))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[4]~27\ = CARRY((!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[3]~25\) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(4),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[3]~25\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[4]~26_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[4]~27\);

-- Location: LCFF_X17_Y22_N19
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[4]~26_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(4));

-- Location: LCCOMB_X17_Y22_N22
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[6]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[6]~30_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(6) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[5]~29\)) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(6) & 
-- ((\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[5]~29\) # (GND)))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[6]~31\ = CARRY((!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[5]~29\) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(6),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[5]~29\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[6]~30_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[6]~31\);

-- Location: LCFF_X17_Y22_N23
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[6]~30_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(6));

-- Location: LCCOMB_X17_Y22_N26
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[8]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[8]~34_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(8) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[7]~33\)) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(8) & 
-- ((\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[7]~33\) # (GND)))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[8]~35\ = CARRY((!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[7]~33\) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(8),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[7]~33\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[8]~34_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[8]~35\);

-- Location: LCFF_X17_Y22_N27
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[8]~34_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(8));

-- Location: LCCOMB_X17_Y22_N28
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[9]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[9]~36_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(9) & (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[8]~35\ $ (GND))) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(9) & 
-- (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[8]~35\ & VCC))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[9]~37\ = CARRY((\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(9) & !\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[8]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(9),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[8]~35\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[9]~36_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[9]~37\);

-- Location: LCFF_X17_Y22_N29
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[9]~36_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(9));

-- Location: LCCOMB_X17_Y22_N30
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[10]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[10]~38_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(10) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[9]~37\)) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(10) & 
-- ((\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[9]~37\) # (GND)))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[10]~39\ = CARRY((!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[9]~37\) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(10),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[9]~37\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[10]~38_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[10]~39\);

-- Location: LCFF_X17_Y22_N31
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[10]~38_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(10));

-- Location: LCCOMB_X17_Y21_N0
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[11]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[11]~40_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(11) & (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[10]~39\ $ (GND))) # 
-- (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(11) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[10]~39\ & VCC))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[11]~41\ = CARRY((\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(11) & !\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[10]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(11),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[10]~39\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[11]~40_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[11]~41\);

-- Location: LCFF_X17_Y21_N1
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[11]~40_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(11));

-- Location: LCCOMB_X17_Y21_N2
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[12]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[12]~42_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(12) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[11]~41\)) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(12) & 
-- ((\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[11]~41\) # (GND)))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[12]~43\ = CARRY((!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[11]~41\) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(12),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[11]~41\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[12]~42_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[12]~43\);

-- Location: LCFF_X17_Y21_N3
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[12]~42_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(12));

-- Location: LCCOMB_X17_Y21_N4
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[13]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[13]~44_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(13) & (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[12]~43\ $ (GND))) # 
-- (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(13) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[12]~43\ & VCC))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[13]~45\ = CARRY((\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(13) & !\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[12]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(13),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[12]~43\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[13]~44_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[13]~45\);

-- Location: LCFF_X17_Y21_N5
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[13]~44_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(13));

-- Location: LCCOMB_X17_Y21_N8
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[15]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[15]~48_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(15) & (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[14]~47\ $ (GND))) # 
-- (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(15) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[14]~47\ & VCC))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[15]~49\ = CARRY((\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(15) & !\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[14]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(15),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[14]~47\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[15]~48_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[15]~49\);

-- Location: LCFF_X17_Y21_N9
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[15]~48_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(15));

-- Location: LCCOMB_X17_Y21_N14
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[18]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[18]~54_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(18) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[17]~53\)) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(18) & 
-- ((\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[17]~53\) # (GND)))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[18]~55\ = CARRY((!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[17]~53\) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(18),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[17]~53\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[18]~54_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[18]~55\);

-- Location: LCFF_X17_Y21_N15
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[18]~54_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(18));

-- Location: LCCOMB_X17_Y21_N16
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[19]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[19]~56_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(19) & (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[18]~55\ $ (GND))) # 
-- (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(19) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[18]~55\ & VCC))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[19]~57\ = CARRY((\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(19) & !\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[18]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(19),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[18]~55\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[19]~56_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[19]~57\);

-- Location: LCFF_X17_Y21_N17
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[19]~56_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(19));

-- Location: LCCOMB_X17_Y21_N18
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[20]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[20]~58_combout\ = \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[19]~57\ $ (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(20),
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[19]~57\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[20]~58_combout\);

-- Location: LCFF_X17_Y21_N19
\u0|character_lcd_0|Char_LCD_Init|waiting_power_up[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up[20]~58_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(20));

-- Location: LCCOMB_X17_Y21_N28
\u0|character_lcd_0|Char_LCD_Init|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|Equal1~0_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(17) & (\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(18) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(19) & 
-- \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(17),
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(18),
	datac => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(19),
	datad => \u0|character_lcd_0|Char_LCD_Init|waiting_power_up\(20),
	combout => \u0|character_lcd_0|Char_LCD_Init|Equal1~0_combout\);

-- Location: LCCOMB_X17_Y20_N2
\u0|character_lcd_0|Char_LCD_Init|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|Selector1~0_combout\ = (\u0|character_lcd_0|Char_LCD_Init|Equal1~5_combout\ & (\u0|character_lcd_0|Char_LCD_Init|Equal1~0_combout\ & (\u0|character_lcd_0|initialize_lcd_display~regout\ & 
-- !\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|Equal1~5_combout\,
	datab => \u0|character_lcd_0|Char_LCD_Init|Equal1~0_combout\,
	datac => \u0|character_lcd_0|initialize_lcd_display~regout\,
	datad => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Init|Selector1~0_combout\);

-- Location: LCCOMB_X17_Y19_N14
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[1]~18_combout\ = \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(1) $ (VCC)
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[1]~19\ = CARRY(\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(1),
	datad => VCC,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[1]~18_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[1]~19\);

-- Location: LCCOMB_X17_Y20_N12
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52_combout\ = (!\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE~regout\) # (!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datad => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52_combout\);

-- Location: LCCOMB_X17_Y18_N18
\u0|character_lcd_0|Char_LCD_Init|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|Equal2~2_combout\ = (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(9) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(11) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(12) & 
-- !\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(9),
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(11),
	datac => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(12),
	datad => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(10),
	combout => \u0|character_lcd_0|Char_LCD_Init|Equal2~2_combout\);

-- Location: LCCOMB_X17_Y19_N24
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[6]~28_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(6) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[5]~27\)) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(6) & 
-- ((\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[5]~27\) # (GND)))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[6]~29\ = CARRY((!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[5]~27\) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(6),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[5]~27\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[6]~28_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[6]~29\);

-- Location: LCFF_X17_Y19_N25
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[6]~28_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(6));

-- Location: LCCOMB_X17_Y19_N10
\u0|character_lcd_0|Char_LCD_Init|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|Equal2~1_combout\ = (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(7) & (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(5) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(6) & 
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(7),
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(5),
	datac => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(6),
	datad => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(8),
	combout => \u0|character_lcd_0|Char_LCD_Init|Equal2~1_combout\);

-- Location: LCCOMB_X17_Y18_N10
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~46_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(15) & (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[14]~45\ $ (GND))) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(15) & 
-- (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[14]~45\ & VCC))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~47\ = CARRY((\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(15) & !\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[14]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(15),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[14]~45\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~46_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~47\);

-- Location: LCFF_X17_Y18_N11
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~46_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(15));

-- Location: LCCOMB_X17_Y18_N6
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[13]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[13]~42_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(13) & (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[12]~41\ $ (GND))) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(13) & 
-- (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[12]~41\ & VCC))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[13]~43\ = CARRY((\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(13) & !\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(13),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[12]~41\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[13]~42_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[13]~43\);

-- Location: LCFF_X17_Y18_N7
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[13]~42_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(13));

-- Location: LCCOMB_X17_Y18_N28
\u0|character_lcd_0|Char_LCD_Init|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|Equal2~3_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(16) & (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(15) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(14) & 
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(16),
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(15),
	datac => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(14),
	datad => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(13),
	combout => \u0|character_lcd_0|Char_LCD_Init|Equal2~3_combout\);

-- Location: LCCOMB_X17_Y18_N22
\u0|character_lcd_0|Char_LCD_Init|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|Equal2~4_combout\ = (\u0|character_lcd_0|Char_LCD_Init|Equal2~0_combout\ & (\u0|character_lcd_0|Char_LCD_Init|Equal2~2_combout\ & (\u0|character_lcd_0|Char_LCD_Init|Equal2~1_combout\ & 
-- \u0|character_lcd_0|Char_LCD_Init|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|Equal2~0_combout\,
	datab => \u0|character_lcd_0|Char_LCD_Init|Equal2~2_combout\,
	datac => \u0|character_lcd_0|Char_LCD_Init|Equal2~1_combout\,
	datad => \u0|character_lcd_0|Char_LCD_Init|Equal2~3_combout\,
	combout => \u0|character_lcd_0|Char_LCD_Init|Equal2~4_combout\);

-- Location: LCCOMB_X17_Y18_N26
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~53_combout\ = (((\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52_combout\) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(17))) # 
-- (!\u0|character_lcd_0|Char_LCD_Init|Equal2~4_combout\)) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(18),
	datab => \u0|character_lcd_0|Char_LCD_Init|Equal2~4_combout\,
	datac => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(17),
	datad => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52_combout\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~53_combout\);

-- Location: LCFF_X17_Y19_N15
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[1]~18_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(1));

-- Location: LCCOMB_X17_Y19_N18
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[3]~22_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(3) & (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[2]~21\ $ (GND))) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(3) & 
-- (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[2]~21\ & VCC))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[3]~23\ = CARRY((\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(3) & !\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[2]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(3),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[2]~21\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[3]~22_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[3]~23\);

-- Location: LCFF_X17_Y19_N19
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[3]~22_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(3));

-- Location: LCCOMB_X17_Y19_N22
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[5]~26_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(5) & (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[4]~25\ $ (GND))) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(5) & 
-- (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[4]~25\ & VCC))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[5]~27\ = CARRY((\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(5) & !\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[4]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(5),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[4]~25\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[5]~26_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[5]~27\);

-- Location: LCFF_X17_Y19_N23
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[5]~26_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(5));

-- Location: LCCOMB_X17_Y19_N26
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[7]~30_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(7) & (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[6]~29\ $ (GND))) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(7) & 
-- (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[6]~29\ & VCC))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[7]~31\ = CARRY((\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(7) & !\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(7),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[6]~29\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[7]~30_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[7]~31\);

-- Location: LCFF_X17_Y19_N27
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[7]~30_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(7));

-- Location: LCCOMB_X17_Y19_N28
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[8]~32_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(8) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[7]~31\)) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(8) & 
-- ((\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[7]~31\) # (GND)))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[8]~33\ = CARRY((!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[7]~31\) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(8),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[7]~31\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[8]~32_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[8]~33\);

-- Location: LCFF_X17_Y19_N29
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[8]~32_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(8));

-- Location: LCCOMB_X17_Y19_N30
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[9]~34_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(9) & (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[8]~33\ $ (GND))) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(9) & 
-- (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[8]~33\ & VCC))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[9]~35\ = CARRY((\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(9) & !\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(9),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[8]~33\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[9]~34_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[9]~35\);

-- Location: LCFF_X17_Y19_N31
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[9]~34_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(9));

-- Location: LCCOMB_X17_Y18_N0
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[10]~36_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(10) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[9]~35\)) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(10) & 
-- ((\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[9]~35\) # (GND)))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[10]~37\ = CARRY((!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[9]~35\) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(10),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[9]~35\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[10]~36_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[10]~37\);

-- Location: LCFF_X17_Y18_N1
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[10]~36_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(10));

-- Location: LCCOMB_X17_Y18_N2
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[11]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[11]~38_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(11) & (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[10]~37\ $ (GND))) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(11) & 
-- (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[10]~37\ & VCC))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[11]~39\ = CARRY((\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(11) & !\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[10]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(11),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[10]~37\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[11]~38_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[11]~39\);

-- Location: LCFF_X17_Y18_N3
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[11]~38_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(11));

-- Location: LCCOMB_X17_Y18_N4
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[12]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[12]~40_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(12) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[11]~39\)) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(12) & 
-- ((\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[11]~39\) # (GND)))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[12]~41\ = CARRY((!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[11]~39\) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(12),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[11]~39\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[12]~40_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[12]~41\);

-- Location: LCFF_X17_Y18_N5
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[12]~40_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(12));

-- Location: LCCOMB_X17_Y18_N8
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[14]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[14]~44_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(14) & (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[13]~43\)) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(14) & 
-- ((\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[13]~43\) # (GND)))
-- \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[14]~45\ = CARRY((!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[13]~43\) # (!\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(14),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[13]~43\,
	combout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[14]~44_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[14]~45\);

-- Location: LCFF_X17_Y18_N9
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[14]~44_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(14));

-- Location: LCFF_X17_Y18_N15
\u0|character_lcd_0|Char_LCD_Init|waiting_to_send[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[17]~50_combout\,
	sclr => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~52_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send[15]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(17));

-- Location: LCCOMB_X17_Y18_N24
\u0|character_lcd_0|Char_LCD_Init|Equal2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|Equal2~5_combout\ = (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(18) & (\u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(17) & \u0|character_lcd_0|Char_LCD_Init|Equal2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(18),
	datac => \u0|character_lcd_0|Char_LCD_Init|waiting_to_send\(17),
	datad => \u0|character_lcd_0|Char_LCD_Init|Equal2~4_combout\,
	combout => \u0|character_lcd_0|Char_LCD_Init|Equal2~5_combout\);

-- Location: LCCOMB_X17_Y20_N14
\u0|character_lcd_0|Char_LCD_Init|Selector1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|Selector1~2_combout\ = (\u0|character_lcd_0|Char_LCD_Init|Selector1~1_combout\) # ((\u0|character_lcd_0|Char_LCD_Init|Selector1~0_combout\) # ((\u0|character_lcd_0|Char_LCD_Init|Selector2~0_combout\ & 
-- \u0|character_lcd_0|Char_LCD_Init|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|Selector2~0_combout\,
	datab => \u0|character_lcd_0|Char_LCD_Init|Selector1~1_combout\,
	datac => \u0|character_lcd_0|Char_LCD_Init|Selector1~0_combout\,
	datad => \u0|character_lcd_0|Char_LCD_Init|Equal2~5_combout\,
	combout => \u0|character_lcd_0|Char_LCD_Init|Selector1~2_combout\);

-- Location: LCFF_X17_Y20_N15
\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|Selector1~2_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND~regout\);

-- Location: LCCOMB_X18_Y20_N22
\u0|character_lcd_0|Char_LCD_Init|command_counter[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|command_counter[0]~4_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|transfer_complete~regout\ & (\u0|character_lcd_0|Char_LCD_Init|command_counter\(0) $ (VCC))) # 
-- (!\u0|character_lcd_0|Char_LCD_Comm|transfer_complete~regout\ & (\u0|character_lcd_0|Char_LCD_Init|command_counter\(0) & VCC))
-- \u0|character_lcd_0|Char_LCD_Init|command_counter[0]~5\ = CARRY((\u0|character_lcd_0|Char_LCD_Comm|transfer_complete~regout\ & \u0|character_lcd_0|Char_LCD_Init|command_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|transfer_complete~regout\,
	datab => \u0|character_lcd_0|Char_LCD_Init|command_counter\(0),
	datad => VCC,
	combout => \u0|character_lcd_0|Char_LCD_Init|command_counter[0]~4_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|command_counter[0]~5\);

-- Location: LCCOMB_X18_Y20_N0
\u0|character_lcd_0|Char_LCD_Init|command_counter[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|command_counter[3]~12_combout\ = (!\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND~regout\) # (!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datad => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Init|command_counter[3]~12_combout\);

-- Location: LCCOMB_X18_Y20_N2
\u0|character_lcd_0|Char_LCD_Init|command_counter[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|command_counter[3]~13_combout\ = ((\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE~regout\) # (\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND~regout\)) # 
-- (!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datab => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE~regout\,
	datad => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Init|command_counter[3]~13_combout\);

-- Location: LCFF_X18_Y20_N23
\u0|character_lcd_0|Char_LCD_Init|command_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|command_counter[0]~4_combout\,
	sdata => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	sload => \u0|character_lcd_0|Char_LCD_Init|command_counter[3]~12_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|command_counter[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|command_counter\(0));

-- Location: LCCOMB_X18_Y20_N24
\u0|character_lcd_0|Char_LCD_Init|command_counter[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|command_counter[1]~6_combout\ = (\u0|character_lcd_0|Char_LCD_Init|command_counter\(1) & (!\u0|character_lcd_0|Char_LCD_Init|command_counter[0]~5\)) # (!\u0|character_lcd_0|Char_LCD_Init|command_counter\(1) & 
-- ((\u0|character_lcd_0|Char_LCD_Init|command_counter[0]~5\) # (GND)))
-- \u0|character_lcd_0|Char_LCD_Init|command_counter[1]~7\ = CARRY((!\u0|character_lcd_0|Char_LCD_Init|command_counter[0]~5\) # (!\u0|character_lcd_0|Char_LCD_Init|command_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|command_counter\(1),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|command_counter[0]~5\,
	combout => \u0|character_lcd_0|Char_LCD_Init|command_counter[1]~6_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|command_counter[1]~7\);

-- Location: LCCOMB_X18_Y20_N26
\u0|character_lcd_0|Char_LCD_Init|command_counter[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|command_counter[2]~8_combout\ = (\u0|character_lcd_0|Char_LCD_Init|command_counter\(2) & (\u0|character_lcd_0|Char_LCD_Init|command_counter[1]~7\ $ (GND))) # (!\u0|character_lcd_0|Char_LCD_Init|command_counter\(2) & 
-- (!\u0|character_lcd_0|Char_LCD_Init|command_counter[1]~7\ & VCC))
-- \u0|character_lcd_0|Char_LCD_Init|command_counter[2]~9\ = CARRY((\u0|character_lcd_0|Char_LCD_Init|command_counter\(2) & !\u0|character_lcd_0|Char_LCD_Init|command_counter[1]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|command_counter\(2),
	datad => VCC,
	cin => \u0|character_lcd_0|Char_LCD_Init|command_counter[1]~7\,
	combout => \u0|character_lcd_0|Char_LCD_Init|command_counter[2]~8_combout\,
	cout => \u0|character_lcd_0|Char_LCD_Init|command_counter[2]~9\);

-- Location: LCFF_X18_Y20_N27
\u0|character_lcd_0|Char_LCD_Init|command_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|command_counter[2]~8_combout\,
	sdata => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	sload => \u0|character_lcd_0|Char_LCD_Init|command_counter[3]~12_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|command_counter[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|command_counter\(2));

-- Location: LCCOMB_X18_Y20_N28
\u0|character_lcd_0|Char_LCD_Init|command_counter[3]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|command_counter[3]~10_combout\ = \u0|character_lcd_0|Char_LCD_Init|command_counter[2]~9\ $ (\u0|character_lcd_0|Char_LCD_Init|command_counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|character_lcd_0|Char_LCD_Init|command_counter\(3),
	cin => \u0|character_lcd_0|Char_LCD_Init|command_counter[2]~9\,
	combout => \u0|character_lcd_0|Char_LCD_Init|command_counter[3]~10_combout\);

-- Location: LCFF_X18_Y20_N29
\u0|character_lcd_0|Char_LCD_Init|command_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|command_counter[3]~10_combout\,
	sdata => \~GND~combout\,
	sload => \u0|character_lcd_0|Char_LCD_Init|command_counter[3]~12_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|command_counter[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|command_counter\(3));

-- Location: LCCOMB_X19_Y20_N2
\u0|character_lcd_0|Char_LCD_Init|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|Equal0~0_combout\ = (!\u0|character_lcd_0|Char_LCD_Init|command_counter\(1) & (\u0|character_lcd_0|Char_LCD_Init|command_counter\(3) & (!\u0|character_lcd_0|Char_LCD_Init|command_counter\(0) & 
-- !\u0|character_lcd_0|Char_LCD_Init|command_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|command_counter\(1),
	datab => \u0|character_lcd_0|Char_LCD_Init|command_counter\(3),
	datac => \u0|character_lcd_0|Char_LCD_Init|command_counter\(0),
	datad => \u0|character_lcd_0|Char_LCD_Init|command_counter\(2),
	combout => \u0|character_lcd_0|Char_LCD_Init|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y20_N6
\u0|character_lcd_0|Char_LCD_Init|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|Selector2~0_combout\ = (\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE~regout\ & !\u0|character_lcd_0|Char_LCD_Init|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE~regout\,
	datad => \u0|character_lcd_0|Char_LCD_Init|Equal0~0_combout\,
	combout => \u0|character_lcd_0|Char_LCD_Init|Selector2~0_combout\);

-- Location: LCCOMB_X17_Y20_N26
\u0|character_lcd_0|Char_LCD_Init|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|Selector2~1_combout\ = (\u0|character_lcd_0|Char_LCD_Init|Equal2~5_combout\ & (\u0|character_lcd_0|Char_LCD_Comm|transfer_complete~regout\ & 
-- (\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND~regout\))) # (!\u0|character_lcd_0|Char_LCD_Init|Equal2~5_combout\ & ((\u0|character_lcd_0|Char_LCD_Init|Selector2~0_combout\) # 
-- ((\u0|character_lcd_0|Char_LCD_Comm|transfer_complete~regout\ & \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|Equal2~5_combout\,
	datab => \u0|character_lcd_0|Char_LCD_Comm|transfer_complete~regout\,
	datac => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND~regout\,
	datad => \u0|character_lcd_0|Char_LCD_Init|Selector2~0_combout\,
	combout => \u0|character_lcd_0|Char_LCD_Init|Selector2~1_combout\);

-- Location: LCFF_X17_Y20_N27
\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|Selector2~1_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE~regout\);

-- Location: LCCOMB_X17_Y20_N16
\u0|character_lcd_0|Char_LCD_Init|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|Selector3~0_combout\ = (\u0|character_lcd_0|initialize_lcd_display~regout\ & ((\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE~regout\) # 
-- ((\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE~regout\ & \u0|character_lcd_0|Char_LCD_Init|Equal0~0_combout\)))) # (!\u0|character_lcd_0|initialize_lcd_display~regout\ & 
-- (\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE~regout\ & ((\u0|character_lcd_0|Char_LCD_Init|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|initialize_lcd_display~regout\,
	datab => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE~regout\,
	datac => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE~regout\,
	datad => \u0|character_lcd_0|Char_LCD_Init|Equal0~0_combout\,
	combout => \u0|character_lcd_0|Char_LCD_Init|Selector3~0_combout\);

-- Location: LCFF_X17_Y20_N17
\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|Selector3~0_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE~regout\);

-- Location: LCCOMB_X18_Y19_N0
\u0|character_lcd_0|initialize_lcd_display~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|initialize_lcd_display~0_combout\ = (!\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE~regout\ & \u0|character_lcd_0|initialize_lcd_display~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE~regout\,
	datac => \u0|character_lcd_0|initialize_lcd_display~regout\,
	combout => \u0|character_lcd_0|initialize_lcd_display~0_combout\);

-- Location: LCFF_X18_Y19_N1
\u0|character_lcd_0|initialize_lcd_display\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|initialize_lcd_display~0_combout\,
	sdata => VCC,
	sload => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|initialize_lcd_display~regout\);

-- Location: LCCOMB_X17_Y20_N30
\u0|character_lcd_0_avalon_lcd_slave_translator|av_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator|av_begintransfer~0_combout\ = (!\u0|character_lcd_0|s_lcd_controller.LCD_STATE_0_IDLE~regout\ & !\u0|character_lcd_0|initialize_lcd_display~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_0_IDLE~regout\,
	datac => \u0|character_lcd_0|initialize_lcd_display~regout\,
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator|av_begintransfer~0_combout\);

-- Location: LCCOMB_X16_Y20_N30
\u0|character_lcd_0|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Selector2~0_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|transfer_complete~regout\ & ((\u0|character_lcd_0|s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY~regout\) # ((\u0|character_lcd_0|Char_LCD_Comm|data_out\(7) & 
-- \u0|character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|data_out\(7),
	datab => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY~regout\,
	datac => \u0|character_lcd_0|Char_LCD_Comm|transfer_complete~regout\,
	datad => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY~regout\,
	combout => \u0|character_lcd_0|Selector2~0_combout\);

-- Location: LCCOMB_X32_Y22_N26
\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ = (\u0|switch_s1_translator|waitrequest_reset_override~regout\ & (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\,
	combout => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X32_Y22_N24
\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & ((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout\)))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout\,
	combout => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCFF_X32_Y22_N25
\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X32_Y22_N18
\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ = ((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\)) # (!\u0|switch_s1_translator|waitrequest_reset_override~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\,
	combout => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\);

-- Location: LCCOMB_X25_Y19_N26
\u0|nios2_qsys_0|d_writedata[25]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|d_writedata[25]~1_combout\ = (\u0|nios2_qsys_0|Equal133~0_combout\ & ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))) # (!\u0|nios2_qsys_0|Equal133~0_combout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \u0|nios2_qsys_0|Equal133~0_combout\,
	combout => \u0|nios2_qsys_0|d_writedata[25]~1_combout\);

-- Location: LCCOMB_X30_Y17_N28
\u0|nios2_qsys_0|D_ctrl_ld~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_ld~4_combout\ = (\u0|nios2_qsys_0|D_iw\(1) & (\u0|nios2_qsys_0|D_iw\(0) & ((\u0|nios2_qsys_0|D_iw\(2)) # (!\u0|nios2_qsys_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(1),
	datab => \u0|nios2_qsys_0|D_iw\(0),
	datac => \u0|nios2_qsys_0|D_iw\(4),
	datad => \u0|nios2_qsys_0|D_iw\(2),
	combout => \u0|nios2_qsys_0|D_ctrl_ld~4_combout\);

-- Location: LCFF_X30_Y17_N29
\u0|nios2_qsys_0|R_ctrl_ld\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_ctrl_ld~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_ctrl_ld~regout\);

-- Location: LCCOMB_X24_Y14_N6
\u0|cmd_xbar_mux_002|packet_in_progress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|packet_in_progress~0_combout\ = !\u0|cmd_xbar_mux_002|update_grant~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cmd_xbar_mux_002|update_grant~0_combout\,
	combout => \u0|cmd_xbar_mux_002|packet_in_progress~0_combout\);

-- Location: LCFF_X24_Y14_N7
\u0|cmd_xbar_mux_002|packet_in_progress\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|packet_in_progress~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux_002|packet_in_progress~regout\);

-- Location: LCCOMB_X32_Y21_N14
\u0|nios2_qsys_0|F_iw[16]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[16]~61_combout\ = (\u0|sram_0|readdata\(0) & ((\u0|rsp_xbar_mux|src_payload~0_combout\) # ((\u0|rsp_xbar_mux|src_payload~1_combout\ & \u0|sdram_0|za_data\(0))))) # (!\u0|sram_0|readdata\(0) & (\u0|rsp_xbar_mux|src_payload~1_combout\ 
-- & (\u0|sdram_0|za_data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdata\(0),
	datab => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datac => \u0|sdram_0|za_data\(0),
	datad => \u0|rsp_xbar_mux|src_payload~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[16]~61_combout\);

-- Location: LCCOMB_X25_Y19_N24
\u0|nios2_qsys_0|E_st_data[16]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_st_data[16]~0_combout\ = (\u0|nios2_qsys_0|D_iw\(4) & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16))) # (!\u0|nios2_qsys_0|D_iw\(4) & 
-- ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datac => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \u0|nios2_qsys_0|D_iw\(4),
	combout => \u0|nios2_qsys_0|E_st_data[16]~0_combout\);

-- Location: LCFF_X25_Y19_N25
\u0|nios2_qsys_0|d_writedata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_st_data[16]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(16));

-- Location: LCCOMB_X30_Y16_N20
\u0|nios2_qsys_0_instruction_master_translator|uav_read\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_instruction_master_translator|uav_read~combout\ = (!\u0|nios2_qsys_0|i_read~regout\ & !\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|i_read~regout\,
	datad => \u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout\,
	combout => \u0|nios2_qsys_0_instruction_master_translator|uav_read~combout\);

-- Location: LCCOMB_X27_Y20_N2
\u0|cmd_xbar_mux_001|src_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_valid~0_combout\ = (!\u0|nios2_qsys_0|F_pc\(13) & (!\u0|nios2_qsys_0|F_pc\(12) & (\u0|addr_router|Equal2~1_combout\ & \u0|nios2_qsys_0_instruction_master_translator|uav_read~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(13),
	datab => \u0|nios2_qsys_0|F_pc\(12),
	datac => \u0|addr_router|Equal2~1_combout\,
	datad => \u0|nios2_qsys_0_instruction_master_translator|uav_read~combout\,
	combout => \u0|cmd_xbar_mux_001|src_valid~0_combout\);

-- Location: LCCOMB_X28_Y20_N10
\u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~3_combout\ = !\u0|cmd_xbar_mux_001|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~3_combout\);

-- Location: LCCOMB_X27_Y20_N14
\u0|cmd_xbar_mux_001|arb|grant[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|arb|grant[0]~1_combout\ = (\u0|cmd_xbar_mux_001|src_valid~0_combout\ & (((\u0|cmd_xbar_mux_001|arb|top_priority_reg\(1) & !\u0|cmd_xbar_demux_001|src1_valid~0_combout\)) # (!\u0|cmd_xbar_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datab => \u0|cmd_xbar_mux_001|src_valid~0_combout\,
	datac => \u0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datad => \u0|cmd_xbar_demux_001|src1_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_001|arb|grant[0]~1_combout\);

-- Location: LCFF_X27_Y20_N15
\u0|cmd_xbar_mux_001|saved_grant[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux_001|saved_grant\(0));

-- Location: LCCOMB_X27_Y20_N28
\u0|cmd_xbar_mux_001|update_grant~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|update_grant~0_combout\ = (\u0|switch_s1_translator|waitrequest_reset_override~regout\ & (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|cmd_xbar_mux_001|saved_grant\(1)) # 
-- (\u0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \u0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	datad => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|cmd_xbar_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X27_Y20_N16
\u0|cmd_xbar_mux_001|packet_in_progress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|packet_in_progress~0_combout\ = !\u0|cmd_xbar_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cmd_xbar_mux_001|update_grant~1_combout\,
	combout => \u0|cmd_xbar_mux_001|packet_in_progress~0_combout\);

-- Location: LCFF_X27_Y20_N17
\u0|cmd_xbar_mux_001|packet_in_progress\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_001|packet_in_progress~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux_001|packet_in_progress~regout\);

-- Location: LCCOMB_X27_Y20_N18
\u0|cmd_xbar_mux_001|update_grant~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|update_grant~1_combout\ = (\u0|cmd_xbar_mux_001|WideOr1~combout\ & (\u0|cmd_xbar_mux_001|update_grant~0_combout\)) # (!\u0|cmd_xbar_mux_001|WideOr1~combout\ & ((!\u0|cmd_xbar_mux_001|packet_in_progress~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_001|update_grant~0_combout\,
	datac => \u0|cmd_xbar_mux_001|packet_in_progress~regout\,
	datad => \u0|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \u0|cmd_xbar_mux_001|update_grant~1_combout\);

-- Location: LCCOMB_X29_Y22_N24
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]~feeder_combout\);

-- Location: LCCOMB_X29_Y15_N6
\u0|nios2_qsys_0|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal2~3_combout\ = (!\u0|nios2_qsys_0|D_iw\(1) & (!\u0|nios2_qsys_0|D_iw\(4) & (!\u0|nios2_qsys_0|D_iw\(0) & !\u0|nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(1),
	datab => \u0|nios2_qsys_0|D_iw\(4),
	datac => \u0|nios2_qsys_0|D_iw\(0),
	datad => \u0|nios2_qsys_0|D_iw\(3),
	combout => \u0|nios2_qsys_0|Equal2~3_combout\);

-- Location: LCCOMB_X29_Y15_N16
\u0|nios2_qsys_0|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal2~4_combout\ = (!\u0|nios2_qsys_0|D_iw\(1) & (\u0|nios2_qsys_0|D_iw\(4) & (!\u0|nios2_qsys_0|D_iw\(0) & \u0|nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(1),
	datab => \u0|nios2_qsys_0|D_iw\(4),
	datac => \u0|nios2_qsys_0|D_iw\(0),
	datad => \u0|nios2_qsys_0|D_iw\(3),
	combout => \u0|nios2_qsys_0|Equal2~4_combout\);

-- Location: LCCOMB_X32_Y15_N18
\u0|width_adapter_001|data_reg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|data_reg~8_combout\ = (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\u0|sdram_0|za_data\(5)) # (\u0|width_adapter_001|data_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|za_data\(5),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datac => \u0|width_adapter_001|data_reg\(5),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_001|data_reg~8_combout\);

-- Location: LCFF_X32_Y15_N19
\u0|width_adapter_001|data_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_001|data_reg~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|data_reg\(5));

-- Location: LCCOMB_X32_Y15_N28
\u0|width_adapter_001|out_data[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|out_data\(5) = (\u0|width_adapter_001|data_reg\(5)) # ((\u0|sdram_0|za_data\(5) & !\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|za_data\(5),
	datab => \u0|width_adapter_001|data_reg\(5),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_001|out_data\(5));

-- Location: LCCOMB_X33_Y19_N18
\u0|nios2_qsys_0|F_iw[5]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[5]~56_combout\ = (\u0|width_adapter_003|out_data\(5) & ((\u0|rsp_xbar_demux_003|src0_valid~0_combout\) # ((\u0|width_adapter_001|out_data\(5) & \u0|rsp_xbar_demux_002|src0_valid~0_combout\)))) # (!\u0|width_adapter_003|out_data\(5) & 
-- (\u0|width_adapter_001|out_data\(5) & (\u0|rsp_xbar_demux_002|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_003|out_data\(5),
	datab => \u0|width_adapter_001|out_data\(5),
	datac => \u0|rsp_xbar_demux_002|src0_valid~0_combout\,
	datad => \u0|rsp_xbar_demux_003|src0_valid~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[5]~56_combout\);

-- Location: LCFF_X27_Y21_N11
\u0|nios2_qsys_0|d_writedata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(5));

-- Location: LCCOMB_X27_Y21_N24
\u0|cmd_xbar_mux_001|src_payload~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~13_combout\ = (\u0|cmd_xbar_mux_001|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u0|nios2_qsys_0|d_writedata\(5),
	combout => \u0|cmd_xbar_mux_001|src_payload~13_combout\);

-- Location: LCCOMB_X21_Y18_N10
\u0|nios2_qsys_0|F_pc_plus_one[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_plus_one[0]~0_combout\ = \u0|nios2_qsys_0|F_pc\(0) $ (VCC)
-- \u0|nios2_qsys_0|F_pc_plus_one[0]~1\ = CARRY(\u0|nios2_qsys_0|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_pc\(0),
	datad => VCC,
	combout => \u0|nios2_qsys_0|F_pc_plus_one[0]~0_combout\,
	cout => \u0|nios2_qsys_0|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X32_Y15_N6
\u0|width_adapter_001|data_reg~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|data_reg~10_combout\ = (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\u0|sdram_0|za_data\(15)) # (\u0|width_adapter_001|data_reg\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|za_data\(15),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datac => \u0|width_adapter_001|data_reg\(15),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_001|data_reg~10_combout\);

-- Location: LCFF_X32_Y15_N7
\u0|width_adapter_001|data_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_001|data_reg~10_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|data_reg\(15));

-- Location: LCCOMB_X34_Y20_N2
\u0|width_adapter_001|out_data[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|out_data\(15) = (\u0|width_adapter_001|data_reg\(15)) # ((!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sdram_0|za_data\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sdram_0|za_data\(15),
	datad => \u0|width_adapter_001|data_reg\(15),
	combout => \u0|width_adapter_001|out_data\(15));

-- Location: LCCOMB_X34_Y20_N4
\u0|nios2_qsys_0|F_iw[15]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[15]~63_combout\ = (\u0|width_adapter_003|out_data\(15) & ((\u0|rsp_xbar_demux_003|src0_valid~0_combout\) # ((\u0|rsp_xbar_demux_002|src0_valid~0_combout\ & \u0|width_adapter_001|out_data\(15))))) # 
-- (!\u0|width_adapter_003|out_data\(15) & (((\u0|rsp_xbar_demux_002|src0_valid~0_combout\ & \u0|width_adapter_001|out_data\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_003|out_data\(15),
	datab => \u0|rsp_xbar_demux_003|src0_valid~0_combout\,
	datac => \u0|rsp_xbar_demux_002|src0_valid~0_combout\,
	datad => \u0|width_adapter_001|out_data\(15),
	combout => \u0|nios2_qsys_0|F_iw[15]~63_combout\);

-- Location: LCCOMB_X25_Y21_N12
\u0|cmd_xbar_mux|src_data[46]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(46) = (\u0|nios2_qsys_0|F_pc\(8) & (!\u0|cmd_xbar_mux|saved_grant\(0) & ((!\u0|nios2_qsys_0|W_alu_result\(10)) # (!\u0|cmd_xbar_mux|saved_grant\(1))))) # (!\u0|nios2_qsys_0|F_pc\(8) & (((!\u0|nios2_qsys_0|W_alu_result\(10))) # 
-- (!\u0|cmd_xbar_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(8),
	datab => \u0|cmd_xbar_mux|saved_grant\(1),
	datac => \u0|nios2_qsys_0|W_alu_result\(10),
	datad => \u0|cmd_xbar_mux|saved_grant\(0),
	combout => \u0|cmd_xbar_mux|src_data\(46));

-- Location: LCCOMB_X27_Y22_N0
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[15]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[15]~14_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15),
	datac => \u0|cmd_xbar_mux|src_data\(46),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[15]~14_combout\);

-- Location: LCFF_X27_Y22_N1
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[15]~14_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X32_Y22_N12
\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~1_combout\ = (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|switch_s1_translator|waitrequest_reset_override~regout\ & 
-- (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\,
	combout => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~1_combout\);

-- Location: LCFF_X32_Y22_N13
\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X34_Y20_N10
\u0|nios2_qsys_0|F_iw[15]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[15]~114_combout\ = ((!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15) & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))) # (!\u0|nios2_qsys_0|D_iw[17]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15),
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_qsys_0|F_iw[15]~114_combout\);

-- Location: LCCOMB_X34_Y20_N16
\u0|nios2_qsys_0|F_iw[15]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[15]~64_combout\ = (\u0|nios2_qsys_0|F_iw[15]~63_combout\) # ((\u0|nios2_qsys_0|F_iw[15]~114_combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) & \u0|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15),
	datab => \u0|nios2_qsys_0|F_iw[15]~63_combout\,
	datac => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \u0|nios2_qsys_0|F_iw[15]~114_combout\,
	combout => \u0|nios2_qsys_0|F_iw[15]~64_combout\);

-- Location: LCFF_X34_Y20_N17
\u0|nios2_qsys_0|D_iw[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[15]~64_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(15));

-- Location: LCCOMB_X27_Y16_N28
\u0|nios2_qsys_0|D_logic_op_raw[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_logic_op_raw[1]~1_combout\ = (\u0|nios2_qsys_0|Equal2~5_combout\ & ((\u0|nios2_qsys_0|D_iw\(15)))) # (!\u0|nios2_qsys_0|Equal2~5_combout\ & (\u0|nios2_qsys_0|D_iw\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal2~5_combout\,
	datab => \u0|nios2_qsys_0|D_iw\(4),
	datad => \u0|nios2_qsys_0|D_iw\(15),
	combout => \u0|nios2_qsys_0|D_logic_op_raw[1]~1_combout\);

-- Location: LCFF_X27_Y16_N29
\u0|nios2_qsys_0|R_compare_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_logic_op_raw[1]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_compare_op\(1));

-- Location: LCCOMB_X29_Y15_N24
\u0|nios2_qsys_0|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal2~0_combout\ = (\u0|nios2_qsys_0|D_iw\(1) & (\u0|nios2_qsys_0|D_iw\(4) & (!\u0|nios2_qsys_0|D_iw\(0) & \u0|nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(1),
	datab => \u0|nios2_qsys_0|D_iw\(4),
	datac => \u0|nios2_qsys_0|D_iw\(0),
	datad => \u0|nios2_qsys_0|D_iw\(3),
	combout => \u0|nios2_qsys_0|Equal2~0_combout\);

-- Location: LCCOMB_X28_Y15_N18
\u0|nios2_qsys_0|D_ctrl_retaddr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_retaddr~0_combout\ = (\u0|nios2_qsys_0|D_iw\(13) & (\u0|nios2_qsys_0|Equal2~0_combout\ & (!\u0|nios2_qsys_0|D_iw\(2) & \u0|nios2_qsys_0|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(13),
	datab => \u0|nios2_qsys_0|Equal2~0_combout\,
	datac => \u0|nios2_qsys_0|D_iw\(2),
	datad => \u0|nios2_qsys_0|D_iw\(5),
	combout => \u0|nios2_qsys_0|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X28_Y18_N8
\u0|nios2_qsys_0|D_ctrl_retaddr~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_retaddr~2_combout\ = (\u0|nios2_qsys_0|D_ctrl_retaddr~1_combout\ & (\u0|nios2_qsys_0|D_ctrl_retaddr~0_combout\ & \u0|nios2_qsys_0|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_ctrl_retaddr~1_combout\,
	datac => \u0|nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(16),
	combout => \u0|nios2_qsys_0|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X28_Y19_N24
\u0|nios2_qsys_0|D_ctrl_exception~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_exception~4_combout\ = (\u0|nios2_qsys_0|D_ctrl_exception~3_combout\ & (((!\u0|nios2_qsys_0|D_iw\(5)) # (!\u0|nios2_qsys_0|Equal2~3_combout\)) # (!\u0|nios2_qsys_0|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_ctrl_exception~3_combout\,
	datab => \u0|nios2_qsys_0|D_iw\(2),
	datac => \u0|nios2_qsys_0|Equal2~3_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(5),
	combout => \u0|nios2_qsys_0|D_ctrl_exception~4_combout\);

-- Location: LCCOMB_X27_Y18_N0
\u0|nios2_qsys_0|D_ctrl_retaddr~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_retaddr~5_combout\ = ((\u0|nios2_qsys_0|D_ctrl_retaddr~2_combout\) # (!\u0|nios2_qsys_0|D_ctrl_exception~4_combout\)) # (!\u0|nios2_qsys_0|D_ctrl_retaddr~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_ctrl_retaddr~4_combout\,
	datab => \u0|nios2_qsys_0|D_ctrl_retaddr~2_combout\,
	datac => \u0|nios2_qsys_0|D_ctrl_exception~4_combout\,
	combout => \u0|nios2_qsys_0|D_ctrl_retaddr~5_combout\);

-- Location: LCFF_X27_Y18_N1
\u0|nios2_qsys_0|R_ctrl_retaddr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_ctrl_retaddr~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_ctrl_retaddr~regout\);

-- Location: LCCOMB_X27_Y18_N24
\u0|nios2_qsys_0|D_ctrl_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_st~0_combout\ = (\u0|nios2_qsys_0|D_iw\(0) & (\u0|nios2_qsys_0|D_iw\(2) & !\u0|nios2_qsys_0|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(0),
	datac => \u0|nios2_qsys_0|D_iw\(2),
	datad => \u0|nios2_qsys_0|D_iw\(1),
	combout => \u0|nios2_qsys_0|D_ctrl_st~0_combout\);

-- Location: LCFF_X27_Y18_N25
\u0|nios2_qsys_0|R_ctrl_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_ctrl_st~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_ctrl_st~regout\);

-- Location: LCCOMB_X27_Y18_N18
\u0|nios2_qsys_0|d_write_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|d_write_nxt~0_combout\ = (\u0|nios2_qsys_0|E_new_inst~regout\ & \u0|nios2_qsys_0|R_ctrl_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|E_new_inst~regout\,
	datac => \u0|nios2_qsys_0|R_ctrl_st~regout\,
	combout => \u0|nios2_qsys_0|d_write_nxt~0_combout\);

-- Location: LCCOMB_X30_Y19_N14
\u0|nios2_qsys_0|E_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_valid~0_combout\ = (\u0|nios2_qsys_0|R_valid~regout\) # ((\u0|nios2_qsys_0|d_write_nxt~0_combout\) # ((\u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout\,
	datab => \u0|nios2_qsys_0|R_valid~regout\,
	datac => \u0|nios2_qsys_0|d_write_nxt~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\,
	combout => \u0|nios2_qsys_0|E_valid~0_combout\);

-- Location: LCCOMB_X30_Y19_N2
\u0|nios2_qsys_0|E_valid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_valid~1_combout\ = (\u0|nios2_qsys_0|E_stall~4_combout\) # ((\u0|nios2_qsys_0|E_valid~0_combout\) # ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\ & 
-- \u0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_stall~4_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\,
	datac => \u0|nios2_qsys_0|E_valid~0_combout\,
	datad => \u0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\,
	combout => \u0|nios2_qsys_0|E_valid~1_combout\);

-- Location: LCFF_X30_Y19_N3
\u0|nios2_qsys_0|E_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_valid~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_valid~regout\);

-- Location: LCCOMB_X27_Y18_N10
\u0|nios2_qsys_0|R_src1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src1~19_combout\ = (\u0|nios2_qsys_0|R_ctrl_br~regout\ & ((\u0|nios2_qsys_0|E_valid~regout\) # ((\u0|nios2_qsys_0|R_ctrl_retaddr~regout\ & \u0|nios2_qsys_0|R_valid~regout\)))) # (!\u0|nios2_qsys_0|R_ctrl_br~regout\ & 
-- (\u0|nios2_qsys_0|R_ctrl_retaddr~regout\ & (\u0|nios2_qsys_0|R_valid~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_br~regout\,
	datab => \u0|nios2_qsys_0|R_ctrl_retaddr~regout\,
	datac => \u0|nios2_qsys_0|R_valid~regout\,
	datad => \u0|nios2_qsys_0|E_valid~regout\,
	combout => \u0|nios2_qsys_0|R_src1~19_combout\);

-- Location: LCCOMB_X27_Y18_N12
\u0|nios2_qsys_0|R_src1[30]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src1[30]~27_combout\ = (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30) & (!\u0|nios2_qsys_0|R_src1~19_combout\ & ((!\u0|nios2_qsys_0|E_valid~regout\) # 
-- (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	datab => \u0|nios2_qsys_0|R_src1~19_combout\,
	datac => \u0|nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	datad => \u0|nios2_qsys_0|E_valid~regout\,
	combout => \u0|nios2_qsys_0|R_src1[30]~27_combout\);

-- Location: LCFF_X27_Y18_N13
\u0|nios2_qsys_0|E_src1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src1[30]~27_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(30));

-- Location: LCCOMB_X28_Y19_N0
\u0|nios2_qsys_0|R_ctrl_br_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout\ = (!\u0|nios2_qsys_0|D_iw\(0) & (\u0|nios2_qsys_0|D_iw\(1) & \u0|nios2_qsys_0|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(0),
	datac => \u0|nios2_qsys_0|D_iw\(1),
	datad => \u0|nios2_qsys_0|D_iw\(2),
	combout => \u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout\);

-- Location: LCFF_X32_Y20_N5
\u0|sram_0|readdata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \SRAM_DQ[12]~12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|readdata\(12));

-- Location: LCCOMB_X32_Y20_N26
\u0|width_adapter_003|data_reg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|data_reg~7_combout\ = (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\u0|sram_0|readdata\(12)) # (\u0|width_adapter_003|data_reg\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datab => \u0|sram_0|readdata\(12),
	datac => \u0|width_adapter_003|data_reg\(12),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_003|data_reg~7_combout\);

-- Location: LCFF_X32_Y20_N27
\u0|width_adapter_003|data_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_003|data_reg~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_003|data_reg\(12));

-- Location: LCCOMB_X32_Y20_N4
\u0|width_adapter_003|out_data[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|out_data\(12) = (\u0|width_adapter_003|data_reg\(12)) # ((!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sram_0|readdata\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sram_0|readdata\(12),
	datad => \u0|width_adapter_003|data_reg\(12),
	combout => \u0|width_adapter_003|out_data\(12));

-- Location: LCCOMB_X32_Y15_N22
\u0|width_adapter_001|data_reg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|data_reg~7_combout\ = (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & 
-- ((\u0|width_adapter_001|data_reg\(12)) # (\u0|sdram_0|za_data\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datac => \u0|width_adapter_001|data_reg\(12),
	datad => \u0|sdram_0|za_data\(12),
	combout => \u0|width_adapter_001|data_reg~7_combout\);

-- Location: LCFF_X32_Y15_N23
\u0|width_adapter_001|data_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_001|data_reg~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|data_reg\(12));

-- Location: LCCOMB_X32_Y15_N16
\u0|width_adapter_001|out_data[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|out_data\(12) = (\u0|width_adapter_001|data_reg\(12)) # ((!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sdram_0|za_data\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \u0|sdram_0|za_data\(12),
	datad => \u0|width_adapter_001|data_reg\(12),
	combout => \u0|width_adapter_001|out_data\(12));

-- Location: LCCOMB_X33_Y19_N8
\u0|nios2_qsys_0|F_iw[12]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[12]~54_combout\ = (\u0|rsp_xbar_demux_002|src0_valid~0_combout\ & ((\u0|width_adapter_001|out_data\(12)) # ((\u0|width_adapter_003|out_data\(12) & \u0|rsp_xbar_demux_003|src0_valid~0_combout\)))) # 
-- (!\u0|rsp_xbar_demux_002|src0_valid~0_combout\ & (\u0|width_adapter_003|out_data\(12) & ((\u0|rsp_xbar_demux_003|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_002|src0_valid~0_combout\,
	datab => \u0|width_adapter_003|out_data\(12),
	datac => \u0|width_adapter_001|out_data\(12),
	datad => \u0|rsp_xbar_demux_003|src0_valid~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[12]~54_combout\);

-- Location: LCCOMB_X22_Y21_N24
\u0|cmd_xbar_mux|src_payload~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~22_combout\ = (\u0|cmd_xbar_mux|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(8),
	combout => \u0|cmd_xbar_mux|src_payload~22_combout\);

-- Location: LCCOMB_X23_Y21_N0
\u0|cmd_xbar_mux|src_data[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(38) = (\u0|nios2_qsys_0|W_alu_result\(2) & ((\u0|cmd_xbar_mux|saved_grant\(1)) # ((\u0|nios2_qsys_0|F_pc\(0) & \u0|cmd_xbar_mux|saved_grant\(0))))) # (!\u0|nios2_qsys_0|W_alu_result\(2) & (\u0|nios2_qsys_0|F_pc\(0) & 
-- ((\u0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(2),
	datab => \u0|nios2_qsys_0|F_pc\(0),
	datac => \u0|cmd_xbar_mux|saved_grant\(1),
	datad => \u0|cmd_xbar_mux|saved_grant\(0),
	combout => \u0|cmd_xbar_mux|src_data\(38));

-- Location: LCCOMB_X28_Y15_N0
\u0|nios2_qsys_0|D_logic_op[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_logic_op[1]~0_combout\ = (\u0|nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\) # ((\u0|nios2_qsys_0|Equal2~5_combout\ & ((\u0|nios2_qsys_0|D_iw\(15)))) # (!\u0|nios2_qsys_0|Equal2~5_combout\ & (\u0|nios2_qsys_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal2~5_combout\,
	datab => \u0|nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\,
	datac => \u0|nios2_qsys_0|D_iw\(4),
	datad => \u0|nios2_qsys_0|D_iw\(15),
	combout => \u0|nios2_qsys_0|D_logic_op[1]~0_combout\);

-- Location: LCFF_X28_Y15_N1
\u0|nios2_qsys_0|R_logic_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_logic_op[1]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_logic_op\(1));

-- Location: LCFF_X32_Y18_N15
\u0|sram_0|readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \SRAM_DQ[9]~9\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|readdata\(9));

-- Location: LCCOMB_X32_Y18_N2
\u0|width_adapter_003|data_reg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|data_reg~12_combout\ = (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\u0|sram_0|readdata\(9)) # (\u0|width_adapter_003|data_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datab => \u0|sram_0|readdata\(9),
	datac => \u0|width_adapter_003|data_reg\(9),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_003|data_reg~12_combout\);

-- Location: LCFF_X32_Y18_N3
\u0|width_adapter_003|data_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_003|data_reg~12_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_003|data_reg\(9));

-- Location: LCCOMB_X32_Y18_N28
\u0|width_adapter_003|out_data[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|out_data\(9) = (\u0|width_adapter_003|data_reg\(9)) # ((!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sram_0|readdata\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sram_0|readdata\(9),
	datad => \u0|width_adapter_003|data_reg\(9),
	combout => \u0|width_adapter_003|out_data\(9));

-- Location: LCCOMB_X33_Y18_N28
\u0|nios2_qsys_0|F_iw[9]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[9]~77_combout\ = (\u0|width_adapter_001|out_data\(9) & ((\u0|rsp_xbar_demux_002|src0_valid~0_combout\) # ((\u0|rsp_xbar_demux_003|src0_valid~0_combout\ & \u0|width_adapter_003|out_data\(9))))) # (!\u0|width_adapter_001|out_data\(9) & 
-- (((\u0|rsp_xbar_demux_003|src0_valid~0_combout\ & \u0|width_adapter_003|out_data\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_001|out_data\(9),
	datab => \u0|rsp_xbar_demux_002|src0_valid~0_combout\,
	datac => \u0|rsp_xbar_demux_003|src0_valid~0_combout\,
	datad => \u0|width_adapter_003|out_data\(9),
	combout => \u0|nios2_qsys_0|F_iw[9]~77_combout\);

-- Location: LCCOMB_X23_Y21_N12
\u0|cmd_xbar_mux|src_data[40]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(40) = (\u0|nios2_qsys_0|W_alu_result\(4) & ((\u0|cmd_xbar_mux|saved_grant\(1)) # ((\u0|nios2_qsys_0|F_pc\(2) & \u0|cmd_xbar_mux|saved_grant\(0))))) # (!\u0|nios2_qsys_0|W_alu_result\(4) & (\u0|nios2_qsys_0|F_pc\(2) & 
-- ((\u0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(4),
	datab => \u0|nios2_qsys_0|F_pc\(2),
	datac => \u0|cmd_xbar_mux|saved_grant\(1),
	datad => \u0|cmd_xbar_mux|saved_grant\(0),
	combout => \u0|cmd_xbar_mux|src_data\(40));

-- Location: LCCOMB_X32_Y20_N22
\u0|width_adapter_003|data_reg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|data_reg~11_combout\ = (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\u0|sram_0|readdata\(10)) # (\u0|width_adapter_003|data_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdata\(10),
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datac => \u0|width_adapter_003|data_reg\(10),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_003|data_reg~11_combout\);

-- Location: LCFF_X32_Y20_N23
\u0|width_adapter_003|data_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_003|data_reg~11_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_003|data_reg\(10));

-- Location: LCCOMB_X29_Y20_N20
\u0|width_adapter_003|out_data[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|out_data\(10) = (\u0|width_adapter_003|data_reg\(10)) # ((\u0|sram_0|readdata\(10) & !\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdata\(10),
	datab => \u0|width_adapter_003|data_reg\(10),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_003|out_data\(10));

-- Location: LCCOMB_X32_Y15_N24
\u0|width_adapter_001|data_reg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|data_reg~11_combout\ = (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\u0|sdram_0|za_data\(10)) # (\u0|width_adapter_001|data_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|za_data\(10),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datac => \u0|width_adapter_001|data_reg\(10),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_001|data_reg~11_combout\);

-- Location: LCFF_X32_Y15_N25
\u0|width_adapter_001|data_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_001|data_reg~11_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|data_reg\(10));

-- Location: LCCOMB_X32_Y15_N2
\u0|width_adapter_001|out_data[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|out_data\(10) = (\u0|width_adapter_001|data_reg\(10)) # ((!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sdram_0|za_data\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \u0|sdram_0|za_data\(10),
	datac => \u0|width_adapter_001|data_reg\(10),
	combout => \u0|width_adapter_001|out_data\(10));

-- Location: LCCOMB_X31_Y19_N0
\u0|nios2_qsys_0|F_iw[10]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[10]~74_combout\ = (\u0|rsp_xbar_demux_002|src0_valid~0_combout\ & ((\u0|width_adapter_001|out_data\(10)) # ((\u0|width_adapter_003|out_data\(10) & \u0|rsp_xbar_demux_003|src0_valid~0_combout\)))) # 
-- (!\u0|rsp_xbar_demux_002|src0_valid~0_combout\ & (\u0|width_adapter_003|out_data\(10) & ((\u0|rsp_xbar_demux_003|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_002|src0_valid~0_combout\,
	datab => \u0|width_adapter_003|out_data\(10),
	datac => \u0|width_adapter_001|out_data\(10),
	datad => \u0|rsp_xbar_demux_003|src0_valid~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[10]~74_combout\);

-- Location: LCCOMB_X31_Y19_N10
\u0|nios2_qsys_0|F_iw[10]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[10]~75_combout\ = (\u0|nios2_qsys_0|D_iw[17]~0_combout\ & ((\u0|nios2_qsys_0|F_iw[10]~73_combout\) # (\u0|nios2_qsys_0|F_iw[10]~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_iw[10]~73_combout\,
	datac => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datad => \u0|nios2_qsys_0|F_iw[10]~74_combout\,
	combout => \u0|nios2_qsys_0|F_iw[10]~75_combout\);

-- Location: LCFF_X31_Y19_N11
\u0|nios2_qsys_0|D_iw[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[10]~75_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(10));

-- Location: LCCOMB_X28_Y18_N0
\u0|nios2_qsys_0|E_src1[6]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src1[6]~18_combout\ = (\u0|nios2_qsys_0|R_src1~18_combout\ & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6))) # (!\u0|nios2_qsys_0|R_src1~18_combout\ & ((\u0|nios2_qsys_0|D_iw\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	datab => \u0|nios2_qsys_0|R_src1~18_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(10),
	combout => \u0|nios2_qsys_0|E_src1[6]~18_combout\);

-- Location: LCCOMB_X28_Y17_N0
\u0|nios2_qsys_0|D_ctrl_exception~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_exception~5_combout\ = (!\u0|nios2_qsys_0|D_iw\(14)) # (!\u0|nios2_qsys_0|D_ctrl_break~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|D_ctrl_break~0_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(14),
	combout => \u0|nios2_qsys_0|D_ctrl_exception~5_combout\);

-- Location: LCCOMB_X28_Y18_N24
\u0|nios2_qsys_0|D_ctrl_exception~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_exception~0_combout\ = (\u0|nios2_qsys_0|D_iw\(13) & (((\u0|nios2_qsys_0|D_iw\(11) & !\u0|nios2_qsys_0|D_iw\(14))) # (!\u0|nios2_qsys_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(12),
	datab => \u0|nios2_qsys_0|D_iw\(11),
	datac => \u0|nios2_qsys_0|D_iw\(13),
	datad => \u0|nios2_qsys_0|D_iw\(14),
	combout => \u0|nios2_qsys_0|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X28_Y18_N28
\u0|nios2_qsys_0|D_ctrl_exception\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_exception~combout\ = (((\u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\ & \u0|nios2_qsys_0|D_ctrl_exception~0_combout\)) # (!\u0|nios2_qsys_0|D_ctrl_exception~4_combout\)) # (!\u0|nios2_qsys_0|D_ctrl_exception~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datab => \u0|nios2_qsys_0|D_ctrl_exception~5_combout\,
	datac => \u0|nios2_qsys_0|D_ctrl_exception~0_combout\,
	datad => \u0|nios2_qsys_0|D_ctrl_exception~4_combout\,
	combout => \u0|nios2_qsys_0|D_ctrl_exception~combout\);

-- Location: LCFF_X28_Y18_N29
\u0|nios2_qsys_0|R_ctrl_exception\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_ctrl_exception~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_ctrl_exception~regout\);

-- Location: LCCOMB_X24_Y18_N30
\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\ = (\u0|nios2_qsys_0|R_ctrl_break~regout\) # (\u0|nios2_qsys_0|R_ctrl_exception~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|R_ctrl_break~regout\,
	datad => \u0|nios2_qsys_0|R_ctrl_exception~regout\,
	combout => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X24_Y18_N8
\u0|nios2_qsys_0|F_pc_sel_nxt.10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ = (\u0|nios2_qsys_0|F_pc_no_crst_nxt[0]~0_combout\) # ((\u0|nios2_qsys_0|R_ctrl_break~regout\) # (\u0|nios2_qsys_0|R_ctrl_exception~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc_no_crst_nxt[0]~0_combout\,
	datab => \u0|nios2_qsys_0|R_ctrl_break~regout\,
	datad => \u0|nios2_qsys_0|R_ctrl_exception~regout\,
	combout => \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\);

-- Location: LCCOMB_X22_Y18_N0
\u0|nios2_qsys_0|E_shift_rot_cnt[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_cnt[0]~5_combout\ = \u0|nios2_qsys_0|E_shift_rot_cnt\(0) $ (VCC)
-- \u0|nios2_qsys_0|E_shift_rot_cnt[0]~6\ = CARRY(\u0|nios2_qsys_0|E_shift_rot_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \u0|nios2_qsys_0|E_shift_rot_cnt[0]~5_combout\,
	cout => \u0|nios2_qsys_0|E_shift_rot_cnt[0]~6\);

-- Location: LCCOMB_X32_Y20_N20
\u0|width_adapter_003|data_reg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|data_reg~15_combout\ = (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\u0|sram_0|readdata\(6)) # (\u0|width_adapter_003|data_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdata\(6),
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datac => \u0|width_adapter_003|data_reg\(6),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_003|data_reg~15_combout\);

-- Location: LCFF_X32_Y20_N21
\u0|width_adapter_003|data_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_003|data_reg~15_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_003|data_reg\(6));

-- Location: LCCOMB_X31_Y17_N20
\u0|width_adapter_003|out_data[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|out_data\(6) = (\u0|width_adapter_003|data_reg\(6)) # ((\u0|sram_0|readdata\(6) & !\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sram_0|readdata\(6),
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \u0|width_adapter_003|data_reg\(6),
	combout => \u0|width_adapter_003|out_data\(6));

-- Location: LCCOMB_X31_Y17_N30
\u0|nios2_qsys_0|F_iw[6]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[6]~86_combout\ = (\u0|width_adapter_001|out_data\(6) & ((\u0|rsp_xbar_demux_002|src0_valid~0_combout\) # ((\u0|width_adapter_003|out_data\(6) & \u0|rsp_xbar_demux_003|src0_valid~0_combout\)))) # (!\u0|width_adapter_001|out_data\(6) & 
-- (((\u0|width_adapter_003|out_data\(6) & \u0|rsp_xbar_demux_003|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_001|out_data\(6),
	datab => \u0|rsp_xbar_demux_002|src0_valid~0_combout\,
	datac => \u0|width_adapter_003|out_data\(6),
	datad => \u0|rsp_xbar_demux_003|src0_valid~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[6]~86_combout\);

-- Location: LCCOMB_X30_Y22_N30
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\ & (\u0|nios2_qsys_0|d_writedata\(3) & (\u0|cmd_xbar_mux|saved_grant\(1)))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(3),
	datab => \u0|cmd_xbar_mux|saved_grant\(1),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: LCFF_X30_Y22_N31
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout\);

-- Location: LCCOMB_X30_Y22_N16
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]~0_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout\,
	combout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]~0_combout\);

-- Location: LCCOMB_X30_Y22_N8
\u0|cmd_xbar_mux|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~0_combout\ = (\u0|nios2_qsys_0|d_writedata\(0) & \u0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(0),
	datad => \u0|cmd_xbar_mux|saved_grant\(1),
	combout => \u0|cmd_xbar_mux|src_payload~0_combout\);

-- Location: LCCOMB_X28_Y18_N22
\u0|nios2_qsys_0|E_src1[7]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src1[7]~17_combout\ = (\u0|nios2_qsys_0|R_src1~18_combout\ & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7))) # (!\u0|nios2_qsys_0|R_src1~18_combout\ & ((\u0|nios2_qsys_0|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datab => \u0|nios2_qsys_0|R_src1~18_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(11),
	combout => \u0|nios2_qsys_0|E_src1[7]~17_combout\);

-- Location: LCFF_X21_Y18_N5
\u0|nios2_qsys_0|F_pc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_pc[5]~3_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[5]~10_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|F_pc\(5));

-- Location: LCCOMB_X21_Y18_N16
\u0|nios2_qsys_0|F_pc_plus_one[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_plus_one[3]~6_combout\ = (\u0|nios2_qsys_0|F_pc\(3) & (!\u0|nios2_qsys_0|F_pc_plus_one[2]~5\)) # (!\u0|nios2_qsys_0|F_pc\(3) & ((\u0|nios2_qsys_0|F_pc_plus_one[2]~5\) # (GND)))
-- \u0|nios2_qsys_0|F_pc_plus_one[3]~7\ = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[2]~5\) # (!\u0|nios2_qsys_0|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_pc\(3),
	datad => VCC,
	cin => \u0|nios2_qsys_0|F_pc_plus_one[2]~5\,
	combout => \u0|nios2_qsys_0|F_pc_plus_one[3]~6_combout\,
	cout => \u0|nios2_qsys_0|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X21_Y18_N18
\u0|nios2_qsys_0|F_pc_plus_one[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_plus_one[4]~8_combout\ = (\u0|nios2_qsys_0|F_pc\(4) & (\u0|nios2_qsys_0|F_pc_plus_one[3]~7\ $ (GND))) # (!\u0|nios2_qsys_0|F_pc\(4) & (!\u0|nios2_qsys_0|F_pc_plus_one[3]~7\ & VCC))
-- \u0|nios2_qsys_0|F_pc_plus_one[4]~9\ = CARRY((\u0|nios2_qsys_0|F_pc\(4) & !\u0|nios2_qsys_0|F_pc_plus_one[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_pc\(4),
	datad => VCC,
	cin => \u0|nios2_qsys_0|F_pc_plus_one[3]~7\,
	combout => \u0|nios2_qsys_0|F_pc_plus_one[4]~8_combout\,
	cout => \u0|nios2_qsys_0|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X21_Y18_N20
\u0|nios2_qsys_0|F_pc_plus_one[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_plus_one[5]~10_combout\ = (\u0|nios2_qsys_0|F_pc\(5) & (!\u0|nios2_qsys_0|F_pc_plus_one[4]~9\)) # (!\u0|nios2_qsys_0|F_pc\(5) & ((\u0|nios2_qsys_0|F_pc_plus_one[4]~9\) # (GND)))
-- \u0|nios2_qsys_0|F_pc_plus_one[5]~11\ = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[4]~9\) # (!\u0|nios2_qsys_0|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_pc\(5),
	datad => VCC,
	cin => \u0|nios2_qsys_0|F_pc_plus_one[4]~9\,
	combout => \u0|nios2_qsys_0|F_pc_plus_one[5]~10_combout\,
	cout => \u0|nios2_qsys_0|F_pc_plus_one[5]~11\);

-- Location: LCFF_X28_Y18_N23
\u0|nios2_qsys_0|E_src1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src1[7]~17_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[5]~10_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(7));

-- Location: LCCOMB_X23_Y19_N2
\u0|nios2_qsys_0|R_src2_lo[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src2_lo[5]~11_combout\ = (!\u0|nios2_qsys_0|R_src2_lo~0_combout\ & ((\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(11)))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \u0|nios2_qsys_0|R_src2_lo~0_combout\,
	datac => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \u0|nios2_qsys_0|D_iw\(11),
	combout => \u0|nios2_qsys_0|R_src2_lo[5]~11_combout\);

-- Location: LCFF_X23_Y19_N3
\u0|nios2_qsys_0|E_src2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src2_lo[5]~11_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(5));

-- Location: LCCOMB_X34_Y19_N12
\u0|green_leds_s1_translator|wait_latency_counter[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds_s1_translator|wait_latency_counter[0]~7_combout\ = (\u0|switch_s1_translator|waitrequest_reset_override~regout\ & ((\u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\) # 
-- ((!\u0|nios2_qsys_0_data_master_translator|write_accepted~regout\ & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	datab => \u0|nios2_qsys_0_data_master_translator|write_accepted~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\,
	datad => \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	combout => \u0|green_leds_s1_translator|wait_latency_counter[0]~7_combout\);

-- Location: LCCOMB_X23_Y18_N4
\u0|nios2_qsys_0|E_logic_result[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[5]~19_combout\ = (\u0|nios2_qsys_0|E_src1\(5) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|R_logic_op\(0) & \u0|nios2_qsys_0|E_src2\(5)))))) # (!\u0|nios2_qsys_0|E_src1\(5) & ((\u0|nios2_qsys_0|E_src2\(5) & 
-- ((\u0|nios2_qsys_0|R_logic_op\(1)))) # (!\u0|nios2_qsys_0|E_src2\(5) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(5),
	datab => \u0|nios2_qsys_0|R_logic_op\(0),
	datac => \u0|nios2_qsys_0|E_src2\(5),
	datad => \u0|nios2_qsys_0|R_logic_op\(1),
	combout => \u0|nios2_qsys_0|E_logic_result[5]~19_combout\);

-- Location: LCFF_X31_Y20_N13
\u0|sram_0|readdata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \SRAM_DQ[11]~11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|readdata\(11));

-- Location: LCCOMB_X29_Y21_N4
\u0|nios2_qsys_0|F_iw[27]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[27]~71_combout\ = (\u0|rsp_xbar_mux|src_payload~1_combout\ & ((\u0|sdram_0|za_data\(11)) # ((\u0|sram_0|readdata\(11) & \u0|rsp_xbar_mux|src_payload~0_combout\)))) # (!\u0|rsp_xbar_mux|src_payload~1_combout\ & 
-- (\u0|sram_0|readdata\(11) & ((\u0|rsp_xbar_mux|src_payload~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datab => \u0|sram_0|readdata\(11),
	datac => \u0|sdram_0|za_data\(11),
	datad => \u0|rsp_xbar_mux|src_payload~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[27]~71_combout\);

-- Location: LCCOMB_X31_Y21_N26
\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ = (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \u0|switch_s1_translator|waitrequest_reset_override~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datac => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	combout => \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCFF_X31_Y21_N27
\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X33_Y19_N22
\u0|rsp_xbar_mux_001|src_payload~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~156_combout\ = (\u0|rsp_xbar_mux_001|src_payload~66_combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) & (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ 
-- & \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~66_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5),
	datac => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~156_combout\);

-- Location: LCCOMB_X29_Y21_N30
\u0|nios2_qsys_0|F_iw[28]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[28]~66_combout\ = (\u0|sram_0|readdata\(12) & ((\u0|rsp_xbar_mux|src_payload~0_combout\) # ((\u0|sdram_0|za_data\(12) & \u0|rsp_xbar_mux|src_payload~1_combout\)))) # (!\u0|sram_0|readdata\(12) & (\u0|sdram_0|za_data\(12) & 
-- (\u0|rsp_xbar_mux|src_payload~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdata\(12),
	datab => \u0|sdram_0|za_data\(12),
	datac => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datad => \u0|rsp_xbar_mux|src_payload~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[28]~66_combout\);

-- Location: LCCOMB_X30_Y19_N18
\u0|nios2_qsys_0|av_ld_align_cycle_nxt[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout\ = (\u0|rsp_xbar_mux_001|WideOr1~3_combout\ & (\u0|nios2_qsys_0|av_ld_align_cycle\(0) $ ((\u0|nios2_qsys_0|av_ld_align_cycle\(1))))) # (!\u0|rsp_xbar_mux_001|WideOr1~3_combout\ & 
-- (!\u0|nios2_qsys_0|d_read~regout\ & (\u0|nios2_qsys_0|av_ld_align_cycle\(0) $ (\u0|nios2_qsys_0|av_ld_align_cycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_align_cycle\(0),
	datab => \u0|rsp_xbar_mux_001|WideOr1~3_combout\,
	datac => \u0|nios2_qsys_0|av_ld_align_cycle\(1),
	datad => \u0|nios2_qsys_0|d_read~regout\,
	combout => \u0|nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout\);

-- Location: LCFF_X30_Y19_N19
\u0|nios2_qsys_0|av_ld_align_cycle[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_align_cycle\(1));

-- Location: LCCOMB_X30_Y19_N16
\u0|nios2_qsys_0|av_ld_align_cycle_nxt[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout\ = (!\u0|nios2_qsys_0|av_ld_align_cycle\(0) & ((\u0|rsp_xbar_mux_001|WideOr1~3_combout\) # (!\u0|nios2_qsys_0|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_read~regout\,
	datac => \u0|nios2_qsys_0|av_ld_align_cycle\(0),
	datad => \u0|rsp_xbar_mux_001|WideOr1~3_combout\,
	combout => \u0|nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout\);

-- Location: LCFF_X30_Y19_N17
\u0|nios2_qsys_0|av_ld_align_cycle[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_align_cycle\(0));

-- Location: LCCOMB_X27_Y18_N4
\u0|nios2_qsys_0|R_src1[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src1[1]~20_combout\ = (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1) & (!\u0|nios2_qsys_0|R_src1~19_combout\ & ((!\u0|nios2_qsys_0|E_valid~regout\) # 
-- (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datab => \u0|nios2_qsys_0|R_src1~19_combout\,
	datac => \u0|nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	datad => \u0|nios2_qsys_0|E_valid~regout\,
	combout => \u0|nios2_qsys_0|R_src1[1]~20_combout\);

-- Location: LCFF_X27_Y18_N5
\u0|nios2_qsys_0|E_src1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src1[1]~20_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(1));

-- Location: LCCOMB_X27_Y21_N22
\u0|cmd_xbar_mux|src_data[32]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(32) = (\u0|cmd_xbar_mux|saved_grant\(0)) # ((\u0|nios2_qsys_0|d_byteenable\(0) & \u0|cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|d_byteenable\(0),
	datac => \u0|cmd_xbar_mux|saved_grant\(1),
	datad => \u0|cmd_xbar_mux|saved_grant\(0),
	combout => \u0|cmd_xbar_mux|src_data\(32));

-- Location: LCCOMB_X27_Y23_N8
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[2]~9_combout\ = \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(2) $ (VCC)
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[2]~10\ = CARRY(\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[2]~9_combout\,
	cout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[2]~10\);

-- Location: LCCOMB_X22_Y23_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\);

-- Location: LCCOMB_X22_Y23_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \~GND~combout\,
	datac => \~GND~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\);

-- Location: LCCOMB_X22_Y23_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~9_combout\);

-- Location: LCCOMB_X22_Y23_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~9_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout\);

-- Location: LCFF_X22_Y23_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: LCCOMB_X24_Y23_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~9_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~11_combout\);

-- Location: LCFF_X24_Y23_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~11_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LCCOMB_X24_Y23_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\);

-- Location: LCCOMB_X24_Y23_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LCCOMB_X24_Y23_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: LCCOMB_X24_Y24_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: LCFF_X24_Y24_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\);

-- Location: LCFF_X23_Y24_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X23_Y24_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LCCOMB_X23_Y24_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: LCFF_X24_Y23_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\);

-- Location: LCCOMB_X31_Y22_N20
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ = 
-- ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X27_Y23_N12
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[4]~13_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[3]~12\ $ (GND))) # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[3]~12\ & VCC))
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[4]~14\ = CARRY((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- !\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[3]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[3]~12\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[4]~13_combout\,
	cout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[4]~14\);

-- Location: LCCOMB_X30_Y23_N26
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(28),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\);

-- Location: LCCOMB_X25_Y25_N2
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\ = 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8) & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: LCFF_X25_Y25_N3
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout\);

-- Location: LCCOMB_X25_Y25_N10
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout\);

-- Location: LCFF_X25_Y25_N11
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCCOMB_X25_Y25_N20
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ = 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~regout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~regout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: LCFF_X25_Y25_N21
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\);

-- Location: LCFF_X30_Y23_N27
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28));

-- Location: LCCOMB_X29_Y23_N14
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: LCCOMB_X25_Y25_N8
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\ = 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8) & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: LCFF_X29_Y23_N15
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~regout\);

-- Location: LCCOMB_X29_Y25_N18
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~regout\ & ((\altera_internal_jtag~TDIUTAP\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(36),
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X30_Y22_N28
\u0|nios2_qsys_0|hbreak_enabled~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|hbreak_enabled~0_combout\ = (\u0|nios2_qsys_0|R_ctrl_break~regout\) # ((\u0|nios2_qsys_0|hbreak_enabled~regout\ & ((!\u0|nios2_qsys_0|D_iw\(14)) # (!\u0|nios2_qsys_0|Equal101~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal101~5_combout\,
	datab => \u0|nios2_qsys_0|R_ctrl_break~regout\,
	datac => \u0|nios2_qsys_0|hbreak_enabled~regout\,
	datad => \u0|nios2_qsys_0|D_iw\(14),
	combout => \u0|nios2_qsys_0|hbreak_enabled~0_combout\);

-- Location: LCFF_X30_Y22_N29
\u0|nios2_qsys_0|hbreak_enabled\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|hbreak_enabled~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|hbreak_enabled~regout\);

-- Location: LCCOMB_X31_Y22_N18
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder_combout\ = 
-- \u0|nios2_qsys_0|hbreak_enabled~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|hbreak_enabled~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: LCFF_X31_Y22_N19
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~regout\);

-- Location: LCFF_X31_Y22_N7
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X31_Y22_N6
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3) & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ & (\u0|nios2_
-- qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0) & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\);

-- Location: LCCOMB_X25_Y23_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\);

-- Location: LCCOMB_X24_Y23_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\);

-- Location: LCCOMB_X25_Y23_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\);

-- Location: LCFF_X25_Y23_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout\);

-- Location: LCCOMB_X25_Y23_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\);

-- Location: LCCOMB_X24_Y23_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X24_Y23_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X24_Y23_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\);

-- Location: LCFF_X25_Y23_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\);

-- Location: LCCOMB_X29_Y25_N24
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\) # 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\);

-- Location: LCFF_X29_Y25_N19
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\,
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(35));

-- Location: LCFF_X30_Y23_N31
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35));

-- Location: LCCOMB_X30_Y23_N24
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_error~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\)))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_error~regout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(35),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\);

-- Location: LCCOMB_X31_Y22_N2
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ = 
-- ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X29_Y25_N12
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~21_combout\ = 
-- ((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\)))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~21_combout\);

-- Location: LCFF_X30_Y23_N25
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(34));

-- Location: LCFF_X30_Y23_N17
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(34),
	sload => VCC,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34));

-- Location: LCCOMB_X30_Y23_N30
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35) & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: LCFF_X25_Y25_N9
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\);

-- Location: LCFF_X25_Y25_N23
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCFF_X25_Y25_N17
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~regout\);

-- Location: LCCOMB_X25_Y25_N14
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0) & 
-- !\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: LCFF_X25_Y25_N15
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jxuir\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~regout\);

-- Location: LCFF_X25_Y25_N29
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|ir[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	sload => VCC,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1));

-- Location: LCFF_X25_Y25_N27
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout\);

-- Location: LCCOMB_X25_Y25_N26
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ = 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1) & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCFF_X27_Y23_N13
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[4]~13_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28),
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X27_Y23_N10
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[3]~11_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[2]~10\)) # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[2]~10\) # (GND)))
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[3]~12\ = CARRY((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[2]~10\) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[2]~10\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[3]~11_combout\,
	cout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[3]~12\);

-- Location: LCCOMB_X27_Y24_N16
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(27),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\);

-- Location: LCFF_X27_Y24_N17
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27));

-- Location: LCFF_X27_Y23_N11
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[3]~11_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X27_Y25_N22
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(2) & !\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X25_Y24_N24
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[29]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[29]~11_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\))) # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(29),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[29]~11_combout\);

-- Location: LCCOMB_X22_Y21_N12
\u0|cmd_xbar_mux|src_data[33]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(33) = (\u0|cmd_xbar_mux|saved_grant\(0)) # ((\u0|nios2_qsys_0|d_byteenable\(1) & \u0|cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_byteenable\(1),
	datab => \u0|cmd_xbar_mux|saved_grant\(1),
	datad => \u0|cmd_xbar_mux|saved_grant\(0),
	combout => \u0|cmd_xbar_mux|src_data\(33));

-- Location: LCCOMB_X27_Y23_N16
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[6]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[6]~17_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(6) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[5]~16\ $ (GND))) # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(6) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[5]~16\ & VCC))
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[6]~18\ = CARRY((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(6) & 
-- !\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[5]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[5]~16\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[6]~17_combout\,
	cout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[6]~18\);

-- Location: LCCOMB_X30_Y23_N20
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(30),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout\);

-- Location: LCFF_X30_Y23_N21
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30));

-- Location: LCFF_X27_Y23_N17
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[6]~17_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30),
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X27_Y23_N20
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[8]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[8]~21_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(8) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[7]~20\ $ (GND))) # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(8) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[7]~20\ & VCC))
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[8]~22\ = CARRY((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(8) & 
-- !\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[7]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[7]~20\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[8]~21_combout\,
	cout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[8]~22\);

-- Location: LCFF_X27_Y23_N21
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[8]~21_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(8));

-- Location: LCFF_X30_Y21_N23
\u0|nios2_qsys_0|d_writedata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata[25]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(9));

-- Location: LCCOMB_X22_Y22_N14
\u0|cmd_xbar_mux|src_payload~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~21_combout\ = (\u0|cmd_xbar_mux|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|saved_grant\(1),
	datad => \u0|nios2_qsys_0|d_writedata\(9),
	combout => \u0|cmd_xbar_mux|src_payload~21_combout\);

-- Location: LCFF_X30_Y21_N17
\u0|nios2_qsys_0|d_writedata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata[26]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(10));

-- Location: LCCOMB_X22_Y22_N4
\u0|cmd_xbar_mux|src_payload~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~20_combout\ = (\u0|cmd_xbar_mux|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|saved_grant\(1),
	datad => \u0|nios2_qsys_0|d_writedata\(10),
	combout => \u0|cmd_xbar_mux|src_payload~20_combout\);

-- Location: LCCOMB_X22_Y21_N10
\u0|cmd_xbar_mux|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~10_combout\ = (\u0|nios2_qsys_0|d_writedata\(11) & \u0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(11),
	datad => \u0|cmd_xbar_mux|saved_grant\(1),
	combout => \u0|cmd_xbar_mux|src_payload~10_combout\);

-- Location: LCCOMB_X28_Y17_N12
\u0|nios2_qsys_0|Equal101~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal101~3_combout\ = (\u0|nios2_qsys_0|Equal101~2_combout\ & (\u0|nios2_qsys_0|D_iw\(12) & (\u0|nios2_qsys_0|D_ctrl_retaddr~0_combout\ & !\u0|nios2_qsys_0|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal101~2_combout\,
	datab => \u0|nios2_qsys_0|D_iw\(12),
	datac => \u0|nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(14),
	combout => \u0|nios2_qsys_0|Equal101~3_combout\);

-- Location: LCFF_X28_Y17_N13
\u0|nios2_qsys_0|R_ctrl_rdctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|Equal101~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\);

-- Location: LCCOMB_X28_Y16_N8
\u0|nios2_qsys_0|E_alu_result~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_alu_result~14_combout\ = (\u0|nios2_qsys_0|R_ctrl_br_cmp~regout\) # (\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datad => \u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	combout => \u0|nios2_qsys_0|E_alu_result~14_combout\);

-- Location: LCCOMB_X34_Y20_N30
\u0|rsp_xbar_mux_001|src_payload~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~115_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15) & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15),
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~115_combout\);

-- Location: LCCOMB_X4_Y24_N8
\u0|character_lcd_0|Char_LCD_Comm|data_out~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|data_out~0_combout\ = (\LCD_DATA[7]~7\ & \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_DATA[7]~7\,
	datac => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|data_out~0_combout\);

-- Location: LCCOMB_X4_Y24_N2
\u0|character_lcd_0|Char_LCD_Comm|data_out[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|data_out[1]~1_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE~regout\) # (!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datac => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|data_out[1]~1_combout\);

-- Location: LCFF_X4_Y24_N9
\u0|character_lcd_0|Char_LCD_Comm|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|data_out~0_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Comm|data_out[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|data_out\(7));

-- Location: LCFF_X33_Y16_N9
\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|character_lcd_0|Char_LCD_Comm|data_out\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X23_Y18_N16
\u0|nios2_qsys_0|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~0_combout\ = (\u0|nios2_qsys_0|E_src1\(0) & (\u0|nios2_qsys_0|E_src2\(0) $ (VCC))) # (!\u0|nios2_qsys_0|E_src1\(0) & (\u0|nios2_qsys_0|E_src2\(0) & VCC))
-- \u0|nios2_qsys_0|Add2~1\ = CARRY((\u0|nios2_qsys_0|E_src1\(0) & \u0|nios2_qsys_0|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(0),
	datab => \u0|nios2_qsys_0|E_src2\(0),
	datad => VCC,
	combout => \u0|nios2_qsys_0|Add2~0_combout\,
	cout => \u0|nios2_qsys_0|Add2~1\);

-- Location: LCCOMB_X22_Y18_N16
\u0|nios2_qsys_0|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~0_combout\ = (\u0|nios2_qsys_0|E_src1\(0) & ((GND) # (!\u0|nios2_qsys_0|E_src2\(0)))) # (!\u0|nios2_qsys_0|E_src1\(0) & (\u0|nios2_qsys_0|E_src2\(0) $ (GND)))
-- \u0|nios2_qsys_0|Add1~1\ = CARRY((\u0|nios2_qsys_0|E_src1\(0)) # (!\u0|nios2_qsys_0|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(0),
	datab => \u0|nios2_qsys_0|E_src2\(0),
	datad => VCC,
	combout => \u0|nios2_qsys_0|Add1~0_combout\,
	cout => \u0|nios2_qsys_0|Add1~1\);

-- Location: LCCOMB_X22_Y19_N20
\u0|nios2_qsys_0|E_arith_result[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_arith_result[0]~8_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add1~0_combout\))) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|E_alu_sub~regout\,
	datac => \u0|nios2_qsys_0|Add2~0_combout\,
	datad => \u0|nios2_qsys_0|Add1~0_combout\,
	combout => \u0|nios2_qsys_0|E_arith_result[0]~8_combout\);

-- Location: LCCOMB_X22_Y19_N0
\u0|nios2_qsys_0|E_mem_byte_en[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_mem_byte_en[2]~4_combout\ = (\u0|nios2_qsys_0|D_iw\(4)) # ((\u0|nios2_qsys_0|E_arith_result[1]~7_combout\ & ((\u0|nios2_qsys_0|D_iw\(3)) # (!\u0|nios2_qsys_0|E_arith_result[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(4),
	datab => \u0|nios2_qsys_0|E_arith_result[1]~7_combout\,
	datac => \u0|nios2_qsys_0|E_arith_result[0]~8_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(3),
	combout => \u0|nios2_qsys_0|E_mem_byte_en[2]~4_combout\);

-- Location: LCFF_X22_Y19_N1
\u0|nios2_qsys_0|d_byteenable[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_mem_byte_en[2]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_byteenable\(2));

-- Location: LCCOMB_X22_Y19_N6
\u0|nios2_qsys_0|E_mem_byte_en[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_mem_byte_en[3]~5_combout\ = (\u0|nios2_qsys_0|D_iw\(4)) # ((\u0|nios2_qsys_0|E_arith_result[1]~7_combout\ & ((\u0|nios2_qsys_0|E_arith_result[0]~8_combout\) # (\u0|nios2_qsys_0|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(4),
	datab => \u0|nios2_qsys_0|E_arith_result[1]~7_combout\,
	datac => \u0|nios2_qsys_0|E_arith_result[0]~8_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(3),
	combout => \u0|nios2_qsys_0|E_mem_byte_en[3]~5_combout\);

-- Location: LCFF_X22_Y19_N7
\u0|nios2_qsys_0|d_byteenable[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_mem_byte_en[3]~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_byteenable\(3));

-- Location: LCCOMB_X22_Y20_N8
\u0|width_adapter_004|byteen_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|byteen_reg~2_combout\ = (!\u0|width_adapter_004|use_reg~regout\ & \u0|nios2_qsys_0|d_byteenable\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_004|use_reg~regout\,
	datac => \u0|nios2_qsys_0|d_byteenable\(3),
	combout => \u0|width_adapter_004|byteen_reg~2_combout\);

-- Location: LCFF_X22_Y20_N9
\u0|width_adapter_004|byteen_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|byteen_reg~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|byteen_reg\(2));

-- Location: LCCOMB_X22_Y20_N0
\u0|width_adapter_004|byteen_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|byteen_reg~1_combout\ = (\u0|width_adapter_004|use_reg~regout\ & ((\u0|width_adapter_004|byteen_reg\(2)))) # (!\u0|width_adapter_004|use_reg~regout\ & (\u0|nios2_qsys_0|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_004|use_reg~regout\,
	datab => \u0|nios2_qsys_0|d_byteenable\(2),
	datac => \u0|width_adapter_004|byteen_reg\(2),
	combout => \u0|width_adapter_004|byteen_reg~1_combout\);

-- Location: LCFF_X22_Y20_N1
\u0|width_adapter_004|byteen_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|byteen_reg~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|byteen_reg\(1));

-- Location: LCCOMB_X22_Y20_N10
\u0|width_adapter_004|byteen_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|byteen_reg~0_combout\ = (\u0|width_adapter_004|use_reg~regout\ & ((\u0|width_adapter_004|byteen_reg\(1)))) # (!\u0|width_adapter_004|use_reg~regout\ & (\u0|nios2_qsys_0|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_byteenable\(1),
	datab => \u0|width_adapter_004|byteen_reg\(1),
	datac => \u0|width_adapter_004|use_reg~regout\,
	combout => \u0|width_adapter_004|byteen_reg~0_combout\);

-- Location: LCFF_X22_Y20_N11
\u0|width_adapter_004|byteen_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|byteen_reg~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|byteen_reg\(0));

-- Location: LCCOMB_X22_Y20_N12
\u0|width_adapter_004|out_data[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|out_data[8]~0_combout\ = (\u0|width_adapter_004|use_reg~regout\ & ((\u0|width_adapter_004|byteen_reg\(0)))) # (!\u0|width_adapter_004|use_reg~regout\ & (\u0|nios2_qsys_0|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_byteenable\(0),
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|width_adapter_004|byteen_reg\(0),
	combout => \u0|width_adapter_004|out_data[8]~0_combout\);

-- Location: LCFF_X34_Y16_N3
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]~regout\);

-- Location: LCCOMB_X34_Y16_N2
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]~regout\) # ((!\u0|width_adapter_004|out_data[8]~0_combout\ & 
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~4_combout\)))) # (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\u0|width_adapter_004|out_data[8]~0_combout\ 
-- & ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u0|width_adapter_004|out_data[8]~0_combout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]~regout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~4_combout\,
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X34_Y16_N24
\u0|character_lcd_0_avalon_lcd_slave_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator|read_latency_shift_reg~0_combout\ = (\u0|character_lcd_0|s_lcd_controller.LCD_STATE_6_COMPLETE~regout\ & (\u0|switch_s1_translator|waitrequest_reset_override~regout\ & 
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_6_COMPLETE~regout\,
	datac => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~3_combout\,
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: LCFF_X34_Y16_N25
\u0|character_lcd_0_avalon_lcd_slave_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0_avalon_lcd_slave_translator|read_latency_shift_reg~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X34_Y16_N20
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ = (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\) # 
-- ((\u0|character_lcd_0_avalon_lcd_slave_translator|read_latency_shift_reg\(0)) # (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\);

-- Location: LCFF_X34_Y16_N29
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\);

-- Location: LCCOMB_X34_Y16_N22
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ = (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\) # (\u0|character_lcd_0_avalon_lcd_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\);

-- Location: LCFF_X34_Y15_N15
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]~regout\);

-- Location: LCCOMB_X34_Y15_N14
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ = (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]~regout\)))) # (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u0|width_adapter_004|address_reg\(0) & ((\u0|width_adapter_004|use_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u0|width_adapter_004|address_reg\(0),
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]~regout\,
	datad => \u0|width_adapter_004|use_reg~regout\,
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\);

-- Location: LCFF_X34_Y15_N17
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]~regout\);

-- Location: LCCOMB_X35_Y15_N12
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0) = (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~regout\ & 
-- ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ & ((!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]~regout\))) # 
-- (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ & (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~regout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]~regout\,
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0));

-- Location: LCFF_X35_Y15_N13
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0));

-- Location: LCFF_X34_Y15_N1
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]~regout\);

-- Location: LCCOMB_X34_Y15_N0
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ = (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]~regout\) # 
-- (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]~regout\,
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\);

-- Location: LCCOMB_X34_Y15_N20
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~feeder_combout\ = \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\,
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~feeder_combout\);

-- Location: LCFF_X34_Y15_N21
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~regout\);

-- Location: LCCOMB_X35_Y15_N30
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~1_combout\ = (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]~regout\ & 
-- !\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]~regout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~regout\,
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~1_combout\);

-- Location: LCFF_X35_Y15_N31
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(0));

-- Location: LCCOMB_X34_Y15_N16
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\ = (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]~regout\)))) # (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0)) # 
-- ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0),
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]~regout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(0),
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\);

-- Location: LCCOMB_X33_Y16_N18
\u0|width_adapter_005|ShiftLeft2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|ShiftLeft2~1_combout\ = (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\ & 
-- !\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_005|ShiftLeft2~1_combout\);

-- Location: LCCOMB_X33_Y16_N10
\u0|rsp_xbar_mux_001|src_payload~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~114_combout\ = (\u0|width_adapter_005|out_valid~0_combout\ & ((\u0|width_adapter_005|data_reg\(15)) # ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(7) & \u0|width_adapter_005|ShiftLeft2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|data_reg\(15),
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(7),
	datac => \u0|width_adapter_005|out_valid~0_combout\,
	datad => \u0|width_adapter_005|ShiftLeft2~1_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~114_combout\);

-- Location: LCCOMB_X32_Y20_N16
\u0|rsp_xbar_demux_003|src1_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_demux_003|src1_valid~0_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\ & (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & 
-- ((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\) # (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	combout => \u0|rsp_xbar_demux_003|src1_valid~0_combout\);

-- Location: LCCOMB_X32_Y19_N0
\u0|rsp_xbar_demux_002|src1_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_demux_002|src1_valid~0_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\ & 
-- ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\) # (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|rsp_xbar_demux_002|src1_valid~0_combout\);

-- Location: LCCOMB_X34_Y20_N28
\u0|rsp_xbar_mux_001|src_payload~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~113_combout\ = (\u0|width_adapter_003|out_data\(15) & ((\u0|rsp_xbar_demux_003|src1_valid~0_combout\) # ((\u0|rsp_xbar_demux_002|src1_valid~0_combout\ & \u0|width_adapter_001|out_data\(15))))) # 
-- (!\u0|width_adapter_003|out_data\(15) & (((\u0|rsp_xbar_demux_002|src1_valid~0_combout\ & \u0|width_adapter_001|out_data\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_003|out_data\(15),
	datab => \u0|rsp_xbar_demux_003|src1_valid~0_combout\,
	datac => \u0|rsp_xbar_demux_002|src1_valid~0_combout\,
	datad => \u0|width_adapter_001|out_data\(15),
	combout => \u0|rsp_xbar_mux_001|src_payload~113_combout\);

-- Location: LCCOMB_X34_Y20_N24
\u0|rsp_xbar_mux_001|src_payload~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~117_combout\ = (\u0|rsp_xbar_mux_001|src_payload~165_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~115_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~114_combout\) # (\u0|rsp_xbar_mux_001|src_payload~113_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~165_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~115_combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~114_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~113_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~117_combout\);

-- Location: LCCOMB_X30_Y17_N16
\u0|nios2_qsys_0|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal1~0_combout\ = (!\u0|nios2_qsys_0|D_iw\(4) & \u0|nios2_qsys_0|D_iw\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|D_iw\(4),
	datad => \u0|nios2_qsys_0|D_iw\(3),
	combout => \u0|nios2_qsys_0|Equal1~0_combout\);

-- Location: LCCOMB_X30_Y19_N12
\u0|nios2_qsys_0|av_ld_aligning_data_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & ((\u0|nios2_qsys_0|av_ld_align_cycle\(0) $ (!\u0|nios2_qsys_0|Equal1~0_combout\)) # (!\u0|nios2_qsys_0|av_ld_align_cycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_align_cycle\(0),
	datab => \u0|nios2_qsys_0|av_ld_align_cycle\(1),
	datac => \u0|nios2_qsys_0|Equal1~0_combout\,
	datad => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	combout => \u0|nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\);

-- Location: LCCOMB_X30_Y19_N6
\u0|nios2_qsys_0|av_ld_aligning_data_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\ = (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & !\u0|nios2_qsys_0|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	datac => \u0|nios2_qsys_0|D_iw\(4),
	combout => \u0|nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\);

-- Location: LCCOMB_X30_Y19_N22
\u0|nios2_qsys_0|av_ld_aligning_data_nxt~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\) # ((\u0|nios2_qsys_0|d_read~regout\ & (\u0|nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\ & !\u0|rsp_xbar_mux_001|WideOr1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_read~regout\,
	datab => \u0|nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\,
	datac => \u0|nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\,
	datad => \u0|rsp_xbar_mux_001|WideOr1~3_combout\,
	combout => \u0|nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\);

-- Location: LCFF_X30_Y19_N23
\u0|nios2_qsys_0|av_ld_aligning_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_aligning_data~regout\);

-- Location: LCCOMB_X29_Y17_N6
\u0|nios2_qsys_0|av_ld_byte1_data[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte1_data[7]~1_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (\u0|nios2_qsys_0|av_fill_bit~0_combout\)) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & ((\u0|rsp_xbar_mux_001|src_payload~117_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~117_combout\,
	datad => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	combout => \u0|nios2_qsys_0|av_ld_byte1_data[7]~1_combout\);

-- Location: LCFF_X33_Y21_N21
\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|W_alu_result\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X31_Y21_N22
\u0|rsp_xbar_demux_001|src1_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_demux_001|src1_valid~combout\ = (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_demux_001|src1_valid~combout\);

-- Location: LCCOMB_X33_Y21_N20
\u0|rsp_xbar_mux_001|src_payload~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~84_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23) & ((\u0|rsp_xbar_demux_001|src1_valid~combout\) # ((\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & 
-- \u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30))))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23) & (\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23),
	datab => \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datad => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~84_combout\);

-- Location: LCCOMB_X33_Y21_N6
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[23]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[23]~3_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23),
	datab => \u0|cmd_xbar_mux|src_data\(46),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[23]~3_combout\);

-- Location: LCFF_X33_Y21_N7
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[23]~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X33_Y21_N24
\u0|rsp_xbar_mux_001|src_payload~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~160_combout\ = (\u0|rsp_xbar_mux_001|src_payload~84_combout\) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \u0|rsp_xbar_mux_001|src_payload~84_combout\,
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23),
	combout => \u0|rsp_xbar_mux_001|src_payload~160_combout\);

-- Location: LCFF_X32_Y17_N25
\u0|sram_0|readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \SRAM_DQ[7]~7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|readdata\(7));

-- Location: LCCOMB_X31_Y14_N8
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\)) # (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|cmd_xbar_mux_003|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\,
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCFF_X31_Y14_N9
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\);

-- Location: LCCOMB_X32_Y20_N6
\u0|rsp_xbar_mux_001|src_payload~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~82_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~82_combout\);

-- Location: LCCOMB_X32_Y17_N14
\u0|rsp_xbar_mux_001|src_payload~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~83_combout\ = (\u0|rsp_xbar_mux_001|src_payload~81_combout\ & ((\u0|sdram_0|za_data\(7)) # ((\u0|sram_0|readdata\(7) & \u0|rsp_xbar_mux_001|src_payload~82_combout\)))) # (!\u0|rsp_xbar_mux_001|src_payload~81_combout\ & 
-- (((\u0|sram_0|readdata\(7) & \u0|rsp_xbar_mux_001|src_payload~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~81_combout\,
	datab => \u0|sdram_0|za_data\(7),
	datac => \u0|sram_0|readdata\(7),
	datad => \u0|rsp_xbar_mux_001|src_payload~82_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~83_combout\);

-- Location: LCCOMB_X33_Y16_N2
\u0|rsp_xbar_mux_001|src_payload~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~85_combout\ = (\u0|rsp_xbar_mux_001|src_payload~160_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~83_combout\) # ((\u0|width_adapter_005|data_reg~7_combout\ & \u0|width_adapter_005|out_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|data_reg~7_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~160_combout\,
	datac => \u0|width_adapter_005|out_valid~0_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~83_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~85_combout\);

-- Location: LCCOMB_X29_Y17_N20
\u0|nios2_qsys_0|av_ld_byte2_data[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte2_data[7]~0_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (\u0|nios2_qsys_0|av_fill_bit~0_combout\)) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & ((\u0|rsp_xbar_mux_001|src_payload~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~85_combout\,
	datad => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	combout => \u0|nios2_qsys_0|av_ld_byte2_data[7]~0_combout\);

-- Location: LCCOMB_X34_Y16_N28
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ = (\u0|character_lcd_0_avalon_lcd_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\);

-- Location: LCCOMB_X33_Y16_N4
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\ = (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\ & 
-- (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\);

-- Location: LCCOMB_X33_Y16_N20
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\ = (\u0|rsp_xbar_mux_001|src_payload~81_combout\ & ((\u0|sdram_0|za_data\(15)) # ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(7))))) # 
-- (!\u0|rsp_xbar_mux_001|src_payload~81_combout\ & (\u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\ & (\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~81_combout\,
	datab => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(7),
	datad => \u0|sdram_0|za_data\(15),
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\);

-- Location: LCCOMB_X30_Y20_N8
\u0|rsp_xbar_demux|src1_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_demux|src1_valid~combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_demux|src1_valid~combout\);

-- Location: LCCOMB_X24_Y17_N24
\u0|nios2_qsys_0|W_alu_result[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[8]~16_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|E_logic_result[8]~16_combout\)) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|F_pc[6]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_logic_result[8]~16_combout\,
	datab => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	datad => \u0|nios2_qsys_0|F_pc[6]~4_combout\,
	combout => \u0|nios2_qsys_0|W_alu_result[8]~16_combout\);

-- Location: LCCOMB_X28_Y15_N6
\u0|nios2_qsys_0|Equal2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal2~5_combout\ = (\u0|nios2_qsys_0|Equal2~0_combout\ & (!\u0|nios2_qsys_0|D_iw\(2) & \u0|nios2_qsys_0|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|Equal2~0_combout\,
	datac => \u0|nios2_qsys_0|D_iw\(2),
	datad => \u0|nios2_qsys_0|D_iw\(5),
	combout => \u0|nios2_qsys_0|Equal2~5_combout\);

-- Location: LCCOMB_X28_Y15_N12
\u0|nios2_qsys_0|D_ctrl_shift_rot_right~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\ = (\u0|nios2_qsys_0|D_iw\(12) & (!\u0|nios2_qsys_0|D_iw\(13) & (\u0|nios2_qsys_0|D_iw\(14) & \u0|nios2_qsys_0|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(12),
	datab => \u0|nios2_qsys_0|D_iw\(13),
	datac => \u0|nios2_qsys_0|D_iw\(14),
	datad => \u0|nios2_qsys_0|Equal2~5_combout\,
	combout => \u0|nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\);

-- Location: LCFF_X28_Y15_N13
\u0|nios2_qsys_0|R_ctrl_shift_rot_right\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\);

-- Location: LCCOMB_X24_Y20_N28
\u0|nios2_qsys_0|E_shift_rot_result_nxt[7]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[7]~17_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(8)))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(6),
	datab => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \u0|nios2_qsys_0|E_shift_rot_result\(8),
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[7]~17_combout\);

-- Location: LCFF_X24_Y20_N29
\u0|nios2_qsys_0|E_shift_rot_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[7]~17_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(7));

-- Location: LCCOMB_X24_Y20_N18
\u0|nios2_qsys_0|E_shift_rot_result_nxt[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[8]~16_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(9))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(9),
	datab => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \u0|nios2_qsys_0|E_shift_rot_result\(7),
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[8]~16_combout\);

-- Location: LCFF_X24_Y20_N19
\u0|nios2_qsys_0|E_shift_rot_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[8]~16_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(8),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(8));

-- Location: LCFF_X24_Y20_N7
\u0|nios2_qsys_0|R_ctrl_shift_rot\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\);

-- Location: LCFF_X24_Y17_N25
\u0|nios2_qsys_0|W_alu_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[8]~16_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(8),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(8));

-- Location: LCCOMB_X33_Y20_N22
\u0|rsp_xbar_mux_001|src_payload~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~78_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8) & (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~78_combout\);

-- Location: LCCOMB_X35_Y16_N0
\u0|addr_router_001|Equal7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal7~0_combout\ = (\u0|addr_router_001|Equal3~1_combout\ & (\u0|nios2_qsys_0|W_alu_result\(6) & (!\u0|nios2_qsys_0|W_alu_result\(5) & \u0|addr_router_001|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal3~1_combout\,
	datab => \u0|nios2_qsys_0|W_alu_result\(6),
	datac => \u0|nios2_qsys_0|W_alu_result\(5),
	datad => \u0|addr_router_001|Equal4~1_combout\,
	combout => \u0|addr_router_001|Equal7~0_combout\);

-- Location: LCCOMB_X35_Y19_N30
\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\ = (\u0|jtag_uart_0|av_waitrequest~regout\ & (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ & 
-- (\u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ & \u0|switch_s1_translator|waitrequest_reset_override~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|av_waitrequest~regout\,
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\,
	datac => \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datad => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\);

-- Location: LCFF_X35_Y19_N31
\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X35_Y19_N6
\u0|jtag_uart_0|av_waitrequest~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_waitrequest~0_combout\ = (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (!\u0|jtag_uart_0|av_waitrequest~regout\ & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datac => \u0|jtag_uart_0|av_waitrequest~regout\,
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\,
	combout => \u0|jtag_uart_0|av_waitrequest~0_combout\);

-- Location: LCFF_X35_Y19_N7
\u0|jtag_uart_0|av_waitrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|av_waitrequest~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|av_waitrequest~regout\);

-- Location: LCCOMB_X35_Y19_N10
\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ & \u0|jtag_uart_0|av_waitrequest~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datad => \u0|jtag_uart_0|av_waitrequest~regout\,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X35_Y19_N22
\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(3) & (\u0|nios2_qsys_0|W_alu_result\(4) & (\u0|addr_router_001|Equal7~0_combout\ & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(3),
	datab => \u0|nios2_qsys_0|W_alu_result\(4),
	datac => \u0|addr_router_001|Equal7~0_combout\,
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X35_Y19_N16
\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCFF_X35_Y19_N17
\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X35_Y19_N8
\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(5) & (\u0|nios2_qsys_0|W_alu_result\(6) & (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) 
-- & !\u0|nios2_qsys_0|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(5),
	datab => \u0|nios2_qsys_0|W_alu_result\(6),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|nios2_qsys_0|W_alu_result\(3),
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X35_Y19_N0
\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ = (\u0|addr_router_001|Equal3~1_combout\ & (\u0|addr_router_001|Equal4~1_combout\ & (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & 
-- \u0|nios2_qsys_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal3~1_combout\,
	datab => \u0|addr_router_001|Equal4~1_combout\,
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	datad => \u0|nios2_qsys_0|W_alu_result\(4),
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\);

-- Location: LCCOMB_X35_Y19_N26
\u0|jtag_uart_0|ien_AF~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|ien_AF~0_combout\ = (\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\ & (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ & (\u0|nios2_qsys_0|W_alu_result\(2) & 
-- !\u0|jtag_uart_0|av_waitrequest~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\,
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\,
	datac => \u0|nios2_qsys_0|W_alu_result\(2),
	datad => \u0|jtag_uart_0|av_waitrequest~regout\,
	combout => \u0|jtag_uart_0|ien_AF~0_combout\);

-- Location: LCFF_X35_Y19_N29
\u0|jtag_uart_0|ien_AF\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|jtag_uart_0|ien_AF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|ien_AF~regout\);

-- Location: LCCOMB_X44_Y22_N30
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write~0_combout\);

-- Location: LCCOMB_X40_Y22_N2
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~5_combout\);

-- Location: LCCOMB_X24_Y23_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\);

-- Location: LCCOMB_X24_Y23_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\);

-- Location: LCCOMB_X24_Y23_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\);

-- Location: LCFF_X24_Y23_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\);

-- Location: LCCOMB_X31_Y22_N4
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: LCFF_X40_Y22_N3
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X40_Y22_N6
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(7),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~3_combout\);

-- Location: LCFF_X40_Y22_N7
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X31_Y22_N22
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~0_combout\);

-- Location: LCCOMB_X44_Y22_N12
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X43_Y22_N26
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~0_combout\,
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~1_combout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~2_combout\);

-- Location: LCFF_X43_Y22_N27
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~regout\);

-- Location: LCCOMB_X43_Y22_N20
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout\);

-- Location: LCFF_X44_Y22_N31
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write~regout\);

-- Location: LCCOMB_X37_Y22_N24
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\);

-- Location: LCFF_X37_Y22_N25
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write1~regout\);

-- Location: LCFF_X37_Y22_N27
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write1~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write2~regout\);

-- Location: LCCOMB_X37_Y22_N26
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|always2~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write1~regout\,
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write2~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|always2~1_combout\);

-- Location: LCCOMB_X37_Y22_N30
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rst2~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\);

-- Location: LCFF_X37_Y22_N31
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rst2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rst2~regout\);

-- Location: LCCOMB_X37_Y22_N18
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\,
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|always2~1_combout\,
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rst2~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout\);

-- Location: LCFF_X37_Y22_N19
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\);

-- Location: LCCOMB_X36_Y20_N12
\u0|jtag_uart_0|wr_rfifo\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|wr_rfifo~combout\ = (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	combout => \u0|jtag_uart_0|wr_rfifo~combout\);

-- Location: LCCOMB_X37_Y20_N4
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ 
-- (((VCC) # (!\u0|jtag_uart_0|wr_rfifo~combout\)))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|wr_rfifo~combout\ $ 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|wr_rfifo~combout\,
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X36_Y20_N0
\u0|jtag_uart_0|fifo_rd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_rd~0_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ & (!\u0|nios2_qsys_0|W_alu_result\(2) & (\u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ & 
-- !\u0|jtag_uart_0|av_waitrequest~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\,
	datab => \u0|nios2_qsys_0|W_alu_result\(2),
	datac => \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datad => \u0|jtag_uart_0|av_waitrequest~regout\,
	combout => \u0|jtag_uart_0|fifo_rd~0_combout\);

-- Location: LCCOMB_X36_Y20_N26
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # 
-- ((!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datac => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X36_Y20_N4
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\) # 
-- (!\u0|jtag_uart_0|fifo_rd~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	datab => \u0|jtag_uart_0|fifo_rd~0_combout\,
	datac => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCFF_X36_Y20_N5
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\);

-- Location: LCCOMB_X36_Y20_N22
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ = (\u0|jtag_uart_0|fifo_rd~0_combout\ & 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ $ (((!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & 
-- \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\))))) # (!\u0|jtag_uart_0|fifo_rd~0_combout\ & (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & 
-- ((\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_rd~0_combout\,
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datac => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\);

-- Location: LCFF_X37_Y20_N5
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0));

-- Location: LCCOMB_X37_Y20_N6
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ 
-- (((\u0|jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # ((GND))))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = 
-- CARRY((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ (\u0|jtag_uart_0|wr_rfifo~combout\)) # 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \u0|jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X37_Y20_N8
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- VCC)))) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ (((VCC) # (!\u0|jtag_uart_0|wr_rfifo~combout\)))))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = 
-- CARRY((!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\u0|jtag_uart_0|wr_rfifo~combout\ $ 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|wr_rfifo~combout\,
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCFF_X37_Y20_N9
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2));

-- Location: LCCOMB_X37_Y20_N10
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ 
-- (((\u0|jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # ((GND))))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = 
-- CARRY((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ (\u0|jtag_uart_0|wr_rfifo~combout\)) # 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \u0|jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X37_Y20_N12
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- ((VCC)))) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) $ (((VCC) # (!\u0|jtag_uart_0|wr_rfifo~combout\)))))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = 
-- CARRY((!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) $ (!\u0|jtag_uart_0|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datab => \u0|jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: LCFF_X37_Y20_N13
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4));

-- Location: LCFF_X37_Y20_N11
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3));

-- Location: LCCOMB_X36_Y20_N28
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datac => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X36_Y20_N2
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) & (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datac => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X36_Y20_N18
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\u0|jtag_uart_0|fifo_rd~1_combout\ & 
-- ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & 
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_rd~1_combout\,
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datac => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: LCFF_X36_Y20_N19
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\);

-- Location: LCCOMB_X37_Y20_N14
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = 
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ $ (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: LCFF_X37_Y20_N15
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5));

-- Location: LCCOMB_X37_Y20_N18
\u0|jtag_uart_0|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~2_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & ((\u0|jtag_uart_0|Add0~1\) # (GND))) # 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & (!\u0|jtag_uart_0|Add0~1\))
-- \u0|jtag_uart_0|Add0~3\ = CARRY((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # (!\u0|jtag_uart_0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~1\,
	combout => \u0|jtag_uart_0|Add0~2_combout\,
	cout => \u0|jtag_uart_0|Add0~3\);

-- Location: LCCOMB_X37_Y20_N20
\u0|jtag_uart_0|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~4_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & (!\u0|jtag_uart_0|Add0~3\ & VCC)) # 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & (\u0|jtag_uart_0|Add0~3\ $ (GND)))
-- \u0|jtag_uart_0|Add0~5\ = CARRY((!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & !\u0|jtag_uart_0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~3\,
	combout => \u0|jtag_uart_0|Add0~4_combout\,
	cout => \u0|jtag_uart_0|Add0~5\);

-- Location: LCCOMB_X37_Y20_N26
\u0|jtag_uart_0|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~10_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & (!\u0|jtag_uart_0|Add0~9\)) # 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & (\u0|jtag_uart_0|Add0~9\ & VCC))
-- \u0|jtag_uart_0|Add0~11\ = CARRY((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & !\u0|jtag_uart_0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~9\,
	combout => \u0|jtag_uart_0|Add0~10_combout\,
	cout => \u0|jtag_uart_0|Add0~11\);

-- Location: LCCOMB_X37_Y20_N28
\u0|jtag_uart_0|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~12_combout\ = !\u0|jtag_uart_0|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u0|jtag_uart_0|Add0~11\,
	combout => \u0|jtag_uart_0|Add0~12_combout\);

-- Location: LCCOMB_X37_Y20_N2
\u0|jtag_uart_0|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan1~0_combout\ = (\u0|jtag_uart_0|Add0~4_combout\ & ((\u0|jtag_uart_0|Add0~0_combout\) # ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)) # 
-- (\u0|jtag_uart_0|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Add0~0_combout\,
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datac => \u0|jtag_uart_0|Add0~4_combout\,
	datad => \u0|jtag_uart_0|Add0~2_combout\,
	combout => \u0|jtag_uart_0|LessThan1~0_combout\);

-- Location: LCCOMB_X37_Y20_N0
\u0|jtag_uart_0|LessThan1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan1~2_combout\ = (!\u0|jtag_uart_0|LessThan1~1_combout\ & (!\u0|jtag_uart_0|Add0~10_combout\ & (\u0|jtag_uart_0|Add0~12_combout\ & !\u0|jtag_uart_0|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|LessThan1~1_combout\,
	datab => \u0|jtag_uart_0|Add0~10_combout\,
	datac => \u0|jtag_uart_0|Add0~12_combout\,
	datad => \u0|jtag_uart_0|LessThan1~0_combout\,
	combout => \u0|jtag_uart_0|LessThan1~2_combout\);

-- Location: LCFF_X37_Y20_N1
\u0|jtag_uart_0|fifo_AF\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|LessThan1~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|fifo_AF~regout\);

-- Location: LCFF_X36_Y20_N1
\u0|jtag_uart_0|read_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|fifo_rd~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|read_0~regout\);

-- Location: LCFF_X44_Y22_N13
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(10));

-- Location: LCCOMB_X40_Y22_N28
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~2_combout\);

-- Location: LCFF_X40_Y22_N29
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X43_Y22_N18
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: LCFF_X43_Y22_N11
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write_valid~regout\);

-- Location: LCFF_X40_Y20_N9
\u0|jtag_uart_0|t_dav\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|t_dav~regout\);

-- Location: LCCOMB_X43_Y22_N0
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|t_dav~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: LCFF_X43_Y22_N1
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout\);

-- Location: LCCOMB_X43_Y22_N2
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\,
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: LCFF_X43_Y22_N3
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write_stalled\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\);

-- Location: LCCOMB_X43_Y22_N10
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|t_dav~regout\,
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write_valid~regout\,
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: LCCOMB_X37_Y22_N8
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_pause~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\,
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rst2~regout\,
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|always2~1_combout\,
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\);

-- Location: LCFF_X37_Y22_N9
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\);

-- Location: LCCOMB_X36_Y20_N30
\u0|jtag_uart_0|pause_irq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|pause_irq~0_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & ((\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\) # 
-- ((!\u0|jtag_uart_0|read_0~regout\ & \u0|jtag_uart_0|pause_irq~regout\)))) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (!\u0|jtag_uart_0|read_0~regout\ & 
-- (\u0|jtag_uart_0|pause_irq~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datab => \u0|jtag_uart_0|read_0~regout\,
	datac => \u0|jtag_uart_0|pause_irq~regout\,
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\,
	combout => \u0|jtag_uart_0|pause_irq~0_combout\);

-- Location: LCFF_X36_Y20_N31
\u0|jtag_uart_0|pause_irq\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|pause_irq~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|pause_irq~regout\);

-- Location: LCCOMB_X35_Y20_N0
\u0|jtag_uart_0|av_readdata[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[8]~0_combout\ = (\u0|jtag_uart_0|ien_AF~regout\ & ((\u0|jtag_uart_0|fifo_AF~regout\) # (\u0|jtag_uart_0|pause_irq~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|ien_AF~regout\,
	datac => \u0|jtag_uart_0|fifo_AF~regout\,
	datad => \u0|jtag_uart_0|pause_irq~regout\,
	combout => \u0|jtag_uart_0|av_readdata[8]~0_combout\);

-- Location: LCFF_X35_Y20_N1
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|av_readdata[8]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X41_Y20_N22
\u0|timer_0|read_mux_out~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~23_combout\ = (\u0|timer_0|counter_snapshot\(8) & (\u0|nios2_qsys_0|W_alu_result\(4) & (!\u0|nios2_qsys_0|W_alu_result\(3) & !\u0|nios2_qsys_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(8),
	datab => \u0|nios2_qsys_0|W_alu_result\(4),
	datac => \u0|nios2_qsys_0|W_alu_result\(3),
	datad => \u0|nios2_qsys_0|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~23_combout\);

-- Location: LCCOMB_X42_Y22_N0
\u0|timer_0|internal_counter[0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[0]~32_combout\ = !\u0|timer_0|internal_counter\(0)
-- \u0|timer_0|internal_counter[0]~33\ = CARRY(!\u0|timer_0|internal_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(0),
	combout => \u0|timer_0|internal_counter[0]~32_combout\,
	cout => \u0|timer_0|internal_counter[0]~33\);

-- Location: LCCOMB_X41_Y22_N10
\u0|timer_0|period_l_register[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[0]~0_combout\ = !\u0|nios2_qsys_0|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|d_writedata\(0),
	combout => \u0|timer_0|period_l_register[0]~0_combout\);

-- Location: LCCOMB_X34_Y17_N0
\u0|nios2_qsys_0_data_master_translator|uav_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\ = (!\u0|nios2_qsys_0_data_master_translator|write_accepted~regout\ & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_data_master_translator|write_accepted~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\,
	combout => \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\);

-- Location: LCCOMB_X35_Y16_N26
\u0|addr_router_001|Equal4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal4~2_combout\ = (\u0|addr_router_001|Equal3~1_combout\ & (!\u0|nios2_qsys_0|W_alu_result\(6) & (!\u0|nios2_qsys_0|W_alu_result\(5) & \u0|addr_router_001|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal3~1_combout\,
	datab => \u0|nios2_qsys_0|W_alu_result\(6),
	datac => \u0|nios2_qsys_0|W_alu_result\(5),
	datad => \u0|addr_router_001|Equal4~1_combout\,
	combout => \u0|addr_router_001|Equal4~2_combout\);

-- Location: LCCOMB_X35_Y20_N6
\u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ = (!\u0|timer_0_s1_translator|wait_latency_counter\(1) & (\u0|addr_router_001|Equal4~2_combout\ & (\u0|timer_0_s1_translator|wait_latency_counter\(0) $ 
-- (\u0|timer_0|period_l_wr_strobe~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0_s1_translator|wait_latency_counter\(1),
	datab => \u0|addr_router_001|Equal4~2_combout\,
	datac => \u0|timer_0_s1_translator|wait_latency_counter\(0),
	datad => \u0|timer_0|period_l_wr_strobe~1_combout\,
	combout => \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\);

-- Location: LCCOMB_X35_Y20_N18
\u0|timer_0_s1_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0_s1_translator|read_latency_shift_reg~0_combout\ = (\u0|switch_s1_translator|waitrequest_reset_override~regout\ & (!\u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ & \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	datab => \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datad => \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	combout => \u0|timer_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCFF_X35_Y20_N19
\u0|timer_0_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0_s1_translator|read_latency_shift_reg~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X35_Y20_N30
\u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\) # ((\u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & !\u0|timer_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datab => \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \u0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: LCFF_X35_Y20_N31
\u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X35_Y20_N22
\u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\u0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\) # (\u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) 
-- & (((\u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datab => \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCFF_X35_Y20_N23
\u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X35_Y20_N24
\u0|timer_0|period_l_wr_strobe~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_wr_strobe~0_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(5) & (!\u0|nios2_qsys_0|W_alu_result\(6) & !\u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(5),
	datac => \u0|nios2_qsys_0|W_alu_result\(6),
	datad => \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|timer_0|period_l_wr_strobe~0_combout\);

-- Location: LCCOMB_X35_Y20_N10
\u0|timer_0|period_l_wr_strobe~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_wr_strobe~1_combout\ = (\u0|addr_router_001|Equal4~1_combout\ & (\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\ & (\u0|timer_0|period_l_wr_strobe~0_combout\ & \u0|addr_router_001|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal4~1_combout\,
	datab => \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\,
	datac => \u0|timer_0|period_l_wr_strobe~0_combout\,
	datad => \u0|addr_router_001|Equal3~1_combout\,
	combout => \u0|timer_0|period_l_wr_strobe~1_combout\);

-- Location: LCCOMB_X35_Y20_N20
\u0|timer_0_s1_translator|wait_latency_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0_s1_translator|wait_latency_counter~2_combout\ = (\u0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\ & ((\u0|timer_0_s1_translator|wait_latency_counter\(0) & (!\u0|timer_0_s1_translator|wait_latency_counter\(1) & 
-- \u0|timer_0|period_l_wr_strobe~1_combout\)) # (!\u0|timer_0_s1_translator|wait_latency_counter\(0) & (\u0|timer_0_s1_translator|wait_latency_counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|timer_0_s1_translator|wait_latency_counter\(0),
	datac => \u0|timer_0_s1_translator|wait_latency_counter\(1),
	datad => \u0|timer_0|period_l_wr_strobe~1_combout\,
	combout => \u0|timer_0_s1_translator|wait_latency_counter~2_combout\);

-- Location: LCFF_X35_Y20_N21
\u0|timer_0_s1_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0_s1_translator|wait_latency_counter~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X35_Y20_N4
\u0|timer_0_s1_translator|wait_latency_counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0_s1_translator|wait_latency_counter~1_combout\ = (\u0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\ & (!\u0|timer_0_s1_translator|wait_latency_counter\(0) & ((\u0|timer_0_s1_translator|wait_latency_counter\(1)) # 
-- (!\u0|timer_0|period_l_wr_strobe~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|timer_0_s1_translator|wait_latency_counter\(1),
	datac => \u0|timer_0_s1_translator|wait_latency_counter\(0),
	datad => \u0|timer_0|period_l_wr_strobe~1_combout\,
	combout => \u0|timer_0_s1_translator|wait_latency_counter~1_combout\);

-- Location: LCFF_X35_Y20_N5
\u0|timer_0_s1_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0_s1_translator|wait_latency_counter~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X38_Y19_N2
\u0|timer_0|Equal6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal6~2_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(2) & (!\u0|nios2_qsys_0|W_alu_result\(4) & \u0|nios2_qsys_0|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(2),
	datac => \u0|nios2_qsys_0|W_alu_result\(4),
	datad => \u0|nios2_qsys_0|W_alu_result\(3),
	combout => \u0|timer_0|Equal6~2_combout\);

-- Location: LCCOMB_X38_Y19_N6
\u0|timer_0|period_l_wr_strobe\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_wr_strobe~combout\ = (\u0|timer_0|period_l_wr_strobe~1_combout\ & (!\u0|timer_0_s1_translator|wait_latency_counter\(0) & (!\u0|timer_0_s1_translator|wait_latency_counter\(1) & \u0|timer_0|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_wr_strobe~1_combout\,
	datab => \u0|timer_0_s1_translator|wait_latency_counter\(0),
	datac => \u0|timer_0_s1_translator|wait_latency_counter\(1),
	datad => \u0|timer_0|Equal6~2_combout\,
	combout => \u0|timer_0|period_l_wr_strobe~combout\);

-- Location: LCFF_X41_Y22_N11
\u0|timer_0|period_l_register[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|period_l_register[0]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_l_register\(0));

-- Location: LCCOMB_X38_Y19_N18
\u0|timer_0|period_l_wr_strobe~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_wr_strobe~2_combout\ = (\u0|timer_0|period_l_wr_strobe~1_combout\ & (!\u0|timer_0_s1_translator|wait_latency_counter\(0) & !\u0|timer_0_s1_translator|wait_latency_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_wr_strobe~1_combout\,
	datab => \u0|timer_0_s1_translator|wait_latency_counter\(0),
	datac => \u0|timer_0_s1_translator|wait_latency_counter\(1),
	combout => \u0|timer_0|period_l_wr_strobe~2_combout\);

-- Location: LCCOMB_X37_Y19_N24
\u0|timer_0|force_reload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|force_reload~0_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(4) & (\u0|nios2_qsys_0|W_alu_result\(3) & \u0|timer_0|period_l_wr_strobe~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(4),
	datac => \u0|nios2_qsys_0|W_alu_result\(3),
	datad => \u0|timer_0|period_l_wr_strobe~2_combout\,
	combout => \u0|timer_0|force_reload~0_combout\);

-- Location: LCFF_X37_Y19_N25
\u0|timer_0|force_reload\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|force_reload~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|force_reload~regout\);

-- Location: LCCOMB_X42_Y22_N10
\u0|timer_0|internal_counter[5]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[5]~42_combout\ = (\u0|timer_0|internal_counter\(5) & (\u0|timer_0|internal_counter[4]~41\ & VCC)) # (!\u0|timer_0|internal_counter\(5) & (!\u0|timer_0|internal_counter[4]~41\))
-- \u0|timer_0|internal_counter[5]~43\ = CARRY((!\u0|timer_0|internal_counter\(5) & !\u0|timer_0|internal_counter[4]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(5),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[4]~41\,
	combout => \u0|timer_0|internal_counter[5]~42_combout\,
	cout => \u0|timer_0|internal_counter[5]~43\);

-- Location: LCFF_X43_Y21_N11
\u0|timer_0|period_l_register[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_l_register\(5));

-- Location: LCCOMB_X42_Y21_N16
\u0|timer_0|internal_counter[24]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[24]~80_combout\ = (\u0|timer_0|internal_counter\(24) & ((GND) # (!\u0|timer_0|internal_counter[23]~79\))) # (!\u0|timer_0|internal_counter\(24) & (\u0|timer_0|internal_counter[23]~79\ $ (GND)))
-- \u0|timer_0|internal_counter[24]~81\ = CARRY((\u0|timer_0|internal_counter\(24)) # (!\u0|timer_0|internal_counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(24),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[23]~79\,
	combout => \u0|timer_0|internal_counter[24]~80_combout\,
	cout => \u0|timer_0|internal_counter[24]~81\);

-- Location: LCCOMB_X42_Y21_N18
\u0|timer_0|internal_counter[25]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[25]~82_combout\ = (\u0|timer_0|internal_counter\(25) & (\u0|timer_0|internal_counter[24]~81\ & VCC)) # (!\u0|timer_0|internal_counter\(25) & (!\u0|timer_0|internal_counter[24]~81\))
-- \u0|timer_0|internal_counter[25]~83\ = CARRY((!\u0|timer_0|internal_counter\(25) & !\u0|timer_0|internal_counter[24]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(25),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[24]~81\,
	combout => \u0|timer_0|internal_counter[25]~82_combout\,
	cout => \u0|timer_0|internal_counter[25]~83\);

-- Location: LCCOMB_X38_Y19_N8
\u0|timer_0|Equal6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal6~1_combout\ = (\u0|nios2_qsys_0|W_alu_result\(2) & (!\u0|nios2_qsys_0|W_alu_result\(4) & \u0|nios2_qsys_0|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(2),
	datac => \u0|nios2_qsys_0|W_alu_result\(4),
	datad => \u0|nios2_qsys_0|W_alu_result\(3),
	combout => \u0|timer_0|Equal6~1_combout\);

-- Location: LCCOMB_X38_Y19_N12
\u0|timer_0|period_h_wr_strobe\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_wr_strobe~combout\ = (\u0|timer_0|period_l_wr_strobe~1_combout\ & (!\u0|timer_0_s1_translator|wait_latency_counter\(0) & (!\u0|timer_0_s1_translator|wait_latency_counter\(1) & \u0|timer_0|Equal6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_wr_strobe~1_combout\,
	datab => \u0|timer_0_s1_translator|wait_latency_counter\(0),
	datac => \u0|timer_0_s1_translator|wait_latency_counter\(1),
	datad => \u0|timer_0|Equal6~1_combout\,
	combout => \u0|timer_0|period_h_wr_strobe~combout\);

-- Location: LCFF_X41_Y22_N19
\u0|timer_0|period_h_register[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(9),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_h_register\(9));

-- Location: LCFF_X42_Y21_N19
\u0|timer_0|internal_counter[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[25]~82_combout\,
	sdata => \u0|timer_0|period_h_register\(9),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(25));

-- Location: LCCOMB_X42_Y21_N20
\u0|timer_0|internal_counter[26]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[26]~84_combout\ = (\u0|timer_0|internal_counter\(26) & ((GND) # (!\u0|timer_0|internal_counter[25]~83\))) # (!\u0|timer_0|internal_counter\(26) & (\u0|timer_0|internal_counter[25]~83\ $ (GND)))
-- \u0|timer_0|internal_counter[26]~85\ = CARRY((\u0|timer_0|internal_counter\(26)) # (!\u0|timer_0|internal_counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(26),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[25]~83\,
	combout => \u0|timer_0|internal_counter[26]~84_combout\,
	cout => \u0|timer_0|internal_counter[26]~85\);

-- Location: LCCOMB_X42_Y21_N22
\u0|timer_0|internal_counter[27]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[27]~86_combout\ = (\u0|timer_0|internal_counter\(27) & (\u0|timer_0|internal_counter[26]~85\ & VCC)) # (!\u0|timer_0|internal_counter\(27) & (!\u0|timer_0|internal_counter[26]~85\))
-- \u0|timer_0|internal_counter[27]~87\ = CARRY((!\u0|timer_0|internal_counter\(27) & !\u0|timer_0|internal_counter[26]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(27),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[26]~85\,
	combout => \u0|timer_0|internal_counter[27]~86_combout\,
	cout => \u0|timer_0|internal_counter[27]~87\);

-- Location: LCFF_X21_Y19_N11
\u0|nios2_qsys_0|d_writedata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata[27]~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(11));

-- Location: LCFF_X43_Y21_N25
\u0|timer_0|period_h_register[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(11),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_h_register\(11));

-- Location: LCFF_X42_Y21_N23
\u0|timer_0|internal_counter[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[27]~86_combout\,
	sdata => \u0|timer_0|period_h_register\(11),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(27));

-- Location: LCCOMB_X42_Y21_N24
\u0|timer_0|internal_counter[28]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[28]~88_combout\ = (\u0|timer_0|internal_counter\(28) & ((GND) # (!\u0|timer_0|internal_counter[27]~87\))) # (!\u0|timer_0|internal_counter\(28) & (\u0|timer_0|internal_counter[27]~87\ $ (GND)))
-- \u0|timer_0|internal_counter[28]~89\ = CARRY((\u0|timer_0|internal_counter\(28)) # (!\u0|timer_0|internal_counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(28),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[27]~87\,
	combout => \u0|timer_0|internal_counter[28]~88_combout\,
	cout => \u0|timer_0|internal_counter[28]~89\);

-- Location: LCCOMB_X42_Y21_N26
\u0|timer_0|internal_counter[29]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[29]~90_combout\ = (\u0|timer_0|internal_counter\(29) & (\u0|timer_0|internal_counter[28]~89\ & VCC)) # (!\u0|timer_0|internal_counter\(29) & (!\u0|timer_0|internal_counter[28]~89\))
-- \u0|timer_0|internal_counter[29]~91\ = CARRY((!\u0|timer_0|internal_counter\(29) & !\u0|timer_0|internal_counter[28]~89\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(29),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[28]~89\,
	combout => \u0|timer_0|internal_counter[29]~90_combout\,
	cout => \u0|timer_0|internal_counter[29]~91\);

-- Location: LCCOMB_X33_Y18_N2
\u0|rsp_xbar_mux_001|src_payload~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~143_combout\ = (\u0|width_adapter_001|out_data\(9) & ((\u0|rsp_xbar_demux_002|src1_valid~0_combout\) # ((\u0|width_adapter_003|out_data\(9) & \u0|rsp_xbar_demux_003|src1_valid~0_combout\)))) # 
-- (!\u0|width_adapter_001|out_data\(9) & (\u0|width_adapter_003|out_data\(9) & ((\u0|rsp_xbar_demux_003|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_001|out_data\(9),
	datab => \u0|width_adapter_003|out_data\(9),
	datac => \u0|rsp_xbar_demux_002|src1_valid~0_combout\,
	datad => \u0|rsp_xbar_demux_003|src1_valid~0_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~143_combout\);

-- Location: LCCOMB_X33_Y18_N4
\u0|rsp_xbar_mux_001|src_payload~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~145_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9) & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9),
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~145_combout\);

-- Location: LCCOMB_X4_Y24_N22
\u0|character_lcd_0|Char_LCD_Comm|data_out~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|data_out~3_combout\ = (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & \LCD_DATA[1]~1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datac => \LCD_DATA[1]~1\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|data_out~3_combout\);

-- Location: LCFF_X4_Y24_N23
\u0|character_lcd_0|Char_LCD_Comm|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|data_out~3_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Comm|data_out[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|data_out\(1));

-- Location: LCFF_X33_Y16_N27
\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|character_lcd_0|Char_LCD_Comm|data_out\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X32_Y16_N16
\u0|width_adapter_005|data_reg~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~37_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(9)) # ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(1) & \u0|width_adapter_005|ShiftLeft2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|always9~0_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(1),
	datac => \u0|width_adapter_005|data_reg\(9),
	datad => \u0|width_adapter_005|ShiftLeft2~1_combout\,
	combout => \u0|width_adapter_005|data_reg~37_combout\);

-- Location: LCFF_X32_Y16_N17
\u0|width_adapter_005|data_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~37_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(9));

-- Location: LCCOMB_X32_Y16_N10
\u0|rsp_xbar_mux_001|src_payload~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~144_combout\ = (\u0|width_adapter_005|out_valid~0_combout\ & ((\u0|width_adapter_005|data_reg\(9)) # ((\u0|width_adapter_005|ShiftLeft2~1_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|ShiftLeft2~1_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(1),
	datac => \u0|width_adapter_005|data_reg\(9),
	datad => \u0|width_adapter_005|out_valid~0_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~144_combout\);

-- Location: LCCOMB_X33_Y18_N14
\u0|rsp_xbar_mux_001|src_payload~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~147_combout\ = (\u0|rsp_xbar_mux_001|src_payload~170_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~143_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~145_combout\) # (\u0|rsp_xbar_mux_001|src_payload~144_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~170_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~143_combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~145_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~144_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~147_combout\);

-- Location: LCCOMB_X29_Y17_N30
\u0|nios2_qsys_0|av_ld_byte1_data[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte1_data[1]~7_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (\u0|nios2_qsys_0|av_fill_bit~0_combout\)) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & ((\u0|rsp_xbar_mux_001|src_payload~147_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~147_combout\,
	datad => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	combout => \u0|nios2_qsys_0|av_ld_byte1_data[1]~7_combout\);

-- Location: LCCOMB_X32_Y19_N22
\u0|rsp_xbar_mux_001|src_payload~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~81_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\ & 
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~81_combout\);

-- Location: LCCOMB_X30_Y20_N4
\u0|rsp_xbar_mux_001|src_payload~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~105_combout\ = (\u0|sram_0|readdata\(1) & ((\u0|rsp_xbar_mux_001|src_payload~82_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~81_combout\ & \u0|sdram_0|za_data\(1))))) # (!\u0|sram_0|readdata\(1) & 
-- (\u0|rsp_xbar_mux_001|src_payload~81_combout\ & (\u0|sdram_0|za_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdata\(1),
	datab => \u0|rsp_xbar_mux_001|src_payload~81_combout\,
	datac => \u0|sdram_0|za_data\(1),
	datad => \u0|rsp_xbar_mux_001|src_payload~82_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~105_combout\);

-- Location: LCCOMB_X36_Y21_N18
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ 
-- (((VCC) # (!\u0|jtag_uart_0|fifo_wr~regout\)))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|fifo_wr~regout\ $ 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~regout\,
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X36_Y21_N20
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ 
-- (((\u0|jtag_uart_0|fifo_wr~regout\) # (VCC))))) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # (GND))))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\u0|jtag_uart_0|fifo_wr~regout\ $ 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1))) # 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~regout\,
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCFF_X36_Y21_N21
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1));

-- Location: LCCOMB_X36_Y21_N22
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- VCC)))) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ (((VCC) # (!\u0|jtag_uart_0|fifo_wr~regout\)))))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = 
-- CARRY((!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\u0|jtag_uart_0|fifo_wr~regout\ $ 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~regout\,
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCFF_X36_Y21_N23
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2));

-- Location: LCCOMB_X36_Y21_N24
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ 
-- (((\u0|jtag_uart_0|fifo_wr~regout\) # (VCC))))) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # (GND))))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\u0|jtag_uart_0|fifo_wr~regout\ $ 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3))) # 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~regout\,
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: LCFF_X36_Y21_N25
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3));

-- Location: LCCOMB_X37_Y21_N18
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # ((!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)) # 
-- (!\u0|jtag_uart_0|r_val~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datac => \u0|jtag_uart_0|r_val~0_combout\,
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X36_Y21_N16
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datac => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X37_Y21_N22
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\u0|jtag_uart_0|r_val~0_combout\ & 
-- ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & 
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datab => \u0|jtag_uart_0|r_val~0_combout\,
	datac => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: LCFF_X37_Y21_N23
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\);

-- Location: LCCOMB_X37_Y21_N2
\u0|jtag_uart_0|fifo_wr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_wr~0_combout\ = (\u0|jtag_uart_0|woverflow~0_combout\ & !\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|woverflow~0_combout\,
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \u0|jtag_uart_0|fifo_wr~0_combout\);

-- Location: LCFF_X37_Y21_N3
\u0|jtag_uart_0|fifo_wr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|fifo_wr~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|fifo_wr~regout\);

-- Location: LCCOMB_X37_Y21_N16
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # 
-- ((\u0|jtag_uart_0|fifo_wr~regout\) # ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ & 
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	datac => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \u0|jtag_uart_0|fifo_wr~regout\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: LCFF_X37_Y21_N17
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\);

-- Location: LCFF_X37_Y21_N13
\u0|jtag_uart_0|r_val\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|r_val~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|r_val~regout\);

-- Location: LCCOMB_X37_Y21_N6
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\,
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\,
	datad => \u0|jtag_uart_0|r_val~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: LCFF_X37_Y21_N7
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|r_ena1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\);

-- Location: LCCOMB_X37_Y21_N12
\u0|jtag_uart_0|r_val~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|r_val~0_combout\ = (!\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\ & (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & 
-- ((!\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\) # (!\u0|jtag_uart_0|r_val~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\,
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datac => \u0|jtag_uart_0|r_val~regout\,
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\,
	combout => \u0|jtag_uart_0|r_val~0_combout\);

-- Location: LCCOMB_X37_Y21_N14
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \u0|jtag_uart_0|r_val~0_combout\ $ (\u0|jtag_uart_0|fifo_wr~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|r_val~0_combout\,
	datad => \u0|jtag_uart_0|fifo_wr~regout\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: LCFF_X36_Y21_N19
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0));

-- Location: LCCOMB_X36_Y21_N2
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (GND)
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: LCCOMB_X36_Y21_N4
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: LCFF_X37_Y20_N7
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1));

-- Location: LCFF_X36_Y21_N5
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	sdata => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X30_Y20_N14
\u0|rsp_xbar_mux_001|src_payload~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~106_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17)) # ((\u0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17))))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\u0|rsp_xbar_demux_001|src1_valid~combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17),
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17),
	combout => \u0|rsp_xbar_mux_001|src_payload~106_combout\);

-- Location: LCCOMB_X30_Y20_N22
\u0|rsp_xbar_mux_001|src_payload~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~164_combout\ = (\u0|rsp_xbar_mux_001|src_payload~106_combout\) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17) & 
-- (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17),
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~106_combout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~164_combout\);

-- Location: LCCOMB_X30_Y20_N0
\u0|rsp_xbar_mux_001|src_payload~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~107_combout\ = (\u0|rsp_xbar_mux_001|src_payload~105_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~164_combout\) # ((\u0|width_adapter_005|data_reg~13_combout\ & \u0|width_adapter_005|out_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|data_reg~13_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~105_combout\,
	datac => \u0|width_adapter_005|out_valid~0_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~164_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~107_combout\);

-- Location: LCCOMB_X29_Y16_N26
\u0|nios2_qsys_0|av_ld_byte2_data[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte2_data[1]~6_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (\u0|nios2_qsys_0|av_fill_bit~0_combout\)) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & ((\u0|rsp_xbar_mux_001|src_payload~107_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	datab => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~107_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte2_data[1]~6_combout\);

-- Location: LCCOMB_X30_Y17_N2
\u0|nios2_qsys_0|av_fill_bit~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_fill_bit~0_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld_signed~regout\ & ((\u0|nios2_qsys_0|Equal1~0_combout\ & (\u0|nios2_qsys_0|av_ld_byte1_data\(7))) # (!\u0|nios2_qsys_0|Equal1~0_combout\ & ((\u0|nios2_qsys_0|av_ld_byte0_data\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_ld_signed~regout\,
	datab => \u0|nios2_qsys_0|av_ld_byte1_data\(7),
	datac => \u0|nios2_qsys_0|Equal1~0_combout\,
	datad => \u0|nios2_qsys_0|av_ld_byte0_data\(7),
	combout => \u0|nios2_qsys_0|av_fill_bit~0_combout\);

-- Location: LCCOMB_X32_Y18_N22
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~34_combout\ = (\u0|nios2_qsys_0|av_ld_byte3_data_nxt~33_combout\) # ((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & (\u0|sram_0|readdata\(9) & 
-- \u0|rsp_xbar_demux_003|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~33_combout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sram_0|readdata\(9),
	datad => \u0|rsp_xbar_demux_003|src1_valid~0_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~34_combout\);

-- Location: LCCOMB_X29_Y16_N16
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~35_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (((\u0|nios2_qsys_0|av_fill_bit~0_combout\)))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~32_combout\) # 
-- ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~32_combout\,
	datab => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	datac => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~34_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~35_combout\);

-- Location: LCFF_X29_Y16_N17
\u0|nios2_qsys_0|av_ld_byte3_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~35_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte3_data\(1));

-- Location: LCFF_X29_Y16_N27
\u0|nios2_qsys_0|av_ld_byte2_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte2_data[1]~6_combout\,
	sdata => \u0|nios2_qsys_0|av_ld_byte3_data\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte2_data\(1));

-- Location: LCCOMB_X29_Y17_N18
\u0|nios2_qsys_0|av_ld_byte1_data_en~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte1_data_en~2_combout\ = (\u0|nios2_qsys_0|D_iw\(4)) # ((\u0|nios2_qsys_0|av_ld_rshift8~0_combout\) # ((!\u0|nios2_qsys_0|av_ld_aligning_data~regout\) # (!\u0|nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(4),
	datab => \u0|nios2_qsys_0|av_ld_rshift8~0_combout\,
	datac => \u0|nios2_qsys_0|D_iw\(3),
	datad => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	combout => \u0|nios2_qsys_0|av_ld_byte1_data_en~2_combout\);

-- Location: LCFF_X29_Y17_N31
\u0|nios2_qsys_0|av_ld_byte1_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte1_data[1]~7_combout\,
	sdata => \u0|nios2_qsys_0|av_ld_byte2_data\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \u0|nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte1_data\(1));

-- Location: LCCOMB_X30_Y18_N22
\u0|nios2_qsys_0|W_rf_wr_data[9]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[9]~26_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte1_data\(1))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (!\u0|nios2_qsys_0|E_alu_result~14_combout\ & 
-- ((\u0|nios2_qsys_0|W_alu_result\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datab => \u0|nios2_qsys_0|av_ld_byte1_data\(1),
	datac => \u0|nios2_qsys_0|W_alu_result\(9),
	datad => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[9]~26_combout\);

-- Location: LCCOMB_X30_Y21_N16
\u0|cmd_xbar_mux_001|src_payload~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~20_combout\ = (\u0|cmd_xbar_mux_001|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(10),
	combout => \u0|cmd_xbar_mux_001|src_payload~20_combout\);

-- Location: LCCOMB_X22_Y18_N20
\u0|nios2_qsys_0|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~4_combout\ = ((\u0|nios2_qsys_0|E_src1\(2) $ (\u0|nios2_qsys_0|E_src2\(2) $ (\u0|nios2_qsys_0|Add1~3\)))) # (GND)
-- \u0|nios2_qsys_0|Add1~5\ = CARRY((\u0|nios2_qsys_0|E_src1\(2) & ((!\u0|nios2_qsys_0|Add1~3\) # (!\u0|nios2_qsys_0|E_src2\(2)))) # (!\u0|nios2_qsys_0|E_src1\(2) & (!\u0|nios2_qsys_0|E_src2\(2) & !\u0|nios2_qsys_0|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(2),
	datab => \u0|nios2_qsys_0|E_src2\(2),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~3\,
	combout => \u0|nios2_qsys_0|Add1~4_combout\,
	cout => \u0|nios2_qsys_0|Add1~5\);

-- Location: LCCOMB_X22_Y18_N22
\u0|nios2_qsys_0|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~6_combout\ = (\u0|nios2_qsys_0|E_src2\(3) & ((\u0|nios2_qsys_0|E_src1\(3) & (!\u0|nios2_qsys_0|Add1~5\)) # (!\u0|nios2_qsys_0|E_src1\(3) & ((\u0|nios2_qsys_0|Add1~5\) # (GND))))) # (!\u0|nios2_qsys_0|E_src2\(3) & 
-- ((\u0|nios2_qsys_0|E_src1\(3) & (\u0|nios2_qsys_0|Add1~5\ & VCC)) # (!\u0|nios2_qsys_0|E_src1\(3) & (!\u0|nios2_qsys_0|Add1~5\))))
-- \u0|nios2_qsys_0|Add1~7\ = CARRY((\u0|nios2_qsys_0|E_src2\(3) & ((!\u0|nios2_qsys_0|Add1~5\) # (!\u0|nios2_qsys_0|E_src1\(3)))) # (!\u0|nios2_qsys_0|E_src2\(3) & (!\u0|nios2_qsys_0|E_src1\(3) & !\u0|nios2_qsys_0|Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(3),
	datab => \u0|nios2_qsys_0|E_src1\(3),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~5\,
	combout => \u0|nios2_qsys_0|Add1~6_combout\,
	cout => \u0|nios2_qsys_0|Add1~7\);

-- Location: LCCOMB_X23_Y18_N22
\u0|nios2_qsys_0|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~6_combout\ = (\u0|nios2_qsys_0|E_src1\(3) & ((\u0|nios2_qsys_0|E_src2\(3) & (\u0|nios2_qsys_0|Add2~5\ & VCC)) # (!\u0|nios2_qsys_0|E_src2\(3) & (!\u0|nios2_qsys_0|Add2~5\)))) # (!\u0|nios2_qsys_0|E_src1\(3) & 
-- ((\u0|nios2_qsys_0|E_src2\(3) & (!\u0|nios2_qsys_0|Add2~5\)) # (!\u0|nios2_qsys_0|E_src2\(3) & ((\u0|nios2_qsys_0|Add2~5\) # (GND)))))
-- \u0|nios2_qsys_0|Add2~7\ = CARRY((\u0|nios2_qsys_0|E_src1\(3) & (!\u0|nios2_qsys_0|E_src2\(3) & !\u0|nios2_qsys_0|Add2~5\)) # (!\u0|nios2_qsys_0|E_src1\(3) & ((!\u0|nios2_qsys_0|Add2~5\) # (!\u0|nios2_qsys_0|E_src2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(3),
	datab => \u0|nios2_qsys_0|E_src2\(3),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~5\,
	combout => \u0|nios2_qsys_0|Add2~6_combout\,
	cout => \u0|nios2_qsys_0|Add2~7\);

-- Location: LCCOMB_X24_Y18_N0
\u0|nios2_qsys_0|F_pc[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc[1]~0_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add1~6_combout\)) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_sub~regout\,
	datab => \u0|nios2_qsys_0|Add1~6_combout\,
	datad => \u0|nios2_qsys_0|Add2~6_combout\,
	combout => \u0|nios2_qsys_0|F_pc[1]~0_combout\);

-- Location: LCCOMB_X21_Y18_N12
\u0|nios2_qsys_0|F_pc_plus_one[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_plus_one[1]~2_combout\ = (\u0|nios2_qsys_0|F_pc\(1) & (!\u0|nios2_qsys_0|F_pc_plus_one[0]~1\)) # (!\u0|nios2_qsys_0|F_pc\(1) & ((\u0|nios2_qsys_0|F_pc_plus_one[0]~1\) # (GND)))
-- \u0|nios2_qsys_0|F_pc_plus_one[1]~3\ = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[0]~1\) # (!\u0|nios2_qsys_0|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(1),
	datad => VCC,
	cin => \u0|nios2_qsys_0|F_pc_plus_one[0]~1\,
	combout => \u0|nios2_qsys_0|F_pc_plus_one[1]~2_combout\,
	cout => \u0|nios2_qsys_0|F_pc_plus_one[1]~3\);

-- Location: LCFF_X24_Y18_N1
\u0|nios2_qsys_0|F_pc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_pc[1]~0_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[1]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|F_pc\(1));

-- Location: LCCOMB_X23_Y21_N16
\u0|cmd_xbar_mux_001|src_data[39]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_data\(39) = (\u0|cmd_xbar_mux_001|saved_grant\(1) & ((\u0|nios2_qsys_0|W_alu_result\(3)) # ((\u0|cmd_xbar_mux_001|saved_grant\(0) & \u0|nios2_qsys_0|F_pc\(1))))) # (!\u0|cmd_xbar_mux_001|saved_grant\(1) & 
-- (\u0|cmd_xbar_mux_001|saved_grant\(0) & (\u0|nios2_qsys_0|F_pc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \u0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \u0|nios2_qsys_0|F_pc\(1),
	datad => \u0|nios2_qsys_0|W_alu_result\(3),
	combout => \u0|cmd_xbar_mux_001|src_data\(39));

-- Location: LCCOMB_X23_Y21_N18
\u0|cmd_xbar_mux_001|src_data[40]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_data\(40) = (\u0|nios2_qsys_0|W_alu_result\(4) & ((\u0|cmd_xbar_mux_001|saved_grant\(1)) # ((\u0|cmd_xbar_mux_001|saved_grant\(0) & \u0|nios2_qsys_0|F_pc\(2))))) # (!\u0|nios2_qsys_0|W_alu_result\(4) & 
-- (((\u0|cmd_xbar_mux_001|saved_grant\(0) & \u0|nios2_qsys_0|F_pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(4),
	datab => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \u0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \u0|nios2_qsys_0|F_pc\(2),
	combout => \u0|cmd_xbar_mux_001|src_data\(40));

-- Location: LCCOMB_X24_Y21_N10
\u0|cmd_xbar_mux_001|src_data[41]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_data\(41) = (\u0|cmd_xbar_mux_001|saved_grant\(1) & ((\u0|nios2_qsys_0|W_alu_result\(5)) # ((\u0|nios2_qsys_0|F_pc\(3) & \u0|cmd_xbar_mux_001|saved_grant\(0))))) # (!\u0|cmd_xbar_mux_001|saved_grant\(1) & 
-- (((\u0|nios2_qsys_0|F_pc\(3) & \u0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \u0|nios2_qsys_0|W_alu_result\(5),
	datac => \u0|nios2_qsys_0|F_pc\(3),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_001|src_data\(41));

-- Location: LCCOMB_X24_Y21_N12
\u0|cmd_xbar_mux_001|src_data[42]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_data\(42) = (\u0|cmd_xbar_mux_001|saved_grant\(1) & ((\u0|nios2_qsys_0|W_alu_result\(6)) # ((\u0|nios2_qsys_0|F_pc\(4) & \u0|cmd_xbar_mux_001|saved_grant\(0))))) # (!\u0|cmd_xbar_mux_001|saved_grant\(1) & 
-- (((\u0|nios2_qsys_0|F_pc\(4) & \u0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \u0|nios2_qsys_0|W_alu_result\(6),
	datac => \u0|nios2_qsys_0|F_pc\(4),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_001|src_data\(42));

-- Location: LCCOMB_X25_Y21_N22
\u0|cmd_xbar_mux_001|src_data[43]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_data\(43) = (\u0|nios2_qsys_0|W_alu_result\(7) & ((\u0|cmd_xbar_mux_001|saved_grant\(1)) # ((\u0|cmd_xbar_mux_001|saved_grant\(0) & \u0|nios2_qsys_0|F_pc\(5))))) # (!\u0|nios2_qsys_0|W_alu_result\(7) & 
-- (((\u0|cmd_xbar_mux_001|saved_grant\(0) & \u0|nios2_qsys_0|F_pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(7),
	datab => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \u0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \u0|nios2_qsys_0|F_pc\(5),
	combout => \u0|cmd_xbar_mux_001|src_data\(43));

-- Location: LCCOMB_X25_Y21_N8
\u0|cmd_xbar_mux_001|src_data[44]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_data\(44) = (\u0|nios2_qsys_0|F_pc\(6) & ((\u0|cmd_xbar_mux_001|saved_grant\(0)) # ((\u0|cmd_xbar_mux_001|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(8))))) # (!\u0|nios2_qsys_0|F_pc\(6) & 
-- (((\u0|cmd_xbar_mux_001|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(6),
	datab => \u0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u0|nios2_qsys_0|W_alu_result\(8),
	combout => \u0|cmd_xbar_mux_001|src_data\(44));

-- Location: LCCOMB_X23_Y19_N14
\u0|nios2_qsys_0|R_src2_lo[7]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src2_lo[7]~9_combout\ = (!\u0|nios2_qsys_0|R_src2_lo~0_combout\ & ((\u0|nios2_qsys_0|R_src2_use_imm~regout\ & (\u0|nios2_qsys_0|D_iw\(13))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \u0|nios2_qsys_0|D_iw\(13),
	datac => \u0|nios2_qsys_0|R_src2_lo~0_combout\,
	datad => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \u0|nios2_qsys_0|R_src2_lo[7]~9_combout\);

-- Location: LCFF_X23_Y19_N15
\u0|nios2_qsys_0|E_src2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src2_lo[7]~9_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(7));

-- Location: LCCOMB_X22_Y18_N26
\u0|nios2_qsys_0|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~10_combout\ = (\u0|nios2_qsys_0|E_src1\(5) & ((\u0|nios2_qsys_0|E_src2\(5) & (!\u0|nios2_qsys_0|Add1~9\)) # (!\u0|nios2_qsys_0|E_src2\(5) & (\u0|nios2_qsys_0|Add1~9\ & VCC)))) # (!\u0|nios2_qsys_0|E_src1\(5) & 
-- ((\u0|nios2_qsys_0|E_src2\(5) & ((\u0|nios2_qsys_0|Add1~9\) # (GND))) # (!\u0|nios2_qsys_0|E_src2\(5) & (!\u0|nios2_qsys_0|Add1~9\))))
-- \u0|nios2_qsys_0|Add1~11\ = CARRY((\u0|nios2_qsys_0|E_src1\(5) & (\u0|nios2_qsys_0|E_src2\(5) & !\u0|nios2_qsys_0|Add1~9\)) # (!\u0|nios2_qsys_0|E_src1\(5) & ((\u0|nios2_qsys_0|E_src2\(5)) # (!\u0|nios2_qsys_0|Add1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(5),
	datab => \u0|nios2_qsys_0|E_src2\(5),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~9\,
	combout => \u0|nios2_qsys_0|Add1~10_combout\,
	cout => \u0|nios2_qsys_0|Add1~11\);

-- Location: LCCOMB_X22_Y18_N28
\u0|nios2_qsys_0|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~12_combout\ = ((\u0|nios2_qsys_0|E_src2\(6) $ (\u0|nios2_qsys_0|E_src1\(6) $ (\u0|nios2_qsys_0|Add1~11\)))) # (GND)
-- \u0|nios2_qsys_0|Add1~13\ = CARRY((\u0|nios2_qsys_0|E_src2\(6) & (\u0|nios2_qsys_0|E_src1\(6) & !\u0|nios2_qsys_0|Add1~11\)) # (!\u0|nios2_qsys_0|E_src2\(6) & ((\u0|nios2_qsys_0|E_src1\(6)) # (!\u0|nios2_qsys_0|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(6),
	datab => \u0|nios2_qsys_0|E_src1\(6),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~11\,
	combout => \u0|nios2_qsys_0|Add1~12_combout\,
	cout => \u0|nios2_qsys_0|Add1~13\);

-- Location: LCCOMB_X22_Y17_N0
\u0|nios2_qsys_0|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~16_combout\ = ((\u0|nios2_qsys_0|E_src2\(8) $ (\u0|nios2_qsys_0|E_src1\(8) $ (\u0|nios2_qsys_0|Add1~15\)))) # (GND)
-- \u0|nios2_qsys_0|Add1~17\ = CARRY((\u0|nios2_qsys_0|E_src2\(8) & (\u0|nios2_qsys_0|E_src1\(8) & !\u0|nios2_qsys_0|Add1~15\)) # (!\u0|nios2_qsys_0|E_src2\(8) & ((\u0|nios2_qsys_0|E_src1\(8)) # (!\u0|nios2_qsys_0|Add1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(8),
	datab => \u0|nios2_qsys_0|E_src1\(8),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~15\,
	combout => \u0|nios2_qsys_0|Add1~16_combout\,
	cout => \u0|nios2_qsys_0|Add1~17\);

-- Location: LCCOMB_X22_Y17_N2
\u0|nios2_qsys_0|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~18_combout\ = (\u0|nios2_qsys_0|E_src1\(9) & ((\u0|nios2_qsys_0|E_src2\(9) & (!\u0|nios2_qsys_0|Add1~17\)) # (!\u0|nios2_qsys_0|E_src2\(9) & (\u0|nios2_qsys_0|Add1~17\ & VCC)))) # (!\u0|nios2_qsys_0|E_src1\(9) & 
-- ((\u0|nios2_qsys_0|E_src2\(9) & ((\u0|nios2_qsys_0|Add1~17\) # (GND))) # (!\u0|nios2_qsys_0|E_src2\(9) & (!\u0|nios2_qsys_0|Add1~17\))))
-- \u0|nios2_qsys_0|Add1~19\ = CARRY((\u0|nios2_qsys_0|E_src1\(9) & (\u0|nios2_qsys_0|E_src2\(9) & !\u0|nios2_qsys_0|Add1~17\)) # (!\u0|nios2_qsys_0|E_src1\(9) & ((\u0|nios2_qsys_0|E_src2\(9)) # (!\u0|nios2_qsys_0|Add1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(9),
	datab => \u0|nios2_qsys_0|E_src2\(9),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~17\,
	combout => \u0|nios2_qsys_0|Add1~18_combout\,
	cout => \u0|nios2_qsys_0|Add1~19\);

-- Location: LCCOMB_X24_Y18_N10
\u0|nios2_qsys_0|F_pc[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc[7]~5_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add1~18_combout\))) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add2~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Add2~18_combout\,
	datab => \u0|nios2_qsys_0|E_alu_sub~regout\,
	datad => \u0|nios2_qsys_0|Add1~18_combout\,
	combout => \u0|nios2_qsys_0|F_pc[7]~5_combout\);

-- Location: LCCOMB_X21_Y18_N22
\u0|nios2_qsys_0|F_pc_plus_one[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_plus_one[6]~12_combout\ = (\u0|nios2_qsys_0|F_pc\(6) & (\u0|nios2_qsys_0|F_pc_plus_one[5]~11\ $ (GND))) # (!\u0|nios2_qsys_0|F_pc\(6) & (!\u0|nios2_qsys_0|F_pc_plus_one[5]~11\ & VCC))
-- \u0|nios2_qsys_0|F_pc_plus_one[6]~13\ = CARRY((\u0|nios2_qsys_0|F_pc\(6) & !\u0|nios2_qsys_0|F_pc_plus_one[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(6),
	datad => VCC,
	cin => \u0|nios2_qsys_0|F_pc_plus_one[5]~11\,
	combout => \u0|nios2_qsys_0|F_pc_plus_one[6]~12_combout\,
	cout => \u0|nios2_qsys_0|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X21_Y18_N24
\u0|nios2_qsys_0|F_pc_plus_one[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_plus_one[7]~14_combout\ = (\u0|nios2_qsys_0|F_pc\(7) & (!\u0|nios2_qsys_0|F_pc_plus_one[6]~13\)) # (!\u0|nios2_qsys_0|F_pc\(7) & ((\u0|nios2_qsys_0|F_pc_plus_one[6]~13\) # (GND)))
-- \u0|nios2_qsys_0|F_pc_plus_one[7]~15\ = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[6]~13\) # (!\u0|nios2_qsys_0|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(7),
	datad => VCC,
	cin => \u0|nios2_qsys_0|F_pc_plus_one[6]~13\,
	combout => \u0|nios2_qsys_0|F_pc_plus_one[7]~14_combout\,
	cout => \u0|nios2_qsys_0|F_pc_plus_one[7]~15\);

-- Location: LCFF_X24_Y18_N11
\u0|nios2_qsys_0|F_pc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_pc[7]~5_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[7]~14_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|F_pc\(7));

-- Location: LCCOMB_X20_Y17_N28
\u0|cmd_xbar_mux_001|src_data[45]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_data\(45) = (\u0|cmd_xbar_mux_001|saved_grant\(1) & ((\u0|nios2_qsys_0|W_alu_result\(9)) # ((\u0|nios2_qsys_0|F_pc\(7) & \u0|cmd_xbar_mux_001|saved_grant\(0))))) # (!\u0|cmd_xbar_mux_001|saved_grant\(1) & 
-- (((\u0|nios2_qsys_0|F_pc\(7) & \u0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \u0|nios2_qsys_0|W_alu_result\(9),
	datac => \u0|nios2_qsys_0|F_pc\(7),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_001|src_data\(45));

-- Location: LCCOMB_X25_Y21_N26
\u0|cmd_xbar_mux_001|src_data[46]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_data\(46) = (\u0|nios2_qsys_0|F_pc\(8) & ((\u0|cmd_xbar_mux_001|saved_grant\(0)) # ((\u0|nios2_qsys_0|W_alu_result\(10) & \u0|cmd_xbar_mux_001|saved_grant\(1))))) # (!\u0|nios2_qsys_0|F_pc\(8) & 
-- (((\u0|nios2_qsys_0|W_alu_result\(10) & \u0|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(8),
	datab => \u0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \u0|nios2_qsys_0|W_alu_result\(10),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_data\(46));

-- Location: LCCOMB_X25_Y19_N10
\u0|nios2_qsys_0|R_src2_lo[10]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src2_lo[10]~6_combout\ = (!\u0|nios2_qsys_0|R_src2_lo~0_combout\ & ((\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(16)))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datac => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datad => \u0|nios2_qsys_0|D_iw\(16),
	combout => \u0|nios2_qsys_0|R_src2_lo[10]~6_combout\);

-- Location: LCFF_X25_Y19_N11
\u0|nios2_qsys_0|E_src2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src2_lo[10]~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(10));

-- Location: LCCOMB_X22_Y17_N4
\u0|nios2_qsys_0|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~20_combout\ = ((\u0|nios2_qsys_0|E_src1\(10) $ (\u0|nios2_qsys_0|E_src2\(10) $ (\u0|nios2_qsys_0|Add1~19\)))) # (GND)
-- \u0|nios2_qsys_0|Add1~21\ = CARRY((\u0|nios2_qsys_0|E_src1\(10) & ((!\u0|nios2_qsys_0|Add1~19\) # (!\u0|nios2_qsys_0|E_src2\(10)))) # (!\u0|nios2_qsys_0|E_src1\(10) & (!\u0|nios2_qsys_0|E_src2\(10) & !\u0|nios2_qsys_0|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(10),
	datab => \u0|nios2_qsys_0|E_src2\(10),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~19\,
	combout => \u0|nios2_qsys_0|Add1~20_combout\,
	cout => \u0|nios2_qsys_0|Add1~21\);

-- Location: LCCOMB_X21_Y18_N8
\u0|nios2_qsys_0|F_pc[8]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc[8]~6_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add1~20_combout\))) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Add2~20_combout\,
	datab => \u0|nios2_qsys_0|Add1~20_combout\,
	datad => \u0|nios2_qsys_0|E_alu_sub~regout\,
	combout => \u0|nios2_qsys_0|F_pc[8]~6_combout\);

-- Location: LCCOMB_X21_Y18_N26
\u0|nios2_qsys_0|F_pc_plus_one[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_plus_one[8]~16_combout\ = (\u0|nios2_qsys_0|F_pc\(8) & (\u0|nios2_qsys_0|F_pc_plus_one[7]~15\ $ (GND))) # (!\u0|nios2_qsys_0|F_pc\(8) & (!\u0|nios2_qsys_0|F_pc_plus_one[7]~15\ & VCC))
-- \u0|nios2_qsys_0|F_pc_plus_one[8]~17\ = CARRY((\u0|nios2_qsys_0|F_pc\(8) & !\u0|nios2_qsys_0|F_pc_plus_one[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_pc\(8),
	datad => VCC,
	cin => \u0|nios2_qsys_0|F_pc_plus_one[7]~15\,
	combout => \u0|nios2_qsys_0|F_pc_plus_one[8]~16_combout\,
	cout => \u0|nios2_qsys_0|F_pc_plus_one[8]~17\);

-- Location: LCFF_X21_Y18_N9
\u0|nios2_qsys_0|F_pc[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_pc[8]~6_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[8]~16_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|F_pc\(8));

-- Location: LCCOMB_X21_Y18_N28
\u0|nios2_qsys_0|F_pc_plus_one[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_plus_one[9]~18_combout\ = (\u0|nios2_qsys_0|F_pc\(9) & (!\u0|nios2_qsys_0|F_pc_plus_one[8]~17\)) # (!\u0|nios2_qsys_0|F_pc\(9) & ((\u0|nios2_qsys_0|F_pc_plus_one[8]~17\) # (GND)))
-- \u0|nios2_qsys_0|F_pc_plus_one[9]~19\ = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[8]~17\) # (!\u0|nios2_qsys_0|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_pc\(9),
	datad => VCC,
	cin => \u0|nios2_qsys_0|F_pc_plus_one[8]~17\,
	combout => \u0|nios2_qsys_0|F_pc_plus_one[9]~18_combout\,
	cout => \u0|nios2_qsys_0|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X27_Y17_N0
\u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~3_combout\ = (\u0|nios2_qsys_0|R_ctrl_break~regout\) # ((\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_qsys_0|F_pc_plus_one[9]~18_combout\))) # (!\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_qsys_0|E_arith_result[11]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_arith_result[11]~4_combout\,
	datab => \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	datac => \u0|nios2_qsys_0|F_pc_plus_one[9]~18_combout\,
	datad => \u0|nios2_qsys_0|R_ctrl_break~regout\,
	combout => \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~3_combout\);

-- Location: LCCOMB_X24_Y18_N20
\u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~4_combout\ = (\u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~3_combout\ & !\u0|nios2_qsys_0|R_ctrl_exception~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~3_combout\,
	datad => \u0|nios2_qsys_0|R_ctrl_exception~regout\,
	combout => \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~4_combout\);

-- Location: LCFF_X24_Y18_N21
\u0|nios2_qsys_0|F_pc[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|F_pc\(9));

-- Location: LCCOMB_X25_Y19_N8
\u0|nios2_qsys_0|R_src2_lo[11]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src2_lo[11]~5_combout\ = (!\u0|nios2_qsys_0|R_src2_lo~0_combout\ & ((\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(17)))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datac => \u0|nios2_qsys_0|D_iw\(17),
	datad => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	combout => \u0|nios2_qsys_0|R_src2_lo[11]~5_combout\);

-- Location: LCFF_X25_Y19_N9
\u0|nios2_qsys_0|E_src2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src2_lo[11]~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(11));

-- Location: LCCOMB_X23_Y18_N30
\u0|nios2_qsys_0|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~14_combout\ = (\u0|nios2_qsys_0|E_src2\(7) & ((\u0|nios2_qsys_0|E_src1\(7) & (\u0|nios2_qsys_0|Add2~13\ & VCC)) # (!\u0|nios2_qsys_0|E_src1\(7) & (!\u0|nios2_qsys_0|Add2~13\)))) # (!\u0|nios2_qsys_0|E_src2\(7) & 
-- ((\u0|nios2_qsys_0|E_src1\(7) & (!\u0|nios2_qsys_0|Add2~13\)) # (!\u0|nios2_qsys_0|E_src1\(7) & ((\u0|nios2_qsys_0|Add2~13\) # (GND)))))
-- \u0|nios2_qsys_0|Add2~15\ = CARRY((\u0|nios2_qsys_0|E_src2\(7) & (!\u0|nios2_qsys_0|E_src1\(7) & !\u0|nios2_qsys_0|Add2~13\)) # (!\u0|nios2_qsys_0|E_src2\(7) & ((!\u0|nios2_qsys_0|Add2~13\) # (!\u0|nios2_qsys_0|E_src1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(7),
	datab => \u0|nios2_qsys_0|E_src1\(7),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~13\,
	combout => \u0|nios2_qsys_0|Add2~14_combout\,
	cout => \u0|nios2_qsys_0|Add2~15\);

-- Location: LCCOMB_X23_Y17_N6
\u0|nios2_qsys_0|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~22_combout\ = (\u0|nios2_qsys_0|E_src1\(11) & ((\u0|nios2_qsys_0|E_src2\(11) & (\u0|nios2_qsys_0|Add2~21\ & VCC)) # (!\u0|nios2_qsys_0|E_src2\(11) & (!\u0|nios2_qsys_0|Add2~21\)))) # (!\u0|nios2_qsys_0|E_src1\(11) & 
-- ((\u0|nios2_qsys_0|E_src2\(11) & (!\u0|nios2_qsys_0|Add2~21\)) # (!\u0|nios2_qsys_0|E_src2\(11) & ((\u0|nios2_qsys_0|Add2~21\) # (GND)))))
-- \u0|nios2_qsys_0|Add2~23\ = CARRY((\u0|nios2_qsys_0|E_src1\(11) & (!\u0|nios2_qsys_0|E_src2\(11) & !\u0|nios2_qsys_0|Add2~21\)) # (!\u0|nios2_qsys_0|E_src1\(11) & ((!\u0|nios2_qsys_0|Add2~21\) # (!\u0|nios2_qsys_0|E_src2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(11),
	datab => \u0|nios2_qsys_0|E_src2\(11),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~21\,
	combout => \u0|nios2_qsys_0|Add2~22_combout\,
	cout => \u0|nios2_qsys_0|Add2~23\);

-- Location: LCCOMB_X22_Y17_N6
\u0|nios2_qsys_0|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~22_combout\ = (\u0|nios2_qsys_0|E_src1\(11) & ((\u0|nios2_qsys_0|E_src2\(11) & (!\u0|nios2_qsys_0|Add1~21\)) # (!\u0|nios2_qsys_0|E_src2\(11) & (\u0|nios2_qsys_0|Add1~21\ & VCC)))) # (!\u0|nios2_qsys_0|E_src1\(11) & 
-- ((\u0|nios2_qsys_0|E_src2\(11) & ((\u0|nios2_qsys_0|Add1~21\) # (GND))) # (!\u0|nios2_qsys_0|E_src2\(11) & (!\u0|nios2_qsys_0|Add1~21\))))
-- \u0|nios2_qsys_0|Add1~23\ = CARRY((\u0|nios2_qsys_0|E_src1\(11) & (\u0|nios2_qsys_0|E_src2\(11) & !\u0|nios2_qsys_0|Add1~21\)) # (!\u0|nios2_qsys_0|E_src1\(11) & ((\u0|nios2_qsys_0|E_src2\(11)) # (!\u0|nios2_qsys_0|Add1~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(11),
	datab => \u0|nios2_qsys_0|E_src2\(11),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~21\,
	combout => \u0|nios2_qsys_0|Add1~22_combout\,
	cout => \u0|nios2_qsys_0|Add1~23\);

-- Location: LCCOMB_X27_Y17_N6
\u0|nios2_qsys_0|E_arith_result[11]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_arith_result[11]~4_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add1~22_combout\))) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|Add2~22_combout\,
	datac => \u0|nios2_qsys_0|Add1~22_combout\,
	datad => \u0|nios2_qsys_0|E_alu_sub~regout\,
	combout => \u0|nios2_qsys_0|E_arith_result[11]~4_combout\);

-- Location: LCCOMB_X22_Y21_N30
\u0|cmd_xbar_mux|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~11_combout\ = (\u0|nios2_qsys_0|d_writedata\(13) & \u0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_writedata\(13),
	datad => \u0|cmd_xbar_mux|saved_grant\(1),
	combout => \u0|cmd_xbar_mux|src_payload~11_combout\);

-- Location: LCCOMB_X32_Y19_N26
\u0|width_adapter_001|data_reg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|data_reg~5_combout\ = (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\u0|sdram_0|za_data\(11)) # (\u0|width_adapter_001|data_reg\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|za_data\(11),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datac => \u0|width_adapter_001|data_reg\(11),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_001|data_reg~5_combout\);

-- Location: LCFF_X32_Y19_N27
\u0|width_adapter_001|data_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_001|data_reg~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|data_reg\(11));

-- Location: LCCOMB_X32_Y19_N12
\u0|width_adapter_001|out_data[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|out_data\(11) = (\u0|width_adapter_001|data_reg\(11)) # ((!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sdram_0|za_data\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sdram_0|za_data\(11),
	datad => \u0|width_adapter_001|data_reg\(11),
	combout => \u0|width_adapter_001|out_data\(11));

-- Location: LCCOMB_X31_Y20_N2
\u0|rsp_xbar_mux_001|src_payload~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~133_combout\ = (\u0|width_adapter_003|out_data\(11) & ((\u0|rsp_xbar_demux_003|src1_valid~0_combout\) # ((\u0|rsp_xbar_demux_002|src1_valid~0_combout\ & \u0|width_adapter_001|out_data\(11))))) # 
-- (!\u0|width_adapter_003|out_data\(11) & (\u0|rsp_xbar_demux_002|src1_valid~0_combout\ & ((\u0|width_adapter_001|out_data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_003|out_data\(11),
	datab => \u0|rsp_xbar_demux_002|src1_valid~0_combout\,
	datac => \u0|rsp_xbar_demux_003|src1_valid~0_combout\,
	datad => \u0|width_adapter_001|out_data\(11),
	combout => \u0|rsp_xbar_mux_001|src_payload~133_combout\);

-- Location: LCCOMB_X34_Y21_N22
\u0|rsp_xbar_mux_001|src_payload~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~135_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11),
	combout => \u0|rsp_xbar_mux_001|src_payload~135_combout\);

-- Location: LCCOMB_X21_Y19_N10
\u0|cmd_xbar_mux_001|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~10_combout\ = (\u0|nios2_qsys_0|d_writedata\(11) & \u0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_writedata\(11),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_payload~10_combout\);

-- Location: LCCOMB_X21_Y18_N30
\u0|nios2_qsys_0|F_pc_plus_one[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_plus_one[10]~20_combout\ = (\u0|nios2_qsys_0|F_pc\(10) & (\u0|nios2_qsys_0|F_pc_plus_one[9]~19\ $ (GND))) # (!\u0|nios2_qsys_0|F_pc\(10) & (!\u0|nios2_qsys_0|F_pc_plus_one[9]~19\ & VCC))
-- \u0|nios2_qsys_0|F_pc_plus_one[10]~21\ = CARRY((\u0|nios2_qsys_0|F_pc\(10) & !\u0|nios2_qsys_0|F_pc_plus_one[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_pc\(10),
	datad => VCC,
	cin => \u0|nios2_qsys_0|F_pc_plus_one[9]~19\,
	combout => \u0|nios2_qsys_0|F_pc_plus_one[10]~20_combout\,
	cout => \u0|nios2_qsys_0|F_pc_plus_one[10]~21\);

-- Location: LCFF_X23_Y15_N25
\u0|nios2_qsys_0|F_pc[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_pc[10]~7_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[10]~20_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|F_pc\(10));

-- Location: LCCOMB_X20_Y17_N8
\u0|cmd_xbar_mux_001|src_data[48]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_data\(48) = (\u0|cmd_xbar_mux_001|saved_grant\(0) & ((\u0|nios2_qsys_0|F_pc\(10)) # ((\u0|nios2_qsys_0|W_alu_result\(12) & \u0|cmd_xbar_mux_001|saved_grant\(1))))) # (!\u0|cmd_xbar_mux_001|saved_grant\(0) & 
-- (\u0|nios2_qsys_0|W_alu_result\(12) & ((\u0|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \u0|nios2_qsys_0|W_alu_result\(12),
	datac => \u0|nios2_qsys_0|F_pc\(10),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_data\(48));

-- Location: LCCOMB_X33_Y19_N2
\u0|rsp_xbar_mux_001|src_payload~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~130_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12),
	combout => \u0|rsp_xbar_mux_001|src_payload~130_combout\);

-- Location: LCFF_X36_Y20_N17
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LCFF_X43_Y21_N3
\u0|timer_0|period_h_register[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(12),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_h_register\(12));

-- Location: LCFF_X42_Y21_N25
\u0|timer_0|internal_counter[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[28]~88_combout\,
	sdata => \u0|timer_0|period_h_register\(12),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(28));

-- Location: LCCOMB_X38_Y19_N0
\u0|timer_0|snap_strobe~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|snap_strobe~0_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(3) & (\u0|nios2_qsys_0|W_alu_result\(4) & \u0|timer_0|period_l_wr_strobe~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(3),
	datac => \u0|nios2_qsys_0|W_alu_result\(4),
	datad => \u0|timer_0|period_l_wr_strobe~2_combout\,
	combout => \u0|timer_0|snap_strobe~0_combout\);

-- Location: LCFF_X40_Y21_N15
\u0|timer_0|counter_snapshot[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|internal_counter\(28),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(28));

-- Location: LCCOMB_X41_Y20_N6
\u0|timer_0|Equal6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal6~3_combout\ = (\u0|nios2_qsys_0|W_alu_result\(4) & (!\u0|nios2_qsys_0|W_alu_result\(3) & \u0|nios2_qsys_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|W_alu_result\(4),
	datac => \u0|nios2_qsys_0|W_alu_result\(3),
	datad => \u0|nios2_qsys_0|W_alu_result\(2),
	combout => \u0|timer_0|Equal6~3_combout\);

-- Location: LCFF_X43_Y21_N19
\u0|timer_0|period_l_register[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(12),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_l_register\(12));

-- Location: LCCOMB_X43_Y21_N18
\u0|timer_0|read_mux_out[12]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[12]~34_combout\ = (\u0|timer_0|Equal6~2_combout\ & ((\u0|timer_0|period_l_register\(12)) # ((\u0|timer_0|Equal6~1_combout\ & \u0|timer_0|period_h_register\(12))))) # (!\u0|timer_0|Equal6~2_combout\ & (\u0|timer_0|Equal6~1_combout\ 
-- & ((\u0|timer_0|period_h_register\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~2_combout\,
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_l_register\(12),
	datad => \u0|timer_0|period_h_register\(12),
	combout => \u0|timer_0|read_mux_out[12]~34_combout\);

-- Location: LCCOMB_X40_Y21_N10
\u0|timer_0|read_mux_out[12]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[12]~36_combout\ = (\u0|timer_0|read_mux_out~35_combout\) # ((\u0|timer_0|read_mux_out[12]~34_combout\) # ((\u0|timer_0|counter_snapshot\(28) & \u0|timer_0|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out~35_combout\,
	datab => \u0|timer_0|counter_snapshot\(28),
	datac => \u0|timer_0|Equal6~3_combout\,
	datad => \u0|timer_0|read_mux_out[12]~34_combout\,
	combout => \u0|timer_0|read_mux_out[12]~36_combout\);

-- Location: LCFF_X40_Y21_N11
\u0|timer_0|readdata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|read_mux_out[12]~36_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|readdata\(12));

-- Location: LCCOMB_X36_Y20_N10
\u0|timer_0_s1_translator|av_readdata_pre[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout\ = \u0|timer_0|readdata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|readdata\(12),
	combout => \u0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout\);

-- Location: LCFF_X36_Y20_N11
\u0|timer_0_s1_translator|av_readdata_pre[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0_s1_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X36_Y20_N16
\u0|rsp_xbar_mux_001|src_payload~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~131_combout\ = (\u0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|timer_0_s1_translator|av_readdata_pre\(12)) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12))))) # (!\u0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datad => \u0|timer_0_s1_translator|av_readdata_pre\(12),
	combout => \u0|rsp_xbar_mux_001|src_payload~131_combout\);

-- Location: LCCOMB_X33_Y19_N16
\u0|rsp_xbar_mux_001|src_payload~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~168_combout\ = (\u0|rsp_xbar_mux_001|src_payload~131_combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) & 
-- (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12),
	datab => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~131_combout\,
	datad => \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~168_combout\);

-- Location: LCCOMB_X33_Y19_N0
\u0|rsp_xbar_mux_001|src_payload~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~128_combout\ = (\u0|rsp_xbar_demux_002|src1_valid~0_combout\ & ((\u0|width_adapter_001|out_data\(12)) # ((\u0|width_adapter_003|out_data\(12) & \u0|rsp_xbar_demux_003|src1_valid~0_combout\)))) # 
-- (!\u0|rsp_xbar_demux_002|src1_valid~0_combout\ & (\u0|width_adapter_003|out_data\(12) & ((\u0|rsp_xbar_demux_003|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_002|src1_valid~0_combout\,
	datab => \u0|width_adapter_003|out_data\(12),
	datac => \u0|width_adapter_001|out_data\(12),
	datad => \u0|rsp_xbar_demux_003|src1_valid~0_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~128_combout\);

-- Location: LCCOMB_X33_Y19_N28
\u0|rsp_xbar_mux_001|src_payload~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~132_combout\ = (\u0|rsp_xbar_mux_001|src_payload~129_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~130_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~168_combout\) # (\u0|rsp_xbar_mux_001|src_payload~128_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~129_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~130_combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~168_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~128_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~132_combout\);

-- Location: LCCOMB_X29_Y17_N10
\u0|nios2_qsys_0|av_ld_byte1_data[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte1_data[4]~4_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (\u0|nios2_qsys_0|av_fill_bit~0_combout\)) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & ((\u0|rsp_xbar_mux_001|src_payload~132_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~132_combout\,
	datad => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	combout => \u0|nios2_qsys_0|av_ld_byte1_data[4]~4_combout\);

-- Location: LCCOMB_X32_Y18_N26
\u0|rsp_xbar_mux_001|src_payload~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~92_combout\ = (\u0|sram_0|readdata\(4) & ((\u0|rsp_xbar_mux_001|src_payload~82_combout\) # ((\u0|sdram_0|za_data\(4) & \u0|rsp_xbar_mux_001|src_payload~81_combout\)))) # (!\u0|sram_0|readdata\(4) & (\u0|sdram_0|za_data\(4) 
-- & (\u0|rsp_xbar_mux_001|src_payload~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdata\(4),
	datab => \u0|sdram_0|za_data\(4),
	datac => \u0|rsp_xbar_mux_001|src_payload~81_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~82_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~92_combout\);

-- Location: LCCOMB_X4_Y24_N4
\u0|character_lcd_0|Char_LCD_Comm|data_out~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|data_out~6_combout\ = (\LCD_DATA[4]~4\ & \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_DATA[4]~4\,
	datac => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|data_out~6_combout\);

-- Location: LCFF_X4_Y24_N5
\u0|character_lcd_0|Char_LCD_Comm|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|data_out~6_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Comm|data_out[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|data_out\(4));

-- Location: LCFF_X32_Y16_N19
\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|character_lcd_0|Char_LCD_Comm|data_out\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X32_Y16_N30
\u0|width_adapter_005|data_reg~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~10_combout\ = (\u0|width_adapter_005|data_reg\(20)) # ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(4) & 
-- (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|data_reg\(20),
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(4),
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_005|data_reg~10_combout\);

-- Location: LCCOMB_X30_Y21_N20
\u0|rsp_xbar_mux_001|src_payload~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~96_combout\ = (\u0|rsp_xbar_mux_001|src_payload~95_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~92_combout\) # ((\u0|width_adapter_005|data_reg~10_combout\ & \u0|width_adapter_005|out_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~95_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~92_combout\,
	datac => \u0|width_adapter_005|data_reg~10_combout\,
	datad => \u0|width_adapter_005|out_valid~0_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~96_combout\);

-- Location: LCCOMB_X29_Y17_N24
\u0|nios2_qsys_0|av_ld_byte2_data[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte2_data[4]~3_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (\u0|nios2_qsys_0|av_fill_bit~0_combout\)) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & ((\u0|rsp_xbar_mux_001|src_payload~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~96_combout\,
	datad => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	combout => \u0|nios2_qsys_0|av_ld_byte2_data[4]~3_combout\);

-- Location: LCCOMB_X29_Y21_N0
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~19_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28) & (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~19_combout\);

-- Location: LCFF_X32_Y17_N9
\u0|sram_0|readdata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \SRAM_DQ[13]~13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|readdata\(13));

-- Location: LCCOMB_X32_Y17_N30
\u0|width_adapter_003|data_reg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|data_reg~6_combout\ = (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & ((\u0|sram_0|readdata\(13)) # (\u0|width_adapter_003|data_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \u0|sram_0|readdata\(13),
	datac => \u0|width_adapter_003|data_reg\(13),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	combout => \u0|width_adapter_003|data_reg~6_combout\);

-- Location: LCFF_X32_Y17_N31
\u0|width_adapter_003|data_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_003|data_reg~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_003|data_reg\(13));

-- Location: LCCOMB_X32_Y17_N8
\u0|width_adapter_003|out_data[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|out_data\(13) = (\u0|width_adapter_003|data_reg\(13)) # ((!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sram_0|readdata\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sram_0|readdata\(13),
	datad => \u0|width_adapter_003|data_reg\(13),
	combout => \u0|width_adapter_003|out_data\(13));

-- Location: LCCOMB_X31_Y18_N28
\u0|rsp_xbar_mux_001|src_payload~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~123_combout\ = (\u0|rsp_xbar_demux_002|src1_valid~0_combout\ & ((\u0|width_adapter_001|out_data\(13)) # ((\u0|rsp_xbar_demux_003|src1_valid~0_combout\ & \u0|width_adapter_003|out_data\(13))))) # 
-- (!\u0|rsp_xbar_demux_002|src1_valid~0_combout\ & (\u0|rsp_xbar_demux_003|src1_valid~0_combout\ & (\u0|width_adapter_003|out_data\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_002|src1_valid~0_combout\,
	datab => \u0|rsp_xbar_demux_003|src1_valid~0_combout\,
	datac => \u0|width_adapter_003|out_data\(13),
	datad => \u0|width_adapter_001|out_data\(13),
	combout => \u0|rsp_xbar_mux_001|src_payload~123_combout\);

-- Location: LCCOMB_X31_Y18_N14
\u0|rsp_xbar_mux_001|src_payload~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~125_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13) & (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~125_combout\);

-- Location: LCCOMB_X4_Y24_N6
\u0|character_lcd_0|Char_LCD_Comm|data_out~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|data_out~7_combout\ = (\LCD_DATA[5]~5\ & \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_DATA[5]~5\,
	datac => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|data_out~7_combout\);

-- Location: LCFF_X4_Y24_N7
\u0|character_lcd_0|Char_LCD_Comm|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|data_out~7_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Comm|data_out[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|data_out\(5));

-- Location: LCFF_X33_Y17_N25
\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|character_lcd_0|Char_LCD_Comm|data_out\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X34_Y18_N14
\u0|width_adapter_005|data_reg~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~33_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(13)) # ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(5) & \u0|width_adapter_005|ShiftLeft2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|always9~0_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(5),
	datac => \u0|width_adapter_005|data_reg\(13),
	datad => \u0|width_adapter_005|ShiftLeft2~1_combout\,
	combout => \u0|width_adapter_005|data_reg~33_combout\);

-- Location: LCFF_X34_Y18_N15
\u0|width_adapter_005|data_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~33_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(13));

-- Location: LCCOMB_X34_Y18_N8
\u0|rsp_xbar_mux_001|src_payload~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~124_combout\ = (\u0|width_adapter_005|out_valid~0_combout\ & ((\u0|width_adapter_005|data_reg\(13)) # ((\u0|width_adapter_005|ShiftLeft2~1_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|ShiftLeft2~1_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(5),
	datac => \u0|width_adapter_005|data_reg\(13),
	datad => \u0|width_adapter_005|out_valid~0_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~124_combout\);

-- Location: LCCOMB_X31_Y18_N20
\u0|rsp_xbar_mux_001|src_payload~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~127_combout\ = (\u0|rsp_xbar_mux_001|src_payload~167_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~123_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~125_combout\) # (\u0|rsp_xbar_mux_001|src_payload~124_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~167_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~123_combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~125_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~124_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~127_combout\);

-- Location: LCCOMB_X29_Y17_N26
\u0|nios2_qsys_0|av_ld_byte1_data[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte1_data[5]~3_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (\u0|nios2_qsys_0|av_fill_bit~0_combout\)) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & ((\u0|rsp_xbar_mux_001|src_payload~127_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~127_combout\,
	datad => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	combout => \u0|nios2_qsys_0|av_ld_byte1_data[5]~3_combout\);

-- Location: LCFF_X27_Y20_N1
\u0|nios2_qsys_0|d_writedata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(2));

-- Location: LCCOMB_X27_Y20_N0
\u0|cmd_xbar_mux|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~9_combout\ = (\u0|cmd_xbar_mux|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(2),
	combout => \u0|cmd_xbar_mux|src_payload~9_combout\);

-- Location: LCFF_X27_Y21_N9
\u0|nios2_qsys_0|d_writedata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(3));

-- Location: LCCOMB_X27_Y21_N8
\u0|cmd_xbar_mux|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~3_combout\ = (\u0|cmd_xbar_mux|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(3),
	combout => \u0|cmd_xbar_mux|src_payload~3_combout\);

-- Location: LCCOMB_X30_Y17_N30
\u0|nios2_qsys_0|W_rf_wr_data[14]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[14]~21_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (\u0|nios2_qsys_0|av_ld_byte1_data\(6))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|W_alu_result\(14) & !\u0|nios2_qsys_0|E_alu_result~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_byte1_data\(6),
	datab => \u0|nios2_qsys_0|W_alu_result\(14),
	datac => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datad => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[14]~21_combout\);

-- Location: LCCOMB_X24_Y19_N4
\u0|nios2_qsys_0|R_src2_lo[15]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src2_lo[15]~1_combout\ = (!\u0|nios2_qsys_0|R_src2_lo~0_combout\ & ((\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(21)))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datac => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datad => \u0|nios2_qsys_0|D_iw\(21),
	combout => \u0|nios2_qsys_0|R_src2_lo[15]~1_combout\);

-- Location: LCFF_X24_Y19_N5
\u0|nios2_qsys_0|E_src2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src2_lo[15]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(15));

-- Location: LCCOMB_X25_Y17_N18
\u0|nios2_qsys_0|E_logic_result[15]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[15]~8_combout\ = (\u0|nios2_qsys_0|E_src1\(15) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|E_src2\(15) & \u0|nios2_qsys_0|R_logic_op\(0)))))) # (!\u0|nios2_qsys_0|E_src1\(15) & ((\u0|nios2_qsys_0|E_src2\(15) & 
-- (\u0|nios2_qsys_0|R_logic_op\(1))) # (!\u0|nios2_qsys_0|E_src2\(15) & (!\u0|nios2_qsys_0|R_logic_op\(1) & !\u0|nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(15),
	datab => \u0|nios2_qsys_0|E_src2\(15),
	datac => \u0|nios2_qsys_0|R_logic_op\(1),
	datad => \u0|nios2_qsys_0|R_logic_op\(0),
	combout => \u0|nios2_qsys_0|E_logic_result[15]~8_combout\);

-- Location: LCCOMB_X23_Y19_N0
\u0|nios2_qsys_0|R_src2_lo[14]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src2_lo[14]~2_combout\ = (!\u0|nios2_qsys_0|R_src2_lo~0_combout\ & ((\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(20)))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datac => \u0|nios2_qsys_0|R_src2_lo~0_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(20),
	combout => \u0|nios2_qsys_0|R_src2_lo[14]~2_combout\);

-- Location: LCFF_X23_Y19_N1
\u0|nios2_qsys_0|E_src2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src2_lo[14]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(14));

-- Location: LCCOMB_X22_Y17_N8
\u0|nios2_qsys_0|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~24_combout\ = ((\u0|nios2_qsys_0|E_src2\(12) $ (\u0|nios2_qsys_0|E_src1\(12) $ (\u0|nios2_qsys_0|Add1~23\)))) # (GND)
-- \u0|nios2_qsys_0|Add1~25\ = CARRY((\u0|nios2_qsys_0|E_src2\(12) & (\u0|nios2_qsys_0|E_src1\(12) & !\u0|nios2_qsys_0|Add1~23\)) # (!\u0|nios2_qsys_0|E_src2\(12) & ((\u0|nios2_qsys_0|E_src1\(12)) # (!\u0|nios2_qsys_0|Add1~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(12),
	datab => \u0|nios2_qsys_0|E_src1\(12),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~23\,
	combout => \u0|nios2_qsys_0|Add1~24_combout\,
	cout => \u0|nios2_qsys_0|Add1~25\);

-- Location: LCCOMB_X22_Y17_N10
\u0|nios2_qsys_0|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~26_combout\ = (\u0|nios2_qsys_0|E_src2\(13) & ((\u0|nios2_qsys_0|E_src1\(13) & (!\u0|nios2_qsys_0|Add1~25\)) # (!\u0|nios2_qsys_0|E_src1\(13) & ((\u0|nios2_qsys_0|Add1~25\) # (GND))))) # (!\u0|nios2_qsys_0|E_src2\(13) & 
-- ((\u0|nios2_qsys_0|E_src1\(13) & (\u0|nios2_qsys_0|Add1~25\ & VCC)) # (!\u0|nios2_qsys_0|E_src1\(13) & (!\u0|nios2_qsys_0|Add1~25\))))
-- \u0|nios2_qsys_0|Add1~27\ = CARRY((\u0|nios2_qsys_0|E_src2\(13) & ((!\u0|nios2_qsys_0|Add1~25\) # (!\u0|nios2_qsys_0|E_src1\(13)))) # (!\u0|nios2_qsys_0|E_src2\(13) & (!\u0|nios2_qsys_0|E_src1\(13) & !\u0|nios2_qsys_0|Add1~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(13),
	datab => \u0|nios2_qsys_0|E_src1\(13),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~25\,
	combout => \u0|nios2_qsys_0|Add1~26_combout\,
	cout => \u0|nios2_qsys_0|Add1~27\);

-- Location: LCCOMB_X22_Y17_N12
\u0|nios2_qsys_0|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~28_combout\ = ((\u0|nios2_qsys_0|E_src1\(14) $ (\u0|nios2_qsys_0|E_src2\(14) $ (\u0|nios2_qsys_0|Add1~27\)))) # (GND)
-- \u0|nios2_qsys_0|Add1~29\ = CARRY((\u0|nios2_qsys_0|E_src1\(14) & ((!\u0|nios2_qsys_0|Add1~27\) # (!\u0|nios2_qsys_0|E_src2\(14)))) # (!\u0|nios2_qsys_0|E_src1\(14) & (!\u0|nios2_qsys_0|E_src2\(14) & !\u0|nios2_qsys_0|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(14),
	datab => \u0|nios2_qsys_0|E_src2\(14),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~27\,
	combout => \u0|nios2_qsys_0|Add1~28_combout\,
	cout => \u0|nios2_qsys_0|Add1~29\);

-- Location: LCCOMB_X22_Y17_N14
\u0|nios2_qsys_0|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~30_combout\ = (\u0|nios2_qsys_0|E_src1\(15) & ((\u0|nios2_qsys_0|E_src2\(15) & (!\u0|nios2_qsys_0|Add1~29\)) # (!\u0|nios2_qsys_0|E_src2\(15) & (\u0|nios2_qsys_0|Add1~29\ & VCC)))) # (!\u0|nios2_qsys_0|E_src1\(15) & 
-- ((\u0|nios2_qsys_0|E_src2\(15) & ((\u0|nios2_qsys_0|Add1~29\) # (GND))) # (!\u0|nios2_qsys_0|E_src2\(15) & (!\u0|nios2_qsys_0|Add1~29\))))
-- \u0|nios2_qsys_0|Add1~31\ = CARRY((\u0|nios2_qsys_0|E_src1\(15) & (\u0|nios2_qsys_0|E_src2\(15) & !\u0|nios2_qsys_0|Add1~29\)) # (!\u0|nios2_qsys_0|E_src1\(15) & ((\u0|nios2_qsys_0|E_src2\(15)) # (!\u0|nios2_qsys_0|Add1~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(15),
	datab => \u0|nios2_qsys_0|E_src2\(15),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~29\,
	combout => \u0|nios2_qsys_0|Add1~30_combout\,
	cout => \u0|nios2_qsys_0|Add1~31\);

-- Location: LCCOMB_X25_Y18_N20
\u0|nios2_qsys_0|E_src1[15]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src1[15]~9_combout\ = (\u0|nios2_qsys_0|R_src1~18_combout\ & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15))) # (!\u0|nios2_qsys_0|R_src1~18_combout\ & ((\u0|nios2_qsys_0|D_iw\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	datab => \u0|nios2_qsys_0|R_src1~18_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(19),
	combout => \u0|nios2_qsys_0|E_src1[15]~9_combout\);

-- Location: LCCOMB_X21_Y17_N4
\u0|nios2_qsys_0|F_pc_plus_one[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_plus_one[13]~26_combout\ = (\u0|nios2_qsys_0|F_pc\(13) & (!\u0|nios2_qsys_0|F_pc_plus_one[12]~25\)) # (!\u0|nios2_qsys_0|F_pc\(13) & ((\u0|nios2_qsys_0|F_pc_plus_one[12]~25\) # (GND)))
-- \u0|nios2_qsys_0|F_pc_plus_one[13]~27\ = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[12]~25\) # (!\u0|nios2_qsys_0|F_pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(13),
	datad => VCC,
	cin => \u0|nios2_qsys_0|F_pc_plus_one[12]~25\,
	combout => \u0|nios2_qsys_0|F_pc_plus_one[13]~26_combout\,
	cout => \u0|nios2_qsys_0|F_pc_plus_one[13]~27\);

-- Location: LCFF_X25_Y18_N21
\u0|nios2_qsys_0|E_src1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src1[15]~9_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[13]~26_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(15));

-- Location: LCCOMB_X23_Y17_N8
\u0|nios2_qsys_0|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~24_combout\ = ((\u0|nios2_qsys_0|E_src2\(12) $ (\u0|nios2_qsys_0|E_src1\(12) $ (!\u0|nios2_qsys_0|Add2~23\)))) # (GND)
-- \u0|nios2_qsys_0|Add2~25\ = CARRY((\u0|nios2_qsys_0|E_src2\(12) & ((\u0|nios2_qsys_0|E_src1\(12)) # (!\u0|nios2_qsys_0|Add2~23\))) # (!\u0|nios2_qsys_0|E_src2\(12) & (\u0|nios2_qsys_0|E_src1\(12) & !\u0|nios2_qsys_0|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(12),
	datab => \u0|nios2_qsys_0|E_src1\(12),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~23\,
	combout => \u0|nios2_qsys_0|Add2~24_combout\,
	cout => \u0|nios2_qsys_0|Add2~25\);

-- Location: LCCOMB_X23_Y17_N10
\u0|nios2_qsys_0|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~26_combout\ = (\u0|nios2_qsys_0|E_src2\(13) & ((\u0|nios2_qsys_0|E_src1\(13) & (\u0|nios2_qsys_0|Add2~25\ & VCC)) # (!\u0|nios2_qsys_0|E_src1\(13) & (!\u0|nios2_qsys_0|Add2~25\)))) # (!\u0|nios2_qsys_0|E_src2\(13) & 
-- ((\u0|nios2_qsys_0|E_src1\(13) & (!\u0|nios2_qsys_0|Add2~25\)) # (!\u0|nios2_qsys_0|E_src1\(13) & ((\u0|nios2_qsys_0|Add2~25\) # (GND)))))
-- \u0|nios2_qsys_0|Add2~27\ = CARRY((\u0|nios2_qsys_0|E_src2\(13) & (!\u0|nios2_qsys_0|E_src1\(13) & !\u0|nios2_qsys_0|Add2~25\)) # (!\u0|nios2_qsys_0|E_src2\(13) & ((!\u0|nios2_qsys_0|Add2~25\) # (!\u0|nios2_qsys_0|E_src1\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(13),
	datab => \u0|nios2_qsys_0|E_src1\(13),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~25\,
	combout => \u0|nios2_qsys_0|Add2~26_combout\,
	cout => \u0|nios2_qsys_0|Add2~27\);

-- Location: LCCOMB_X23_Y17_N12
\u0|nios2_qsys_0|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~28_combout\ = ((\u0|nios2_qsys_0|E_src1\(14) $ (\u0|nios2_qsys_0|E_src2\(14) $ (!\u0|nios2_qsys_0|Add2~27\)))) # (GND)
-- \u0|nios2_qsys_0|Add2~29\ = CARRY((\u0|nios2_qsys_0|E_src1\(14) & ((\u0|nios2_qsys_0|E_src2\(14)) # (!\u0|nios2_qsys_0|Add2~27\))) # (!\u0|nios2_qsys_0|E_src1\(14) & (\u0|nios2_qsys_0|E_src2\(14) & !\u0|nios2_qsys_0|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(14),
	datab => \u0|nios2_qsys_0|E_src2\(14),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~27\,
	combout => \u0|nios2_qsys_0|Add2~28_combout\,
	cout => \u0|nios2_qsys_0|Add2~29\);

-- Location: LCCOMB_X23_Y17_N14
\u0|nios2_qsys_0|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~30_combout\ = (\u0|nios2_qsys_0|E_src2\(15) & ((\u0|nios2_qsys_0|E_src1\(15) & (\u0|nios2_qsys_0|Add2~29\ & VCC)) # (!\u0|nios2_qsys_0|E_src1\(15) & (!\u0|nios2_qsys_0|Add2~29\)))) # (!\u0|nios2_qsys_0|E_src2\(15) & 
-- ((\u0|nios2_qsys_0|E_src1\(15) & (!\u0|nios2_qsys_0|Add2~29\)) # (!\u0|nios2_qsys_0|E_src1\(15) & ((\u0|nios2_qsys_0|Add2~29\) # (GND)))))
-- \u0|nios2_qsys_0|Add2~31\ = CARRY((\u0|nios2_qsys_0|E_src2\(15) & (!\u0|nios2_qsys_0|E_src1\(15) & !\u0|nios2_qsys_0|Add2~29\)) # (!\u0|nios2_qsys_0|E_src2\(15) & ((!\u0|nios2_qsys_0|Add2~29\) # (!\u0|nios2_qsys_0|E_src1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(15),
	datab => \u0|nios2_qsys_0|E_src1\(15),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~29\,
	combout => \u0|nios2_qsys_0|Add2~30_combout\,
	cout => \u0|nios2_qsys_0|Add2~31\);

-- Location: LCCOMB_X23_Y15_N0
\u0|nios2_qsys_0|E_arith_result[15]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_arith_result[15]~2_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add1~30_combout\)) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add2~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|Add1~30_combout\,
	datac => \u0|nios2_qsys_0|E_alu_sub~regout\,
	datad => \u0|nios2_qsys_0|Add2~30_combout\,
	combout => \u0|nios2_qsys_0|E_arith_result[15]~2_combout\);

-- Location: LCCOMB_X23_Y20_N16
\u0|nios2_qsys_0|W_alu_result[15]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[15]~9_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|E_logic_result[15]~8_combout\)) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|E_arith_result[15]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	datab => \u0|nios2_qsys_0|E_logic_result[15]~8_combout\,
	datad => \u0|nios2_qsys_0|E_arith_result[15]~2_combout\,
	combout => \u0|nios2_qsys_0|W_alu_result[15]~9_combout\);

-- Location: LCCOMB_X25_Y17_N30
\u0|nios2_qsys_0|E_shift_rot_result_nxt[11]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[11]~13_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(12)))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(10),
	datab => \u0|nios2_qsys_0|E_shift_rot_result\(12),
	datad => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[11]~13_combout\);

-- Location: LCFF_X25_Y17_N31
\u0|nios2_qsys_0|E_shift_rot_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[11]~13_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(11),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(11));

-- Location: LCCOMB_X25_Y17_N28
\u0|nios2_qsys_0|E_shift_rot_result_nxt[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[12]~12_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(13))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datab => \u0|nios2_qsys_0|E_shift_rot_result\(13),
	datad => \u0|nios2_qsys_0|E_shift_rot_result\(11),
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[12]~12_combout\);

-- Location: LCFF_X25_Y17_N29
\u0|nios2_qsys_0|E_shift_rot_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[12]~12_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(12),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(12));

-- Location: LCCOMB_X25_Y17_N8
\u0|nios2_qsys_0|E_shift_rot_result_nxt[13]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[13]~10_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(14)))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datab => \u0|nios2_qsys_0|E_shift_rot_result\(12),
	datad => \u0|nios2_qsys_0|E_shift_rot_result\(14),
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[13]~10_combout\);

-- Location: LCFF_X25_Y17_N9
\u0|nios2_qsys_0|E_shift_rot_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[13]~10_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(13),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(13));

-- Location: LCCOMB_X25_Y17_N22
\u0|nios2_qsys_0|E_shift_rot_result_nxt[14]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[14]~9_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(15))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(15),
	datab => \u0|nios2_qsys_0|E_shift_rot_result\(13),
	datad => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[14]~9_combout\);

-- Location: LCFF_X32_Y17_N5
\u0|sram_0|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \SRAM_DQ[2]~2\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|readdata\(2));

-- Location: LCCOMB_X32_Y17_N10
\u0|nios2_qsys_0|F_iw[18]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[18]~93_combout\ = (\u0|rsp_xbar_mux|src_payload~1_combout\ & ((\u0|sdram_0|za_data\(2)) # ((\u0|sram_0|readdata\(2) & \u0|rsp_xbar_mux|src_payload~0_combout\)))) # (!\u0|rsp_xbar_mux|src_payload~1_combout\ & (\u0|sram_0|readdata\(2) 
-- & ((\u0|rsp_xbar_mux|src_payload~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datab => \u0|sram_0|readdata\(2),
	datac => \u0|sdram_0|za_data\(2),
	datad => \u0|rsp_xbar_mux|src_payload~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[18]~93_combout\);

-- Location: LCCOMB_X27_Y21_N10
\u0|cmd_xbar_mux|src_payload~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~13_combout\ = (\u0|cmd_xbar_mux|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(5),
	combout => \u0|cmd_xbar_mux|src_payload~13_combout\);

-- Location: LCCOMB_X27_Y21_N28
\u0|cmd_xbar_mux|src_payload~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~24_combout\ = (\u0|cmd_xbar_mux|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(6),
	combout => \u0|cmd_xbar_mux|src_payload~24_combout\);

-- Location: LCFF_X27_Y21_N15
\u0|nios2_qsys_0|d_writedata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(7));

-- Location: LCCOMB_X27_Y21_N14
\u0|cmd_xbar_mux|src_payload~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~23_combout\ = (\u0|cmd_xbar_mux|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(7),
	combout => \u0|cmd_xbar_mux|src_payload~23_combout\);

-- Location: LCCOMB_X22_Y22_N26
\u0|cmd_xbar_mux|src_payload~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~16_combout\ = (\u0|nios2_qsys_0|d_writedata\(15) & \u0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(15),
	datad => \u0|cmd_xbar_mux|saved_grant\(1),
	combout => \u0|cmd_xbar_mux|src_payload~16_combout\);

-- Location: LCCOMB_X27_Y25_N6
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|cfgdout[14]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|cfgdout[14]~0_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(3)) # 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(4) $ (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|cfgdout[14]~0_combout\);

-- Location: LCCOMB_X27_Y24_N12
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[14]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[14]~5_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- ((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|cfgdout[14]~0_combout\))) # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(14),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|cfgdout[14]~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[14]~5_combout\);

-- Location: LCCOMB_X31_Y22_N12
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(37) & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(37),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\);

-- Location: LCCOMB_X29_Y25_N28
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[36]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[36]~29_combout\ = 
-- ((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ $ (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\)))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[36]~29_combout\);

-- Location: LCFF_X31_Y22_N13
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[36]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(36));

-- Location: LCCOMB_X29_Y25_N16
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(36),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\);

-- Location: LCFF_X29_Y25_N17
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36));

-- Location: LCCOMB_X31_Y22_N26
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\ = (\altera_internal_jtag~TDIUTAP\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\);

-- Location: LCFF_X31_Y22_N27
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[36]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(37));

-- Location: LCFF_X31_Y24_N11
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(37),
	sload => VCC,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37));

-- Location: LCCOMB_X29_Y24_N2
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17) & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\);

-- Location: LCCOMB_X25_Y25_N28
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ = 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCFF_X29_Y24_N3
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X30_Y24_N26
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(17)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(17),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(17),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\);

-- Location: LCCOMB_X31_Y24_N30
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(20),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder_combout\);

-- Location: LCFF_X31_Y24_N31
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20));

-- Location: LCCOMB_X29_Y24_N16
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20) & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\);

-- Location: LCFF_X29_Y24_N17
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X27_Y24_N2
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[20]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[20]~9_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- ((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|cfgdout[14]~0_combout\))) # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(20),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|cfgdout[14]~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[20]~9_combout\);

-- Location: LCCOMB_X28_Y23_N30
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\);

-- Location: LCFF_X28_Y23_N31
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(23));

-- Location: LCFF_X25_Y25_N31
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|ir[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	sload => VCC,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0));

-- Location: LCCOMB_X25_Y25_N30
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0) & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X27_Y23_N0
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(23) & 
-- ((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(23),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\);

-- Location: LCCOMB_X25_Y25_N0
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonRd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonRd~0_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonRd~regout\)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonRd~regout\ & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonWr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonRd~regout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonWr~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonRd~0_combout\);

-- Location: LCFF_X25_Y25_N1
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonRd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonRd~regout\);

-- Location: LCFF_X25_Y25_N19
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonRd1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonRd~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonRd1~regout\);

-- Location: LCCOMB_X25_Y25_N18
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\) # 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonRd1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonRd1~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\);

-- Location: LCFF_X27_Y23_N1
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X29_Y23_N18
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(23))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(23),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(23),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\);

-- Location: LCCOMB_X30_Y24_N22
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(25) & 
-- (((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(25) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(25),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\);

-- Location: LCFF_X30_Y24_N23
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(24));

-- Location: LCCOMB_X30_Y24_N10
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- (((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(24))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- (((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(24),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\);

-- Location: LCFF_X30_Y24_N11
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(23));

-- Location: LCCOMB_X27_Y24_N24
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(23),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout\);

-- Location: LCFF_X27_Y24_N25
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23));

-- Location: LCFF_X27_Y24_N3
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[20]~9_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X29_Y23_N10
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(20))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(20),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(20),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\);

-- Location: LCCOMB_X30_Y24_N28
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ & 
-- (((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(22))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\) # 
-- ((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(22),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\);

-- Location: LCFF_X30_Y24_N29
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(21));

-- Location: LCCOMB_X30_Y24_N14
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\ & 
-- (((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(21))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\ & 
-- (((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(21),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\);

-- Location: LCFF_X30_Y24_N15
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(20));

-- Location: LCCOMB_X30_Y24_N2
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\ & 
-- (((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(20))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\ & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(20),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\);

-- Location: LCFF_X30_Y24_N3
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(19));

-- Location: LCCOMB_X30_Y24_N20
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ & 
-- (((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(19))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\) # 
-- ((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(19),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\);

-- Location: LCFF_X30_Y24_N21
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(18));

-- Location: LCCOMB_X30_Y24_N18
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\ & 
-- (((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(18))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\ & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(18),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\);

-- Location: LCFF_X30_Y24_N19
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(17));

-- Location: LCCOMB_X27_Y24_N20
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(17),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]~feeder_combout\);

-- Location: LCFF_X27_Y24_N21
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17));

-- Location: LCFF_X27_Y24_N13
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[14]~5_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(14));

-- Location: LCFF_X31_Y24_N17
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(18),
	sload => VCC,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18));

-- Location: LCCOMB_X21_Y22_N12
\u0|cmd_xbar_mux|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~6_combout\ = (\u0|nios2_qsys_0|d_writedata\(24) & \u0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(24),
	datac => \u0|cmd_xbar_mux|saved_grant\(1),
	combout => \u0|cmd_xbar_mux|src_payload~6_combout\);

-- Location: LCCOMB_X21_Y22_N30
\u0|cmd_xbar_mux|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~7_combout\ = (\u0|nios2_qsys_0|d_writedata\(25) & \u0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|d_writedata\(25),
	datac => \u0|cmd_xbar_mux|saved_grant\(1),
	combout => \u0|cmd_xbar_mux|src_payload~7_combout\);

-- Location: LCCOMB_X21_Y22_N24
\u0|cmd_xbar_mux|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~8_combout\ = (\u0|cmd_xbar_mux|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux|saved_grant\(1),
	datad => \u0|nios2_qsys_0|d_writedata\(26),
	combout => \u0|cmd_xbar_mux|src_payload~8_combout\);

-- Location: LCCOMB_X21_Y22_N14
\u0|cmd_xbar_mux|src_payload~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~19_combout\ = (\u0|cmd_xbar_mux|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(27),
	combout => \u0|cmd_xbar_mux|src_payload~19_combout\);

-- Location: LCCOMB_X21_Y22_N26
\u0|cmd_xbar_mux|src_payload~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~17_combout\ = (\u0|nios2_qsys_0|d_writedata\(28) & \u0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(28),
	datac => \u0|cmd_xbar_mux|saved_grant\(1),
	combout => \u0|cmd_xbar_mux|src_payload~17_combout\);

-- Location: LCCOMB_X25_Y15_N2
\u0|nios2_qsys_0|W_rf_wr_data[16]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[16]~19_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (\u0|nios2_qsys_0|av_ld_byte2_data\(0))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((!\u0|nios2_qsys_0|E_alu_result~14_combout\ & \u0|nios2_qsys_0|W_alu_result\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_byte2_data\(0),
	datab => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datac => \u0|nios2_qsys_0|W_alu_result\(16),
	datad => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[16]~19_combout\);

-- Location: LCCOMB_X24_Y19_N12
\u0|nios2_qsys_0|E_src2[17]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src2[17]~7_combout\ = (\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(21)))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datad => \u0|nios2_qsys_0|D_iw\(21),
	combout => \u0|nios2_qsys_0|E_src2[17]~7_combout\);

-- Location: LCCOMB_X27_Y15_N30
\u0|nios2_qsys_0|Equal101~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal101~4_combout\ = (\u0|nios2_qsys_0|Equal2~5_combout\ & (\u0|nios2_qsys_0|D_iw\(11) & !\u0|nios2_qsys_0|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal2~5_combout\,
	datac => \u0|nios2_qsys_0|D_iw\(11),
	datad => \u0|nios2_qsys_0|D_iw\(16),
	combout => \u0|nios2_qsys_0|Equal101~4_combout\);

-- Location: LCCOMB_X27_Y15_N16
\u0|nios2_qsys_0|Equal101~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal101~5_combout\ = (!\u0|nios2_qsys_0|D_iw\(15) & (\u0|nios2_qsys_0|Equal101~4_combout\ & (!\u0|nios2_qsys_0|D_iw\(13) & !\u0|nios2_qsys_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(15),
	datab => \u0|nios2_qsys_0|Equal101~4_combout\,
	datac => \u0|nios2_qsys_0|D_iw\(13),
	datad => \u0|nios2_qsys_0|D_iw\(12),
	combout => \u0|nios2_qsys_0|Equal101~5_combout\);

-- Location: LCCOMB_X28_Y18_N18
\u0|nios2_qsys_0|D_ctrl_retaddr~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_retaddr~3_combout\ = (\u0|nios2_qsys_0|D_iw\(14) & (!\u0|nios2_qsys_0|D_iw\(12) & (\u0|nios2_qsys_0|D_iw\(15) $ (\u0|nios2_qsys_0|D_iw\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(15),
	datab => \u0|nios2_qsys_0|D_iw\(14),
	datac => \u0|nios2_qsys_0|D_iw\(12),
	datad => \u0|nios2_qsys_0|D_iw\(16),
	combout => \u0|nios2_qsys_0|D_ctrl_retaddr~3_combout\);

-- Location: LCCOMB_X28_Y18_N4
\u0|nios2_qsys_0|D_ctrl_retaddr~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_retaddr~4_combout\ = (!\u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\ & (\u0|nios2_qsys_0|D_ctrl_exception~5_combout\ & ((!\u0|nios2_qsys_0|D_ctrl_retaddr~0_combout\) # (!\u0|nios2_qsys_0|D_ctrl_retaddr~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \u0|nios2_qsys_0|D_ctrl_retaddr~3_combout\,
	datac => \u0|nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	datad => \u0|nios2_qsys_0|D_ctrl_exception~5_combout\,
	combout => \u0|nios2_qsys_0|D_ctrl_retaddr~4_combout\);

-- Location: LCCOMB_X27_Y15_N10
\u0|nios2_qsys_0|D_ctrl_force_src2_zero~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\ = (\u0|nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\) # ((\u0|nios2_qsys_0|Equal101~5_combout\) # (!\u0|nios2_qsys_0|D_ctrl_retaddr~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\,
	datac => \u0|nios2_qsys_0|Equal101~5_combout\,
	datad => \u0|nios2_qsys_0|D_ctrl_retaddr~4_combout\,
	combout => \u0|nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\);

-- Location: LCFF_X27_Y15_N11
\u0|nios2_qsys_0|R_ctrl_force_src2_zero\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout\);

-- Location: LCCOMB_X24_Y19_N0
\u0|nios2_qsys_0|R_src2_hi~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src2_hi~0_combout\ = (\u0|nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout\) # (\u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout\,
	datad => \u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout\,
	combout => \u0|nios2_qsys_0|R_src2_hi~0_combout\);

-- Location: LCFF_X24_Y19_N13
\u0|nios2_qsys_0|E_src2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src2[17]~7_combout\,
	sdata => \u0|nios2_qsys_0|D_iw\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(17));

-- Location: LCCOMB_X24_Y17_N2
\u0|nios2_qsys_0|E_logic_result[17]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[17]~7_combout\ = (\u0|nios2_qsys_0|E_src2\(17) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|R_logic_op\(0) & \u0|nios2_qsys_0|E_src1\(17)))))) # (!\u0|nios2_qsys_0|E_src2\(17) & ((\u0|nios2_qsys_0|E_src1\(17) & 
-- ((\u0|nios2_qsys_0|R_logic_op\(1)))) # (!\u0|nios2_qsys_0|E_src1\(17) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_logic_op\(0),
	datab => \u0|nios2_qsys_0|E_src2\(17),
	datac => \u0|nios2_qsys_0|E_src1\(17),
	datad => \u0|nios2_qsys_0|R_logic_op\(1),
	combout => \u0|nios2_qsys_0|E_logic_result[17]~7_combout\);

-- Location: LCCOMB_X24_Y17_N18
\u0|nios2_qsys_0|W_alu_result[17]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[17]~7_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|E_logic_result[17]~7_combout\))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|F_pc[15]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc[15]~10_combout\,
	datab => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	datad => \u0|nios2_qsys_0|E_logic_result[17]~7_combout\,
	combout => \u0|nios2_qsys_0|W_alu_result[17]~7_combout\);

-- Location: LCCOMB_X24_Y16_N30
\u0|nios2_qsys_0|E_shift_rot_result_nxt[21]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[21]~3_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(22))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(22),
	datab => \u0|nios2_qsys_0|E_shift_rot_result\(20),
	datad => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[21]~3_combout\);

-- Location: LCFF_X32_Y20_N9
\u0|sram_0|readdata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \SRAM_DQ[14]~14\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|readdata\(14));

-- Location: LCCOMB_X29_Y21_N8
\u0|nios2_qsys_0|F_iw[30]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[30]~102_combout\ = (\u0|rsp_xbar_mux|src_payload~1_combout\ & ((\u0|sdram_0|za_data\(14)) # ((\u0|rsp_xbar_mux|src_payload~0_combout\ & \u0|sram_0|readdata\(14))))) # (!\u0|rsp_xbar_mux|src_payload~1_combout\ & 
-- (\u0|rsp_xbar_mux|src_payload~0_combout\ & ((\u0|sram_0|readdata\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datab => \u0|rsp_xbar_mux|src_payload~0_combout\,
	datac => \u0|sdram_0|za_data\(14),
	datad => \u0|sram_0|readdata\(14),
	combout => \u0|nios2_qsys_0|F_iw[30]~102_combout\);

-- Location: LCCOMB_X4_Y24_N16
\u0|character_lcd_0|Char_LCD_Comm|data_out~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|data_out~4_combout\ = (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & \LCD_DATA[2]~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datac => \LCD_DATA[2]~2\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|data_out~4_combout\);

-- Location: LCFF_X4_Y24_N17
\u0|character_lcd_0|Char_LCD_Comm|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|data_out~4_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Comm|data_out[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|data_out\(2));

-- Location: LCFF_X33_Y17_N29
\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|character_lcd_0|Char_LCD_Comm|data_out\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X33_Y17_N18
\u0|width_adapter_005|data_reg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~12_combout\ = (\u0|width_adapter_005|data_reg\(18)) # ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(2) & 
-- (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|data_reg\(18),
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(2),
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_005|data_reg~12_combout\);

-- Location: LCCOMB_X32_Y17_N18
\u0|rsp_xbar_mux_001|src_payload~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~100_combout\ = (\u0|rsp_xbar_mux_001|src_payload~81_combout\ & ((\u0|sdram_0|za_data\(2)) # ((\u0|sram_0|readdata\(2) & \u0|rsp_xbar_mux_001|src_payload~82_combout\)))) # (!\u0|rsp_xbar_mux_001|src_payload~81_combout\ & 
-- (\u0|sram_0|readdata\(2) & ((\u0|rsp_xbar_mux_001|src_payload~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~81_combout\,
	datab => \u0|sram_0|readdata\(2),
	datac => \u0|sdram_0|za_data\(2),
	datad => \u0|rsp_xbar_mux_001|src_payload~82_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~100_combout\);

-- Location: LCCOMB_X33_Y17_N20
\u0|rsp_xbar_mux_001|src_payload~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~104_combout\ = (\u0|rsp_xbar_mux_001|src_payload~103_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~100_combout\) # ((\u0|width_adapter_005|data_reg~12_combout\ & \u0|width_adapter_005|out_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~103_combout\,
	datab => \u0|width_adapter_005|data_reg~12_combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~100_combout\,
	datad => \u0|width_adapter_005|out_valid~0_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~104_combout\);

-- Location: LCCOMB_X29_Y16_N2
\u0|nios2_qsys_0|av_ld_byte2_data[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte2_data[2]~5_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (\u0|nios2_qsys_0|av_fill_bit~0_combout\)) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & ((\u0|rsp_xbar_mux_001|src_payload~104_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	datab => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~104_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte2_data[2]~5_combout\);

-- Location: LCCOMB_X29_Y20_N24
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~29_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26) & ((\u0|rsp_xbar_demux|src1_valid~combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26) & 
-- \u0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26) & \u0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26),
	datab => \u0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26),
	datad => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~29_combout\);

-- Location: LCCOMB_X29_Y20_N26
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~30_combout\ = (\u0|nios2_qsys_0|av_ld_byte3_data_nxt~29_combout\) # ((\u0|sram_0|readdata\(10) & \u0|rsp_xbar_mux_001|src_payload~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdata\(10),
	datab => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~29_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~82_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~30_combout\);

-- Location: LCCOMB_X29_Y16_N24
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~31_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (((\u0|nios2_qsys_0|av_fill_bit~0_combout\)))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~28_combout\) # 
-- ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~28_combout\,
	datab => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~30_combout\,
	datac => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~31_combout\);

-- Location: LCFF_X29_Y16_N25
\u0|nios2_qsys_0|av_ld_byte3_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~31_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte3_data\(2));

-- Location: LCFF_X29_Y16_N3
\u0|nios2_qsys_0|av_ld_byte2_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte2_data[2]~5_combout\,
	sdata => \u0|nios2_qsys_0|av_ld_byte3_data\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte2_data\(2));

-- Location: LCCOMB_X29_Y16_N10
\u0|nios2_qsys_0|W_rf_wr_data[18]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[18]~17_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte2_data\(2))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (\u0|nios2_qsys_0|W_alu_result\(18) & 
-- ((!\u0|nios2_qsys_0|E_alu_result~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(18),
	datab => \u0|nios2_qsys_0|av_ld_byte2_data\(2),
	datac => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datad => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[18]~17_combout\);

-- Location: LCCOMB_X28_Y25_N6
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(10),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\);

-- Location: LCFF_X28_Y25_N7
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10));

-- Location: LCCOMB_X25_Y24_N28
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(7) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(7),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\);

-- Location: LCFF_X25_Y24_N29
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X25_Y22_N6
\u0|cmd_xbar_mux|src_payload~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~15_combout\ = (\u0|cmd_xbar_mux|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|saved_grant\(1),
	datad => \u0|nios2_qsys_0|d_writedata\(16),
	combout => \u0|cmd_xbar_mux|src_payload~15_combout\);

-- Location: LCCOMB_X25_Y22_N12
\u0|cmd_xbar_mux|src_payload~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~28_combout\ = (\u0|cmd_xbar_mux|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(17),
	combout => \u0|cmd_xbar_mux|src_payload~28_combout\);

-- Location: LCCOMB_X23_Y22_N28
\u0|cmd_xbar_mux|src_payload~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~27_combout\ = (\u0|nios2_qsys_0|d_writedata\(18) & \u0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(18),
	datac => \u0|cmd_xbar_mux|saved_grant\(1),
	combout => \u0|cmd_xbar_mux|src_payload~27_combout\);

-- Location: LCCOMB_X23_Y22_N10
\u0|cmd_xbar_mux|src_payload~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~26_combout\ = (\u0|cmd_xbar_mux|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(19),
	combout => \u0|cmd_xbar_mux|src_payload~26_combout\);

-- Location: LCCOMB_X24_Y19_N22
\u0|nios2_qsys_0|E_src2[20]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src2[20]~4_combout\ = (\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(21)))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datad => \u0|nios2_qsys_0|D_iw\(21),
	combout => \u0|nios2_qsys_0|E_src2[20]~4_combout\);

-- Location: LCFF_X24_Y19_N23
\u0|nios2_qsys_0|E_src2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src2[20]~4_combout\,
	sdata => \u0|nios2_qsys_0|D_iw\(10),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(20));

-- Location: LCCOMB_X24_Y19_N18
\u0|nios2_qsys_0|E_src2[18]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src2[18]~6_combout\ = (\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(21)))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datab => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datad => \u0|nios2_qsys_0|D_iw\(21),
	combout => \u0|nios2_qsys_0|E_src2[18]~6_combout\);

-- Location: LCFF_X24_Y19_N19
\u0|nios2_qsys_0|E_src2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src2[18]~6_combout\,
	sdata => \u0|nios2_qsys_0|D_iw\(8),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(18));

-- Location: LCCOMB_X22_Y17_N16
\u0|nios2_qsys_0|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~32_combout\ = ((\u0|nios2_qsys_0|E_src2\(16) $ (\u0|nios2_qsys_0|E_src1\(16) $ (\u0|nios2_qsys_0|Add1~31\)))) # (GND)
-- \u0|nios2_qsys_0|Add1~33\ = CARRY((\u0|nios2_qsys_0|E_src2\(16) & (\u0|nios2_qsys_0|E_src1\(16) & !\u0|nios2_qsys_0|Add1~31\)) # (!\u0|nios2_qsys_0|E_src2\(16) & ((\u0|nios2_qsys_0|E_src1\(16)) # (!\u0|nios2_qsys_0|Add1~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(16),
	datab => \u0|nios2_qsys_0|E_src1\(16),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~31\,
	combout => \u0|nios2_qsys_0|Add1~32_combout\,
	cout => \u0|nios2_qsys_0|Add1~33\);

-- Location: LCCOMB_X22_Y17_N18
\u0|nios2_qsys_0|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~34_combout\ = (\u0|nios2_qsys_0|E_src1\(17) & ((\u0|nios2_qsys_0|E_src2\(17) & (!\u0|nios2_qsys_0|Add1~33\)) # (!\u0|nios2_qsys_0|E_src2\(17) & (\u0|nios2_qsys_0|Add1~33\ & VCC)))) # (!\u0|nios2_qsys_0|E_src1\(17) & 
-- ((\u0|nios2_qsys_0|E_src2\(17) & ((\u0|nios2_qsys_0|Add1~33\) # (GND))) # (!\u0|nios2_qsys_0|E_src2\(17) & (!\u0|nios2_qsys_0|Add1~33\))))
-- \u0|nios2_qsys_0|Add1~35\ = CARRY((\u0|nios2_qsys_0|E_src1\(17) & (\u0|nios2_qsys_0|E_src2\(17) & !\u0|nios2_qsys_0|Add1~33\)) # (!\u0|nios2_qsys_0|E_src1\(17) & ((\u0|nios2_qsys_0|E_src2\(17)) # (!\u0|nios2_qsys_0|Add1~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(17),
	datab => \u0|nios2_qsys_0|E_src2\(17),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~33\,
	combout => \u0|nios2_qsys_0|Add1~34_combout\,
	cout => \u0|nios2_qsys_0|Add1~35\);

-- Location: LCCOMB_X22_Y17_N20
\u0|nios2_qsys_0|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~36_combout\ = ((\u0|nios2_qsys_0|E_src1\(18) $ (\u0|nios2_qsys_0|E_src2\(18) $ (\u0|nios2_qsys_0|Add1~35\)))) # (GND)
-- \u0|nios2_qsys_0|Add1~37\ = CARRY((\u0|nios2_qsys_0|E_src1\(18) & ((!\u0|nios2_qsys_0|Add1~35\) # (!\u0|nios2_qsys_0|E_src2\(18)))) # (!\u0|nios2_qsys_0|E_src1\(18) & (!\u0|nios2_qsys_0|E_src2\(18) & !\u0|nios2_qsys_0|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(18),
	datab => \u0|nios2_qsys_0|E_src2\(18),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~35\,
	combout => \u0|nios2_qsys_0|Add1~36_combout\,
	cout => \u0|nios2_qsys_0|Add1~37\);

-- Location: LCCOMB_X22_Y17_N22
\u0|nios2_qsys_0|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~38_combout\ = (\u0|nios2_qsys_0|E_src1\(19) & ((\u0|nios2_qsys_0|E_src2\(19) & (!\u0|nios2_qsys_0|Add1~37\)) # (!\u0|nios2_qsys_0|E_src2\(19) & (\u0|nios2_qsys_0|Add1~37\ & VCC)))) # (!\u0|nios2_qsys_0|E_src1\(19) & 
-- ((\u0|nios2_qsys_0|E_src2\(19) & ((\u0|nios2_qsys_0|Add1~37\) # (GND))) # (!\u0|nios2_qsys_0|E_src2\(19) & (!\u0|nios2_qsys_0|Add1~37\))))
-- \u0|nios2_qsys_0|Add1~39\ = CARRY((\u0|nios2_qsys_0|E_src1\(19) & (\u0|nios2_qsys_0|E_src2\(19) & !\u0|nios2_qsys_0|Add1~37\)) # (!\u0|nios2_qsys_0|E_src1\(19) & ((\u0|nios2_qsys_0|E_src2\(19)) # (!\u0|nios2_qsys_0|Add1~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(19),
	datab => \u0|nios2_qsys_0|E_src2\(19),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~37\,
	combout => \u0|nios2_qsys_0|Add1~38_combout\,
	cout => \u0|nios2_qsys_0|Add1~39\);

-- Location: LCCOMB_X22_Y17_N24
\u0|nios2_qsys_0|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~40_combout\ = ((\u0|nios2_qsys_0|E_src1\(20) $ (\u0|nios2_qsys_0|E_src2\(20) $ (\u0|nios2_qsys_0|Add1~39\)))) # (GND)
-- \u0|nios2_qsys_0|Add1~41\ = CARRY((\u0|nios2_qsys_0|E_src1\(20) & ((!\u0|nios2_qsys_0|Add1~39\) # (!\u0|nios2_qsys_0|E_src2\(20)))) # (!\u0|nios2_qsys_0|E_src1\(20) & (!\u0|nios2_qsys_0|E_src2\(20) & !\u0|nios2_qsys_0|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(20),
	datab => \u0|nios2_qsys_0|E_src2\(20),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~39\,
	combout => \u0|nios2_qsys_0|Add1~40_combout\,
	cout => \u0|nios2_qsys_0|Add1~41\);

-- Location: LCCOMB_X29_Y20_N18
\u0|nios2_qsys_0|F_iw[31]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[31]~104_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31) & ((\u0|rsp_xbar_demux|src0_valid~combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) & 
-- \u0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) & ((\u0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31),
	datac => \u0|rsp_xbar_demux|src0_valid~combout\,
	datad => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \u0|nios2_qsys_0|F_iw[31]~104_combout\);

-- Location: LCFF_X32_Y20_N13
\u0|sram_0|readdata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \SRAM_DQ[15]~15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|readdata\(15));

-- Location: LCCOMB_X30_Y20_N2
\u0|nios2_qsys_0|F_iw[31]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[31]~105_combout\ = (\u0|rsp_xbar_mux|src_payload~0_combout\ & ((\u0|sram_0|readdata\(15)) # ((\u0|rsp_xbar_mux|src_payload~1_combout\ & \u0|sdram_0|za_data\(15))))) # (!\u0|rsp_xbar_mux|src_payload~0_combout\ & 
-- (\u0|rsp_xbar_mux|src_payload~1_combout\ & ((\u0|sdram_0|za_data\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux|src_payload~0_combout\,
	datab => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datac => \u0|sram_0|readdata\(15),
	datad => \u0|sdram_0|za_data\(15),
	combout => \u0|nios2_qsys_0|F_iw[31]~105_combout\);

-- Location: LCCOMB_X30_Y20_N18
\u0|nios2_qsys_0|F_iw[31]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[31]~106_combout\ = (\u0|nios2_qsys_0|D_iw[17]~0_combout\ & ((\u0|nios2_qsys_0|F_iw[31]~104_combout\) # (\u0|nios2_qsys_0|F_iw[31]~105_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_iw[31]~104_combout\,
	datac => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datad => \u0|nios2_qsys_0|F_iw[31]~105_combout\,
	combout => \u0|nios2_qsys_0|F_iw[31]~106_combout\);

-- Location: LCFF_X30_Y20_N19
\u0|nios2_qsys_0|D_iw[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[31]~106_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(31));

-- Location: LCCOMB_X25_Y18_N24
\u0|nios2_qsys_0|E_src1[24]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src1[24]~0_combout\ = (\u0|nios2_qsys_0|R_src1~18_combout\ & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24))) # (!\u0|nios2_qsys_0|R_src1~18_combout\ & ((\u0|nios2_qsys_0|D_iw\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	datab => \u0|nios2_qsys_0|R_src1~18_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(28),
	combout => \u0|nios2_qsys_0|E_src1[24]~0_combout\);

-- Location: LCCOMB_X24_Y16_N14
\u0|nios2_qsys_0|E_shift_rot_result_nxt[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[26]~26_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(27))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(27),
	datab => \u0|nios2_qsys_0|E_shift_rot_result\(25),
	datad => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[26]~26_combout\);

-- Location: LCCOMB_X24_Y17_N16
\u0|nios2_qsys_0|W_alu_result[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[25]~25_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot~regout\) # ((\u0|nios2_qsys_0|E_alu_sub~regout\ & !\u0|nios2_qsys_0|R_ctrl_logic~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	datab => \u0|nios2_qsys_0|E_alu_sub~regout\,
	datad => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	combout => \u0|nios2_qsys_0|W_alu_result[25]~25_combout\);

-- Location: LCCOMB_X24_Y19_N26
\u0|nios2_qsys_0|E_src2[25]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src2[25]~12_combout\ = (\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(21)))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	datad => \u0|nios2_qsys_0|D_iw\(21),
	combout => \u0|nios2_qsys_0|E_src2[25]~12_combout\);

-- Location: LCFF_X24_Y19_N27
\u0|nios2_qsys_0|E_src2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src2[25]~12_combout\,
	sdata => \u0|nios2_qsys_0|D_iw\(15),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(25));

-- Location: LCCOMB_X27_Y18_N28
\u0|nios2_qsys_0|R_src1[27]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src1[27]~23_combout\ = (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27) & (!\u0|nios2_qsys_0|R_src1~19_combout\ & ((!\u0|nios2_qsys_0|E_valid~regout\) # 
-- (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	datab => \u0|nios2_qsys_0|R_src1~19_combout\,
	datac => \u0|nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	datad => \u0|nios2_qsys_0|E_valid~regout\,
	combout => \u0|nios2_qsys_0|R_src1[27]~23_combout\);

-- Location: LCFF_X27_Y18_N29
\u0|nios2_qsys_0|E_src1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src1[27]~23_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(27));

-- Location: LCCOMB_X22_Y17_N28
\u0|nios2_qsys_0|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~44_combout\ = ((\u0|nios2_qsys_0|E_src2\(22) $ (\u0|nios2_qsys_0|E_src1\(22) $ (\u0|nios2_qsys_0|Add1~43\)))) # (GND)
-- \u0|nios2_qsys_0|Add1~45\ = CARRY((\u0|nios2_qsys_0|E_src2\(22) & (\u0|nios2_qsys_0|E_src1\(22) & !\u0|nios2_qsys_0|Add1~43\)) # (!\u0|nios2_qsys_0|E_src2\(22) & ((\u0|nios2_qsys_0|E_src1\(22)) # (!\u0|nios2_qsys_0|Add1~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(22),
	datab => \u0|nios2_qsys_0|E_src1\(22),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~43\,
	combout => \u0|nios2_qsys_0|Add1~44_combout\,
	cout => \u0|nios2_qsys_0|Add1~45\);

-- Location: LCCOMB_X22_Y17_N30
\u0|nios2_qsys_0|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~46_combout\ = (\u0|nios2_qsys_0|E_src2\(23) & ((\u0|nios2_qsys_0|E_src1\(23) & (!\u0|nios2_qsys_0|Add1~45\)) # (!\u0|nios2_qsys_0|E_src1\(23) & ((\u0|nios2_qsys_0|Add1~45\) # (GND))))) # (!\u0|nios2_qsys_0|E_src2\(23) & 
-- ((\u0|nios2_qsys_0|E_src1\(23) & (\u0|nios2_qsys_0|Add1~45\ & VCC)) # (!\u0|nios2_qsys_0|E_src1\(23) & (!\u0|nios2_qsys_0|Add1~45\))))
-- \u0|nios2_qsys_0|Add1~47\ = CARRY((\u0|nios2_qsys_0|E_src2\(23) & ((!\u0|nios2_qsys_0|Add1~45\) # (!\u0|nios2_qsys_0|E_src1\(23)))) # (!\u0|nios2_qsys_0|E_src2\(23) & (!\u0|nios2_qsys_0|E_src1\(23) & !\u0|nios2_qsys_0|Add1~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(23),
	datab => \u0|nios2_qsys_0|E_src1\(23),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~45\,
	combout => \u0|nios2_qsys_0|Add1~46_combout\,
	cout => \u0|nios2_qsys_0|Add1~47\);

-- Location: LCCOMB_X22_Y16_N0
\u0|nios2_qsys_0|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~48_combout\ = ((\u0|nios2_qsys_0|E_src2\(24) $ (\u0|nios2_qsys_0|E_src1\(24) $ (\u0|nios2_qsys_0|Add1~47\)))) # (GND)
-- \u0|nios2_qsys_0|Add1~49\ = CARRY((\u0|nios2_qsys_0|E_src2\(24) & (\u0|nios2_qsys_0|E_src1\(24) & !\u0|nios2_qsys_0|Add1~47\)) # (!\u0|nios2_qsys_0|E_src2\(24) & ((\u0|nios2_qsys_0|E_src1\(24)) # (!\u0|nios2_qsys_0|Add1~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(24),
	datab => \u0|nios2_qsys_0|E_src1\(24),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~47\,
	combout => \u0|nios2_qsys_0|Add1~48_combout\,
	cout => \u0|nios2_qsys_0|Add1~49\);

-- Location: LCCOMB_X24_Y17_N26
\u0|nios2_qsys_0|W_alu_result[25]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[25]~26_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\) # (\u0|nios2_qsys_0|R_ctrl_shift_rot~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	datad => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	combout => \u0|nios2_qsys_0|W_alu_result[25]~26_combout\);

-- Location: LCCOMB_X23_Y16_N28
\u0|nios2_qsys_0|E_alu_result[27]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_alu_result[27]~17_combout\ = (\u0|nios2_qsys_0|W_alu_result[25]~25_combout\ & (((\u0|nios2_qsys_0|Add1~54_combout\) # (\u0|nios2_qsys_0|W_alu_result[25]~26_combout\)))) # (!\u0|nios2_qsys_0|W_alu_result[25]~25_combout\ & 
-- (\u0|nios2_qsys_0|Add2~54_combout\ & ((!\u0|nios2_qsys_0|W_alu_result[25]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Add2~54_combout\,
	datab => \u0|nios2_qsys_0|W_alu_result[25]~25_combout\,
	datac => \u0|nios2_qsys_0|Add1~54_combout\,
	datad => \u0|nios2_qsys_0|W_alu_result[25]~26_combout\,
	combout => \u0|nios2_qsys_0|E_alu_result[27]~17_combout\);

-- Location: LCCOMB_X22_Y16_N30
\u0|nios2_qsys_0|E_logic_result[27]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[27]~24_combout\ = (\u0|nios2_qsys_0|E_src2\(27) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|R_logic_op\(0) & \u0|nios2_qsys_0|E_src1\(27)))))) # (!\u0|nios2_qsys_0|E_src2\(27) & ((\u0|nios2_qsys_0|E_src1\(27) & 
-- ((\u0|nios2_qsys_0|R_logic_op\(1)))) # (!\u0|nios2_qsys_0|E_src1\(27) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(27),
	datab => \u0|nios2_qsys_0|R_logic_op\(0),
	datac => \u0|nios2_qsys_0|E_src1\(27),
	datad => \u0|nios2_qsys_0|R_logic_op\(1),
	combout => \u0|nios2_qsys_0|E_logic_result[27]~24_combout\);

-- Location: LCCOMB_X23_Y16_N30
\u0|nios2_qsys_0|E_alu_result[27]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_alu_result[27]~18_combout\ = (\u0|nios2_qsys_0|E_alu_result[27]~17_combout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(27)) # ((!\u0|nios2_qsys_0|W_alu_result[25]~26_combout\)))) # (!\u0|nios2_qsys_0|E_alu_result[27]~17_combout\ & 
-- (((\u0|nios2_qsys_0|E_logic_result[27]~24_combout\ & \u0|nios2_qsys_0|W_alu_result[25]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(27),
	datab => \u0|nios2_qsys_0|E_alu_result[27]~17_combout\,
	datac => \u0|nios2_qsys_0|E_logic_result[27]~24_combout\,
	datad => \u0|nios2_qsys_0|W_alu_result[25]~26_combout\,
	combout => \u0|nios2_qsys_0|E_alu_result[27]~18_combout\);

-- Location: LCCOMB_X28_Y16_N16
\u0|nios2_qsys_0|E_alu_result[27]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_alu_result[27]~30_combout\ = (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout\ & (\u0|nios2_qsys_0|E_alu_result[27]~18_combout\ & !\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datac => \u0|nios2_qsys_0|E_alu_result[27]~18_combout\,
	datad => \u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	combout => \u0|nios2_qsys_0|E_alu_result[27]~30_combout\);

-- Location: LCFF_X28_Y16_N17
\u0|nios2_qsys_0|W_alu_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_alu_result[27]~30_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(27));

-- Location: LCCOMB_X4_Y24_N10
\u0|character_lcd_0|Char_LCD_Comm|data_out~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|data_out~5_combout\ = (\LCD_DATA[3]~3\ & \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_DATA[3]~3\,
	datac => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|data_out~5_combout\);

-- Location: LCFF_X4_Y24_N11
\u0|character_lcd_0|Char_LCD_Comm|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|data_out~5_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Comm|data_out[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|data_out\(3));

-- Location: LCFF_X34_Y18_N29
\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|character_lcd_0|Char_LCD_Comm|data_out\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X34_Y18_N30
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~23_combout\ = (\u0|rsp_xbar_mux_001|src_payload~81_combout\ & ((\u0|sdram_0|za_data\(11)) # ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(3))))) 
-- # (!\u0|rsp_xbar_mux_001|src_payload~81_combout\ & (\u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\ & ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~81_combout\,
	datab => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\,
	datac => \u0|sdram_0|za_data\(11),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(3),
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~23_combout\);

-- Location: LCCOMB_X33_Y21_N28
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~25_combout\ = (\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & ((\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)) # ((\u0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27))))) # (!\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & (\u0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datab => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27),
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~25_combout\);

-- Location: LCCOMB_X29_Y21_N14
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~26_combout\ = (\u0|nios2_qsys_0|av_ld_byte3_data_nxt~24_combout\) # ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~25_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~82_combout\ & \u0|sram_0|readdata\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~24_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~82_combout\,
	datac => \u0|sram_0|readdata\(11),
	datad => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~25_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~26_combout\);

-- Location: LCCOMB_X30_Y18_N0
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~27_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (\u0|nios2_qsys_0|av_fill_bit~0_combout\)) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~23_combout\) # 
-- (\u0|nios2_qsys_0|av_ld_byte3_data_nxt~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	datab => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	datac => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~23_combout\,
	datad => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~26_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~27_combout\);

-- Location: LCFF_X30_Y18_N1
\u0|nios2_qsys_0|av_ld_byte3_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~27_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte3_data\(3));

-- Location: LCCOMB_X30_Y18_N26
\u0|nios2_qsys_0|W_rf_wr_data[27]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[27]~29_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte3_data\(3))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (!\u0|nios2_qsys_0|E_alu_result~14_combout\ & 
-- (\u0|nios2_qsys_0|W_alu_result\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datab => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	datac => \u0|nios2_qsys_0|W_alu_result\(27),
	datad => \u0|nios2_qsys_0|av_ld_byte3_data\(3),
	combout => \u0|nios2_qsys_0|W_rf_wr_data[27]~29_combout\);

-- Location: LCCOMB_X28_Y16_N6
\u0|nios2_qsys_0|E_alu_result[28]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_alu_result[28]~29_combout\ = (\u0|nios2_qsys_0|E_alu_result[28]~16_combout\ & (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout\ & !\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_result[28]~16_combout\,
	datab => \u0|nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datad => \u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	combout => \u0|nios2_qsys_0|E_alu_result[28]~29_combout\);

-- Location: LCFF_X28_Y16_N7
\u0|nios2_qsys_0|W_alu_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_alu_result[28]~29_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(28));

-- Location: LCCOMB_X29_Y16_N4
\u0|nios2_qsys_0|W_rf_wr_data[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[28]~28_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte3_data\(4))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (!\u0|nios2_qsys_0|E_alu_result~14_combout\ & 
-- ((\u0|nios2_qsys_0|W_alu_result\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datab => \u0|nios2_qsys_0|av_ld_byte3_data\(4),
	datac => \u0|nios2_qsys_0|W_alu_result\(28),
	datad => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[28]~28_combout\);

-- Location: LCCOMB_X32_Y17_N28
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\ = (\u0|rsp_xbar_mux_001|src_payload~81_combout\ & ((\u0|sdram_0|za_data\(13)) # ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(5))))) 
-- # (!\u0|rsp_xbar_mux_001|src_payload~81_combout\ & (\u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\ & (\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~81_combout\,
	datab => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(5),
	datad => \u0|sdram_0|za_data\(13),
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\);

-- Location: LCCOMB_X32_Y17_N22
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~16_combout\ = (\u0|nios2_qsys_0|av_ld_byte3_data_nxt~15_combout\) # ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\) # ((\u0|sram_0|readdata\(13) & \u0|rsp_xbar_mux_001|src_payload~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~15_combout\,
	datab => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\,
	datac => \u0|sram_0|readdata\(13),
	datad => \u0|rsp_xbar_mux_001|src_payload~82_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~16_combout\);

-- Location: LCCOMB_X29_Y16_N30
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~17_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (\u0|nios2_qsys_0|av_fill_bit~0_combout\)) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	datac => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~16_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~17_combout\);

-- Location: LCFF_X29_Y16_N31
\u0|nios2_qsys_0|av_ld_byte3_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~17_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte3_data\(5));

-- Location: LCCOMB_X29_Y16_N12
\u0|nios2_qsys_0|W_rf_wr_data[29]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[29]~34_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte3_data\(5))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (\u0|nios2_qsys_0|W_alu_result\(29) & 
-- ((!\u0|nios2_qsys_0|E_alu_result~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(29),
	datab => \u0|nios2_qsys_0|av_ld_byte3_data\(5),
	datac => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datad => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[29]~34_combout\);

-- Location: LCCOMB_X29_Y21_N2
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30) & (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\);

-- Location: LCCOMB_X21_Y22_N28
\u0|cmd_xbar_mux_001|src_payload~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~30_combout\ = (\u0|nios2_qsys_0|d_writedata\(30) & \u0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(30),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_payload~30_combout\);

-- Location: LCCOMB_X23_Y21_N22
\u0|cmd_xbar_mux_001|src_data[35]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_data\(35) = (\u0|cmd_xbar_mux_001|saved_grant\(0)) # ((\u0|nios2_qsys_0|d_byteenable\(3) & \u0|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_byteenable\(3),
	datab => \u0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_data\(35));

-- Location: M4K_X13_Y15
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y21_N20
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\ = (\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & ((\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)) # ((\u0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30))))) # (!\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & (\u0|rsp_xbar_demux_001|src1_valid~combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datab => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30),
	datad => \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\);

-- Location: LCCOMB_X29_Y21_N6
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~12_combout\ = (\u0|nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\) # ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\) # ((\u0|sram_0|readdata\(14) & \u0|rsp_xbar_mux_001|src_payload~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdata\(14),
	datab => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\,
	datac => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~82_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~12_combout\);

-- Location: LCCOMB_X4_Y24_N24
\u0|character_lcd_0|Char_LCD_Comm|data_out~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|data_out~8_combout\ = (\LCD_DATA[6]~6\ & \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LCD_DATA[6]~6\,
	datac => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|data_out~8_combout\);

-- Location: LCFF_X4_Y24_N25
\u0|character_lcd_0|Char_LCD_Comm|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|data_out~8_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Comm|data_out[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|data_out\(6));

-- Location: LCFF_X33_Y17_N5
\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|character_lcd_0|Char_LCD_Comm|data_out\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X32_Y16_N20
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~9_combout\ = (\u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\ & ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(6)) # ((\u0|rsp_xbar_mux_001|src_payload~81_combout\ & \u0|sdram_0|za_data\(14))))) # 
-- (!\u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\ & (\u0|rsp_xbar_mux_001|src_payload~81_combout\ & (\u0|sdram_0|za_data\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~81_combout\,
	datac => \u0|sdram_0|za_data\(14),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(6),
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~9_combout\);

-- Location: LCCOMB_X29_Y16_N6
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~13_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (\u0|nios2_qsys_0|av_fill_bit~0_combout\)) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~12_combout\) # 
-- (\u0|nios2_qsys_0|av_ld_byte3_data_nxt~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	datab => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	datac => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~12_combout\,
	datad => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~9_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~13_combout\);

-- Location: LCFF_X29_Y16_N7
\u0|nios2_qsys_0|av_ld_byte3_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~13_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte3_data\(6));

-- Location: LCCOMB_X28_Y16_N2
\u0|nios2_qsys_0|W_rf_wr_data[30]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[30]~33_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte3_data\(6))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (\u0|nios2_qsys_0|W_alu_result\(30) & 
-- (!\u0|nios2_qsys_0|E_alu_result~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(30),
	datab => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datac => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	datad => \u0|nios2_qsys_0|av_ld_byte3_data\(6),
	combout => \u0|nios2_qsys_0|W_rf_wr_data[30]~33_combout\);

-- Location: LCCOMB_X29_Y16_N8
\u0|nios2_qsys_0|W_rf_wr_data[31]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[31]~32_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte3_data\(7))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (\u0|nios2_qsys_0|W_alu_result\(31) & 
-- ((!\u0|nios2_qsys_0|E_alu_result~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(31),
	datab => \u0|nios2_qsys_0|av_ld_byte3_data\(7),
	datac => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datad => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[31]~32_combout\);

-- Location: M4K_X26_Y19
\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"DEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_nios2_qsys_0_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_nios2_qsys_0:nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b_module:niosII_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0hh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_qsys_0|W_rf_wren~combout\,
	portbrewe => VCC,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y19_N8
\u0|nios2_qsys_0|E_src2[24]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src2[24]~0_combout\ = (\u0|nios2_qsys_0|R_src2_use_imm~regout\ & (\u0|nios2_qsys_0|D_iw\(21))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \u0|nios2_qsys_0|D_iw\(21),
	datad => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	combout => \u0|nios2_qsys_0|E_src2[24]~0_combout\);

-- Location: LCFF_X24_Y19_N9
\u0|nios2_qsys_0|E_src2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src2[24]~0_combout\,
	sdata => \u0|nios2_qsys_0|D_iw\(14),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(24));

-- Location: LCCOMB_X27_Y19_N24
\u0|nios2_qsys_0|E_src2[23]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src2[23]~1_combout\ = (\u0|nios2_qsys_0|R_src2_use_imm~regout\ & (\u0|nios2_qsys_0|D_iw\(21))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(21),
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datad => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	combout => \u0|nios2_qsys_0|E_src2[23]~1_combout\);

-- Location: LCFF_X27_Y19_N25
\u0|nios2_qsys_0|E_src2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src2[23]~1_combout\,
	sdata => \u0|nios2_qsys_0|D_iw\(13),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(23));

-- Location: LCCOMB_X24_Y19_N2
\u0|nios2_qsys_0|E_src2[22]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src2[22]~2_combout\ = (\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(21)))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datad => \u0|nios2_qsys_0|D_iw\(21),
	combout => \u0|nios2_qsys_0|E_src2[22]~2_combout\);

-- Location: LCFF_X24_Y19_N3
\u0|nios2_qsys_0|E_src2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src2[22]~2_combout\,
	sdata => \u0|nios2_qsys_0|D_iw\(12),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(22));

-- Location: LCCOMB_X23_Y17_N26
\u0|nios2_qsys_0|Add2~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~42_combout\ = (\u0|nios2_qsys_0|E_src2\(21) & ((\u0|nios2_qsys_0|E_src1\(21) & (\u0|nios2_qsys_0|Add2~41\ & VCC)) # (!\u0|nios2_qsys_0|E_src1\(21) & (!\u0|nios2_qsys_0|Add2~41\)))) # (!\u0|nios2_qsys_0|E_src2\(21) & 
-- ((\u0|nios2_qsys_0|E_src1\(21) & (!\u0|nios2_qsys_0|Add2~41\)) # (!\u0|nios2_qsys_0|E_src1\(21) & ((\u0|nios2_qsys_0|Add2~41\) # (GND)))))
-- \u0|nios2_qsys_0|Add2~43\ = CARRY((\u0|nios2_qsys_0|E_src2\(21) & (!\u0|nios2_qsys_0|E_src1\(21) & !\u0|nios2_qsys_0|Add2~41\)) # (!\u0|nios2_qsys_0|E_src2\(21) & ((!\u0|nios2_qsys_0|Add2~41\) # (!\u0|nios2_qsys_0|E_src1\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(21),
	datab => \u0|nios2_qsys_0|E_src1\(21),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~41\,
	combout => \u0|nios2_qsys_0|Add2~42_combout\,
	cout => \u0|nios2_qsys_0|Add2~43\);

-- Location: LCCOMB_X23_Y17_N30
\u0|nios2_qsys_0|Add2~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~46_combout\ = (\u0|nios2_qsys_0|E_src1\(23) & ((\u0|nios2_qsys_0|E_src2\(23) & (\u0|nios2_qsys_0|Add2~45\ & VCC)) # (!\u0|nios2_qsys_0|E_src2\(23) & (!\u0|nios2_qsys_0|Add2~45\)))) # (!\u0|nios2_qsys_0|E_src1\(23) & 
-- ((\u0|nios2_qsys_0|E_src2\(23) & (!\u0|nios2_qsys_0|Add2~45\)) # (!\u0|nios2_qsys_0|E_src2\(23) & ((\u0|nios2_qsys_0|Add2~45\) # (GND)))))
-- \u0|nios2_qsys_0|Add2~47\ = CARRY((\u0|nios2_qsys_0|E_src1\(23) & (!\u0|nios2_qsys_0|E_src2\(23) & !\u0|nios2_qsys_0|Add2~45\)) # (!\u0|nios2_qsys_0|E_src1\(23) & ((!\u0|nios2_qsys_0|Add2~45\) # (!\u0|nios2_qsys_0|E_src2\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(23),
	datab => \u0|nios2_qsys_0|E_src2\(23),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~45\,
	combout => \u0|nios2_qsys_0|Add2~46_combout\,
	cout => \u0|nios2_qsys_0|Add2~47\);

-- Location: LCCOMB_X23_Y16_N0
\u0|nios2_qsys_0|Add2~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~48_combout\ = ((\u0|nios2_qsys_0|E_src1\(24) $ (\u0|nios2_qsys_0|E_src2\(24) $ (!\u0|nios2_qsys_0|Add2~47\)))) # (GND)
-- \u0|nios2_qsys_0|Add2~49\ = CARRY((\u0|nios2_qsys_0|E_src1\(24) & ((\u0|nios2_qsys_0|E_src2\(24)) # (!\u0|nios2_qsys_0|Add2~47\))) # (!\u0|nios2_qsys_0|E_src1\(24) & (\u0|nios2_qsys_0|E_src2\(24) & !\u0|nios2_qsys_0|Add2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(24),
	datab => \u0|nios2_qsys_0|E_src2\(24),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~47\,
	combout => \u0|nios2_qsys_0|Add2~48_combout\,
	cout => \u0|nios2_qsys_0|Add2~49\);

-- Location: LCCOMB_X23_Y16_N2
\u0|nios2_qsys_0|Add2~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~50_combout\ = (\u0|nios2_qsys_0|E_src1\(25) & ((\u0|nios2_qsys_0|E_src2\(25) & (\u0|nios2_qsys_0|Add2~49\ & VCC)) # (!\u0|nios2_qsys_0|E_src2\(25) & (!\u0|nios2_qsys_0|Add2~49\)))) # (!\u0|nios2_qsys_0|E_src1\(25) & 
-- ((\u0|nios2_qsys_0|E_src2\(25) & (!\u0|nios2_qsys_0|Add2~49\)) # (!\u0|nios2_qsys_0|E_src2\(25) & ((\u0|nios2_qsys_0|Add2~49\) # (GND)))))
-- \u0|nios2_qsys_0|Add2~51\ = CARRY((\u0|nios2_qsys_0|E_src1\(25) & (!\u0|nios2_qsys_0|E_src2\(25) & !\u0|nios2_qsys_0|Add2~49\)) # (!\u0|nios2_qsys_0|E_src1\(25) & ((!\u0|nios2_qsys_0|Add2~49\) # (!\u0|nios2_qsys_0|E_src2\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(25),
	datab => \u0|nios2_qsys_0|E_src2\(25),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~49\,
	combout => \u0|nios2_qsys_0|Add2~50_combout\,
	cout => \u0|nios2_qsys_0|Add2~51\);

-- Location: LCCOMB_X22_Y16_N24
\u0|nios2_qsys_0|E_logic_result[26]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[26]~25_combout\ = (\u0|nios2_qsys_0|E_src2\(26) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|E_src1\(26) & \u0|nios2_qsys_0|R_logic_op\(0)))))) # (!\u0|nios2_qsys_0|E_src2\(26) & ((\u0|nios2_qsys_0|E_src1\(26) & 
-- ((\u0|nios2_qsys_0|R_logic_op\(1)))) # (!\u0|nios2_qsys_0|E_src1\(26) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(26),
	datab => \u0|nios2_qsys_0|E_src1\(26),
	datac => \u0|nios2_qsys_0|R_logic_op\(0),
	datad => \u0|nios2_qsys_0|R_logic_op\(1),
	combout => \u0|nios2_qsys_0|E_logic_result[26]~25_combout\);

-- Location: LCCOMB_X23_Y16_N24
\u0|nios2_qsys_0|E_alu_result[26]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_alu_result[26]~19_combout\ = (\u0|nios2_qsys_0|W_alu_result[25]~26_combout\ & (((\u0|nios2_qsys_0|W_alu_result[25]~25_combout\) # (\u0|nios2_qsys_0|E_logic_result[26]~25_combout\)))) # (!\u0|nios2_qsys_0|W_alu_result[25]~26_combout\ & 
-- (\u0|nios2_qsys_0|Add2~52_combout\ & (!\u0|nios2_qsys_0|W_alu_result[25]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result[25]~26_combout\,
	datab => \u0|nios2_qsys_0|Add2~52_combout\,
	datac => \u0|nios2_qsys_0|W_alu_result[25]~25_combout\,
	datad => \u0|nios2_qsys_0|E_logic_result[26]~25_combout\,
	combout => \u0|nios2_qsys_0|E_alu_result[26]~19_combout\);

-- Location: LCCOMB_X24_Y16_N20
\u0|nios2_qsys_0|E_alu_result[26]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_alu_result[26]~20_combout\ = (\u0|nios2_qsys_0|W_alu_result[25]~25_combout\ & ((\u0|nios2_qsys_0|E_alu_result[26]~19_combout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(26)))) # (!\u0|nios2_qsys_0|E_alu_result[26]~19_combout\ & 
-- (\u0|nios2_qsys_0|Add1~52_combout\)))) # (!\u0|nios2_qsys_0|W_alu_result[25]~25_combout\ & (((\u0|nios2_qsys_0|E_alu_result[26]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Add1~52_combout\,
	datab => \u0|nios2_qsys_0|E_shift_rot_result\(26),
	datac => \u0|nios2_qsys_0|W_alu_result[25]~25_combout\,
	datad => \u0|nios2_qsys_0|E_alu_result[26]~19_combout\,
	combout => \u0|nios2_qsys_0|E_alu_result[26]~20_combout\);

-- Location: LCCOMB_X28_Y16_N18
\u0|nios2_qsys_0|E_alu_result[26]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_alu_result[26]~31_combout\ = (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout\ & (\u0|nios2_qsys_0|E_alu_result[26]~20_combout\ & !\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datac => \u0|nios2_qsys_0|E_alu_result[26]~20_combout\,
	datad => \u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	combout => \u0|nios2_qsys_0|E_alu_result[26]~31_combout\);

-- Location: LCFF_X28_Y16_N19
\u0|nios2_qsys_0|W_alu_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_alu_result[26]~31_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(26));

-- Location: LCCOMB_X29_Y16_N14
\u0|nios2_qsys_0|W_rf_wr_data[26]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[26]~30_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (\u0|nios2_qsys_0|av_ld_byte3_data\(2))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|W_alu_result\(26) & !\u0|nios2_qsys_0|E_alu_result~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_byte3_data\(2),
	datab => \u0|nios2_qsys_0|W_alu_result\(26),
	datac => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datad => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[26]~30_combout\);

-- Location: LCCOMB_X27_Y18_N14
\u0|nios2_qsys_0|R_src1[26]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src1[26]~24_combout\ = (!\u0|nios2_qsys_0|R_src1~19_combout\ & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26) & ((!\u0|nios2_qsys_0|E_valid~regout\) # 
-- (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src1~19_combout\,
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	datac => \u0|nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	datad => \u0|nios2_qsys_0|E_valid~regout\,
	combout => \u0|nios2_qsys_0|R_src1[26]~24_combout\);

-- Location: LCFF_X27_Y18_N15
\u0|nios2_qsys_0|E_src1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src1[26]~24_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(26));

-- Location: LCFF_X24_Y16_N15
\u0|nios2_qsys_0|E_shift_rot_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[26]~26_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(26),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(26));

-- Location: LCCOMB_X24_Y16_N28
\u0|nios2_qsys_0|E_shift_rot_result_nxt[25]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[25]~23_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(26)))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(24),
	datab => \u0|nios2_qsys_0|E_shift_rot_result\(26),
	datad => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[25]~23_combout\);

-- Location: LCCOMB_X27_Y18_N16
\u0|nios2_qsys_0|R_src1[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src1[25]~25_combout\ = (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25) & (!\u0|nios2_qsys_0|R_src1~19_combout\ & ((!\u0|nios2_qsys_0|E_valid~regout\) # 
-- (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datab => \u0|nios2_qsys_0|R_src1~19_combout\,
	datac => \u0|nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	datad => \u0|nios2_qsys_0|E_valid~regout\,
	combout => \u0|nios2_qsys_0|R_src1[25]~25_combout\);

-- Location: LCFF_X27_Y18_N17
\u0|nios2_qsys_0|E_src1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src1[25]~25_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(25));

-- Location: LCFF_X24_Y16_N29
\u0|nios2_qsys_0|E_shift_rot_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[25]~23_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(25),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(25));

-- Location: LCCOMB_X22_Y16_N18
\u0|nios2_qsys_0|E_logic_result[25]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[25]~26_combout\ = (\u0|nios2_qsys_0|E_src1\(25) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|R_logic_op\(0) & \u0|nios2_qsys_0|E_src2\(25)))))) # (!\u0|nios2_qsys_0|E_src1\(25) & ((\u0|nios2_qsys_0|E_src2\(25) & 
-- ((\u0|nios2_qsys_0|R_logic_op\(1)))) # (!\u0|nios2_qsys_0|E_src2\(25) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(25),
	datab => \u0|nios2_qsys_0|R_logic_op\(0),
	datac => \u0|nios2_qsys_0|E_src2\(25),
	datad => \u0|nios2_qsys_0|R_logic_op\(1),
	combout => \u0|nios2_qsys_0|E_logic_result[25]~26_combout\);

-- Location: LCCOMB_X23_Y16_N26
\u0|nios2_qsys_0|E_alu_result[25]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_alu_result[25]~21_combout\ = (\u0|nios2_qsys_0|W_alu_result[25]~25_combout\ & ((\u0|nios2_qsys_0|Add1~50_combout\) # ((\u0|nios2_qsys_0|W_alu_result[25]~26_combout\)))) # (!\u0|nios2_qsys_0|W_alu_result[25]~25_combout\ & 
-- (((\u0|nios2_qsys_0|Add2~50_combout\ & !\u0|nios2_qsys_0|W_alu_result[25]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Add1~50_combout\,
	datab => \u0|nios2_qsys_0|Add2~50_combout\,
	datac => \u0|nios2_qsys_0|W_alu_result[25]~25_combout\,
	datad => \u0|nios2_qsys_0|W_alu_result[25]~26_combout\,
	combout => \u0|nios2_qsys_0|E_alu_result[25]~21_combout\);

-- Location: LCCOMB_X23_Y16_N20
\u0|nios2_qsys_0|E_alu_result[25]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_alu_result[25]~22_combout\ = (\u0|nios2_qsys_0|W_alu_result[25]~26_combout\ & ((\u0|nios2_qsys_0|E_alu_result[25]~21_combout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(25))) # (!\u0|nios2_qsys_0|E_alu_result[25]~21_combout\ & 
-- ((\u0|nios2_qsys_0|E_logic_result[25]~26_combout\))))) # (!\u0|nios2_qsys_0|W_alu_result[25]~26_combout\ & (((\u0|nios2_qsys_0|E_alu_result[25]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result[25]~26_combout\,
	datab => \u0|nios2_qsys_0|E_shift_rot_result\(25),
	datac => \u0|nios2_qsys_0|E_logic_result[25]~26_combout\,
	datad => \u0|nios2_qsys_0|E_alu_result[25]~21_combout\,
	combout => \u0|nios2_qsys_0|E_alu_result[25]~22_combout\);

-- Location: LCCOMB_X28_Y16_N28
\u0|nios2_qsys_0|E_alu_result[25]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_alu_result[25]~32_combout\ = (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout\ & (\u0|nios2_qsys_0|E_alu_result[25]~22_combout\ & !\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datac => \u0|nios2_qsys_0|E_alu_result[25]~22_combout\,
	datad => \u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	combout => \u0|nios2_qsys_0|E_alu_result[25]~32_combout\);

-- Location: LCFF_X28_Y16_N29
\u0|nios2_qsys_0|W_alu_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_alu_result[25]~32_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(25));

-- Location: LCCOMB_X29_Y16_N22
\u0|nios2_qsys_0|W_rf_wr_data[25]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[25]~31_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (\u0|nios2_qsys_0|av_ld_byte3_data\(1))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|W_alu_result\(25) & !\u0|nios2_qsys_0|E_alu_result~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_byte3_data\(1),
	datab => \u0|nios2_qsys_0|W_alu_result\(25),
	datac => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datad => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[25]~31_combout\);

-- Location: LCCOMB_X27_Y17_N20
\u0|nios2_qsys_0|E_src1[18]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src1[18]~6_combout\ = (\u0|nios2_qsys_0|R_src1~18_combout\ & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18))) # (!\u0|nios2_qsys_0|R_src1~18_combout\ & ((\u0|nios2_qsys_0|D_iw\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src1~18_combout\,
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datad => \u0|nios2_qsys_0|D_iw\(22),
	combout => \u0|nios2_qsys_0|E_src1[18]~6_combout\);

-- Location: LCCOMB_X21_Y17_N6
\u0|nios2_qsys_0|F_pc_plus_one[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_plus_one[14]~28_combout\ = (\u0|nios2_qsys_0|F_pc\(14) & (\u0|nios2_qsys_0|F_pc_plus_one[13]~27\ $ (GND))) # (!\u0|nios2_qsys_0|F_pc\(14) & (!\u0|nios2_qsys_0|F_pc_plus_one[13]~27\ & VCC))
-- \u0|nios2_qsys_0|F_pc_plus_one[14]~29\ = CARRY((\u0|nios2_qsys_0|F_pc\(14) & !\u0|nios2_qsys_0|F_pc_plus_one[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_pc\(14),
	datad => VCC,
	cin => \u0|nios2_qsys_0|F_pc_plus_one[13]~27\,
	combout => \u0|nios2_qsys_0|F_pc_plus_one[14]~28_combout\,
	cout => \u0|nios2_qsys_0|F_pc_plus_one[14]~29\);

-- Location: LCCOMB_X21_Y17_N8
\u0|nios2_qsys_0|F_pc_plus_one[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_plus_one[15]~30_combout\ = (\u0|nios2_qsys_0|F_pc\(15) & (!\u0|nios2_qsys_0|F_pc_plus_one[14]~29\)) # (!\u0|nios2_qsys_0|F_pc\(15) & ((\u0|nios2_qsys_0|F_pc_plus_one[14]~29\) # (GND)))
-- \u0|nios2_qsys_0|F_pc_plus_one[15]~31\ = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[14]~29\) # (!\u0|nios2_qsys_0|F_pc\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(15),
	datad => VCC,
	cin => \u0|nios2_qsys_0|F_pc_plus_one[14]~29\,
	combout => \u0|nios2_qsys_0|F_pc_plus_one[15]~30_combout\,
	cout => \u0|nios2_qsys_0|F_pc_plus_one[15]~31\);

-- Location: LCCOMB_X21_Y17_N10
\u0|nios2_qsys_0|F_pc_plus_one[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_plus_one[16]~32_combout\ = (\u0|nios2_qsys_0|F_pc\(16) & (\u0|nios2_qsys_0|F_pc_plus_one[15]~31\ $ (GND))) # (!\u0|nios2_qsys_0|F_pc\(16) & (!\u0|nios2_qsys_0|F_pc_plus_one[15]~31\ & VCC))
-- \u0|nios2_qsys_0|F_pc_plus_one[16]~33\ = CARRY((\u0|nios2_qsys_0|F_pc\(16) & !\u0|nios2_qsys_0|F_pc_plus_one[15]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(16),
	datad => VCC,
	cin => \u0|nios2_qsys_0|F_pc_plus_one[15]~31\,
	combout => \u0|nios2_qsys_0|F_pc_plus_one[16]~32_combout\,
	cout => \u0|nios2_qsys_0|F_pc_plus_one[16]~33\);

-- Location: LCFF_X27_Y17_N21
\u0|nios2_qsys_0|E_src1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src1[18]~6_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[16]~32_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(18));

-- Location: LCCOMB_X23_Y17_N16
\u0|nios2_qsys_0|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~32_combout\ = ((\u0|nios2_qsys_0|E_src1\(16) $ (\u0|nios2_qsys_0|E_src2\(16) $ (!\u0|nios2_qsys_0|Add2~31\)))) # (GND)
-- \u0|nios2_qsys_0|Add2~33\ = CARRY((\u0|nios2_qsys_0|E_src1\(16) & ((\u0|nios2_qsys_0|E_src2\(16)) # (!\u0|nios2_qsys_0|Add2~31\))) # (!\u0|nios2_qsys_0|E_src1\(16) & (\u0|nios2_qsys_0|E_src2\(16) & !\u0|nios2_qsys_0|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(16),
	datab => \u0|nios2_qsys_0|E_src2\(16),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~31\,
	combout => \u0|nios2_qsys_0|Add2~32_combout\,
	cout => \u0|nios2_qsys_0|Add2~33\);

-- Location: LCCOMB_X23_Y17_N18
\u0|nios2_qsys_0|Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~34_combout\ = (\u0|nios2_qsys_0|E_src2\(17) & ((\u0|nios2_qsys_0|E_src1\(17) & (\u0|nios2_qsys_0|Add2~33\ & VCC)) # (!\u0|nios2_qsys_0|E_src1\(17) & (!\u0|nios2_qsys_0|Add2~33\)))) # (!\u0|nios2_qsys_0|E_src2\(17) & 
-- ((\u0|nios2_qsys_0|E_src1\(17) & (!\u0|nios2_qsys_0|Add2~33\)) # (!\u0|nios2_qsys_0|E_src1\(17) & ((\u0|nios2_qsys_0|Add2~33\) # (GND)))))
-- \u0|nios2_qsys_0|Add2~35\ = CARRY((\u0|nios2_qsys_0|E_src2\(17) & (!\u0|nios2_qsys_0|E_src1\(17) & !\u0|nios2_qsys_0|Add2~33\)) # (!\u0|nios2_qsys_0|E_src2\(17) & ((!\u0|nios2_qsys_0|Add2~33\) # (!\u0|nios2_qsys_0|E_src1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(17),
	datab => \u0|nios2_qsys_0|E_src1\(17),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~33\,
	combout => \u0|nios2_qsys_0|Add2~34_combout\,
	cout => \u0|nios2_qsys_0|Add2~35\);

-- Location: LCCOMB_X23_Y17_N20
\u0|nios2_qsys_0|Add2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~36_combout\ = ((\u0|nios2_qsys_0|E_src2\(18) $ (\u0|nios2_qsys_0|E_src1\(18) $ (!\u0|nios2_qsys_0|Add2~35\)))) # (GND)
-- \u0|nios2_qsys_0|Add2~37\ = CARRY((\u0|nios2_qsys_0|E_src2\(18) & ((\u0|nios2_qsys_0|E_src1\(18)) # (!\u0|nios2_qsys_0|Add2~35\))) # (!\u0|nios2_qsys_0|E_src2\(18) & (\u0|nios2_qsys_0|E_src1\(18) & !\u0|nios2_qsys_0|Add2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(18),
	datab => \u0|nios2_qsys_0|E_src1\(18),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~35\,
	combout => \u0|nios2_qsys_0|Add2~36_combout\,
	cout => \u0|nios2_qsys_0|Add2~37\);

-- Location: LCCOMB_X23_Y17_N22
\u0|nios2_qsys_0|Add2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~38_combout\ = (\u0|nios2_qsys_0|E_src1\(19) & ((\u0|nios2_qsys_0|E_src2\(19) & (\u0|nios2_qsys_0|Add2~37\ & VCC)) # (!\u0|nios2_qsys_0|E_src2\(19) & (!\u0|nios2_qsys_0|Add2~37\)))) # (!\u0|nios2_qsys_0|E_src1\(19) & 
-- ((\u0|nios2_qsys_0|E_src2\(19) & (!\u0|nios2_qsys_0|Add2~37\)) # (!\u0|nios2_qsys_0|E_src2\(19) & ((\u0|nios2_qsys_0|Add2~37\) # (GND)))))
-- \u0|nios2_qsys_0|Add2~39\ = CARRY((\u0|nios2_qsys_0|E_src1\(19) & (!\u0|nios2_qsys_0|E_src2\(19) & !\u0|nios2_qsys_0|Add2~37\)) # (!\u0|nios2_qsys_0|E_src1\(19) & ((!\u0|nios2_qsys_0|Add2~37\) # (!\u0|nios2_qsys_0|E_src2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(19),
	datab => \u0|nios2_qsys_0|E_src2\(19),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~37\,
	combout => \u0|nios2_qsys_0|Add2~38_combout\,
	cout => \u0|nios2_qsys_0|Add2~39\);

-- Location: LCCOMB_X23_Y17_N24
\u0|nios2_qsys_0|Add2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~40_combout\ = ((\u0|nios2_qsys_0|E_src2\(20) $ (\u0|nios2_qsys_0|E_src1\(20) $ (!\u0|nios2_qsys_0|Add2~39\)))) # (GND)
-- \u0|nios2_qsys_0|Add2~41\ = CARRY((\u0|nios2_qsys_0|E_src2\(20) & ((\u0|nios2_qsys_0|E_src1\(20)) # (!\u0|nios2_qsys_0|Add2~39\))) # (!\u0|nios2_qsys_0|E_src2\(20) & (\u0|nios2_qsys_0|E_src1\(20) & !\u0|nios2_qsys_0|Add2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(20),
	datab => \u0|nios2_qsys_0|E_src1\(20),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~39\,
	combout => \u0|nios2_qsys_0|Add2~40_combout\,
	cout => \u0|nios2_qsys_0|Add2~41\);

-- Location: LCCOMB_X21_Y17_N30
\u0|nios2_qsys_0|F_pc[19]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc[19]~14_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add1~42_combout\)) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add2~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Add1~42_combout\,
	datab => \u0|nios2_qsys_0|E_alu_sub~regout\,
	datad => \u0|nios2_qsys_0|Add2~42_combout\,
	combout => \u0|nios2_qsys_0|F_pc[19]~14_combout\);

-- Location: LCCOMB_X21_Y17_N12
\u0|nios2_qsys_0|F_pc_plus_one[17]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_plus_one[17]~34_combout\ = (\u0|nios2_qsys_0|F_pc\(17) & (!\u0|nios2_qsys_0|F_pc_plus_one[16]~33\)) # (!\u0|nios2_qsys_0|F_pc\(17) & ((\u0|nios2_qsys_0|F_pc_plus_one[16]~33\) # (GND)))
-- \u0|nios2_qsys_0|F_pc_plus_one[17]~35\ = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[16]~33\) # (!\u0|nios2_qsys_0|F_pc\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(17),
	datad => VCC,
	cin => \u0|nios2_qsys_0|F_pc_plus_one[16]~33\,
	combout => \u0|nios2_qsys_0|F_pc_plus_one[17]~34_combout\,
	cout => \u0|nios2_qsys_0|F_pc_plus_one[17]~35\);

-- Location: LCCOMB_X21_Y17_N14
\u0|nios2_qsys_0|F_pc_plus_one[18]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_plus_one[18]~36_combout\ = (\u0|nios2_qsys_0|F_pc\(18) & (!\u0|nios2_qsys_0|F_pc_plus_one[17]~35\ & VCC)) # (!\u0|nios2_qsys_0|F_pc\(18) & (\u0|nios2_qsys_0|F_pc_plus_one[17]~35\ $ (GND)))
-- \u0|nios2_qsys_0|F_pc_plus_one[18]~37\ = CARRY((!\u0|nios2_qsys_0|F_pc\(18) & !\u0|nios2_qsys_0|F_pc_plus_one[17]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(18),
	datad => VCC,
	cin => \u0|nios2_qsys_0|F_pc_plus_one[17]~35\,
	combout => \u0|nios2_qsys_0|F_pc_plus_one[18]~36_combout\,
	cout => \u0|nios2_qsys_0|F_pc_plus_one[18]~37\);

-- Location: LCCOMB_X21_Y17_N16
\u0|nios2_qsys_0|F_pc_plus_one[19]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_plus_one[19]~38_combout\ = (\u0|nios2_qsys_0|F_pc\(19) & (!\u0|nios2_qsys_0|F_pc_plus_one[18]~37\)) # (!\u0|nios2_qsys_0|F_pc\(19) & ((\u0|nios2_qsys_0|F_pc_plus_one[18]~37\) # (GND)))
-- \u0|nios2_qsys_0|F_pc_plus_one[19]~39\ = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[18]~37\) # (!\u0|nios2_qsys_0|F_pc\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_pc\(19),
	datad => VCC,
	cin => \u0|nios2_qsys_0|F_pc_plus_one[18]~37\,
	combout => \u0|nios2_qsys_0|F_pc_plus_one[19]~38_combout\,
	cout => \u0|nios2_qsys_0|F_pc_plus_one[19]~39\);

-- Location: LCFF_X21_Y17_N31
\u0|nios2_qsys_0|F_pc[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_pc[19]~14_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[19]~38_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|F_pc\(19));

-- Location: LCCOMB_X21_Y17_N18
\u0|nios2_qsys_0|F_pc_plus_one[20]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_plus_one[20]~40_combout\ = (\u0|nios2_qsys_0|F_pc\(20) & (\u0|nios2_qsys_0|F_pc_plus_one[19]~39\ $ (GND))) # (!\u0|nios2_qsys_0|F_pc\(20) & (!\u0|nios2_qsys_0|F_pc_plus_one[19]~39\ & VCC))
-- \u0|nios2_qsys_0|F_pc_plus_one[20]~41\ = CARRY((\u0|nios2_qsys_0|F_pc\(20) & !\u0|nios2_qsys_0|F_pc_plus_one[19]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_pc\(20),
	datad => VCC,
	cin => \u0|nios2_qsys_0|F_pc_plus_one[19]~39\,
	combout => \u0|nios2_qsys_0|F_pc_plus_one[20]~40_combout\,
	cout => \u0|nios2_qsys_0|F_pc_plus_one[20]~41\);

-- Location: LCFF_X21_Y17_N29
\u0|nios2_qsys_0|F_pc[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_pc[20]~13_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[20]~40_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|F_pc\(20));

-- Location: LCCOMB_X21_Y17_N20
\u0|nios2_qsys_0|F_pc_plus_one[21]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_plus_one[21]~42_combout\ = (\u0|nios2_qsys_0|F_pc\(21) & (!\u0|nios2_qsys_0|F_pc_plus_one[20]~41\)) # (!\u0|nios2_qsys_0|F_pc\(21) & ((\u0|nios2_qsys_0|F_pc_plus_one[20]~41\) # (GND)))
-- \u0|nios2_qsys_0|F_pc_plus_one[21]~43\ = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[20]~41\) # (!\u0|nios2_qsys_0|F_pc\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_pc\(21),
	datad => VCC,
	cin => \u0|nios2_qsys_0|F_pc_plus_one[20]~41\,
	combout => \u0|nios2_qsys_0|F_pc_plus_one[21]~42_combout\,
	cout => \u0|nios2_qsys_0|F_pc_plus_one[21]~43\);

-- Location: LCFF_X21_Y17_N27
\u0|nios2_qsys_0|F_pc[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_pc[21]~12_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[21]~42_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|F_pc\(21));

-- Location: LCCOMB_X21_Y17_N22
\u0|nios2_qsys_0|F_pc_plus_one[22]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_plus_one[22]~44_combout\ = \u0|nios2_qsys_0|F_pc\(22) $ (\u0|nios2_qsys_0|F_pc_plus_one[21]~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(22),
	cin => \u0|nios2_qsys_0|F_pc_plus_one[21]~43\,
	combout => \u0|nios2_qsys_0|F_pc_plus_one[22]~44_combout\);

-- Location: LCFF_X25_Y18_N25
\u0|nios2_qsys_0|E_src1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src1[24]~0_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[22]~44_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(24));

-- Location: LCCOMB_X22_Y16_N26
\u0|nios2_qsys_0|E_logic_result[24]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[24]~0_combout\ = (\u0|nios2_qsys_0|E_src2\(24) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|R_logic_op\(0) & \u0|nios2_qsys_0|E_src1\(24)))))) # (!\u0|nios2_qsys_0|E_src2\(24) & ((\u0|nios2_qsys_0|E_src1\(24) & 
-- ((\u0|nios2_qsys_0|R_logic_op\(1)))) # (!\u0|nios2_qsys_0|E_src1\(24) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(24),
	datab => \u0|nios2_qsys_0|R_logic_op\(0),
	datac => \u0|nios2_qsys_0|E_src1\(24),
	datad => \u0|nios2_qsys_0|R_logic_op\(1),
	combout => \u0|nios2_qsys_0|E_logic_result[24]~0_combout\);

-- Location: LCCOMB_X25_Y16_N0
\u0|nios2_qsys_0|W_alu_result[24]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[24]~0_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|E_logic_result[24]~0_combout\))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|E_arith_result[24]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_arith_result[24]~0_combout\,
	datab => \u0|nios2_qsys_0|E_logic_result[24]~0_combout\,
	datad => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	combout => \u0|nios2_qsys_0|W_alu_result[24]~0_combout\);

-- Location: LCCOMB_X24_Y16_N12
\u0|nios2_qsys_0|E_shift_rot_result_nxt[22]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[22]~2_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(23)))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datab => \u0|nios2_qsys_0|E_shift_rot_result\(21),
	datad => \u0|nios2_qsys_0|E_shift_rot_result\(23),
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[22]~2_combout\);

-- Location: LCFF_X24_Y16_N13
\u0|nios2_qsys_0|E_shift_rot_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[22]~2_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(22),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(22));

-- Location: LCCOMB_X24_Y16_N2
\u0|nios2_qsys_0|E_shift_rot_result_nxt[23]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[23]~1_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(24))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(24),
	datab => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \u0|nios2_qsys_0|E_shift_rot_result\(22),
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[23]~1_combout\);

-- Location: LCFF_X24_Y16_N3
\u0|nios2_qsys_0|E_shift_rot_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[23]~1_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(23),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(23));

-- Location: LCCOMB_X24_Y16_N16
\u0|nios2_qsys_0|E_shift_rot_result_nxt[24]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[24]~0_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(25)))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datab => \u0|nios2_qsys_0|E_shift_rot_result\(23),
	datad => \u0|nios2_qsys_0|E_shift_rot_result\(25),
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[24]~0_combout\);

-- Location: LCFF_X24_Y16_N17
\u0|nios2_qsys_0|E_shift_rot_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[24]~0_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(24),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(24));

-- Location: LCFF_X25_Y16_N1
\u0|nios2_qsys_0|W_alu_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[24]~0_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(24),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(24));

-- Location: LCCOMB_X4_Y24_N20
\u0|character_lcd_0|Char_LCD_Comm|data_out~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|data_out~2_combout\ = (\LCD_DATA[0]~0\ & \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LCD_DATA[0]~0\,
	datac => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|data_out~2_combout\);

-- Location: LCFF_X4_Y24_N21
\u0|character_lcd_0|Char_LCD_Comm|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|data_out~2_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Comm|data_out[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|data_out\(0));

-- Location: LCFF_X35_Y18_N7
\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|character_lcd_0|Char_LCD_Comm|data_out\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X34_Y18_N10
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~1_combout\ = (\u0|rsp_xbar_mux_001|src_payload~81_combout\ & ((\u0|sdram_0|za_data\(8)) # ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(0))))) # 
-- (!\u0|rsp_xbar_mux_001|src_payload~81_combout\ & (\u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\ & ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~81_combout\,
	datab => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\,
	datac => \u0|sdram_0|za_data\(8),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(0),
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~1_combout\);

-- Location: LCCOMB_X29_Y16_N20
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~4_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (((\u0|nios2_qsys_0|av_fill_bit~0_combout\)))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~3_combout\) # 
-- ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~3_combout\,
	datab => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	datac => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~1_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~4_combout\);

-- Location: LCFF_X29_Y16_N21
\u0|nios2_qsys_0|av_ld_byte3_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte3_data\(0));

-- Location: LCCOMB_X25_Y16_N28
\u0|nios2_qsys_0|W_rf_wr_data[24]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[24]~11_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte3_data\(0))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (!\u0|nios2_qsys_0|E_alu_result~14_combout\ & 
-- (\u0|nios2_qsys_0|W_alu_result\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datab => \u0|nios2_qsys_0|W_alu_result\(24),
	datac => \u0|nios2_qsys_0|av_ld_byte3_data\(0),
	datad => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[24]~11_combout\);

-- Location: LCCOMB_X27_Y17_N24
\u0|nios2_qsys_0|E_src1[23]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src1[23]~1_combout\ = (\u0|nios2_qsys_0|R_src1~18_combout\ & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23))) # (!\u0|nios2_qsys_0|R_src1~18_combout\ & ((\u0|nios2_qsys_0|D_iw\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src1~18_combout\,
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datad => \u0|nios2_qsys_0|D_iw\(27),
	combout => \u0|nios2_qsys_0|E_src1[23]~1_combout\);

-- Location: LCFF_X27_Y17_N25
\u0|nios2_qsys_0|E_src1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src1[23]~1_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[21]~42_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(23));

-- Location: LCCOMB_X21_Y17_N26
\u0|nios2_qsys_0|F_pc[21]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc[21]~12_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add1~46_combout\)) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add2~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_sub~regout\,
	datab => \u0|nios2_qsys_0|Add1~46_combout\,
	datad => \u0|nios2_qsys_0|Add2~46_combout\,
	combout => \u0|nios2_qsys_0|F_pc[21]~12_combout\);

-- Location: LCCOMB_X25_Y16_N2
\u0|nios2_qsys_0|W_alu_result[23]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[23]~1_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|E_logic_result[23]~1_combout\)) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|F_pc[21]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_logic_result[23]~1_combout\,
	datab => \u0|nios2_qsys_0|F_pc[21]~12_combout\,
	datad => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	combout => \u0|nios2_qsys_0|W_alu_result[23]~1_combout\);

-- Location: LCFF_X25_Y16_N3
\u0|nios2_qsys_0|W_alu_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[23]~1_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(23),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(23));

-- Location: LCCOMB_X25_Y16_N30
\u0|nios2_qsys_0|W_rf_wr_data[23]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[23]~12_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte2_data\(7))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (!\u0|nios2_qsys_0|E_alu_result~14_combout\ & 
-- (\u0|nios2_qsys_0|W_alu_result\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datab => \u0|nios2_qsys_0|W_alu_result\(23),
	datac => \u0|nios2_qsys_0|av_ld_byte2_data\(7),
	datad => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[23]~12_combout\);

-- Location: LCCOMB_X25_Y18_N18
\u0|nios2_qsys_0|E_src1[22]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src1[22]~2_combout\ = (\u0|nios2_qsys_0|R_src1~18_combout\ & ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22)))) # (!\u0|nios2_qsys_0|R_src1~18_combout\ & (\u0|nios2_qsys_0|D_iw\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(26),
	datab => \u0|nios2_qsys_0|R_src1~18_combout\,
	datad => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	combout => \u0|nios2_qsys_0|E_src1[22]~2_combout\);

-- Location: LCFF_X25_Y18_N19
\u0|nios2_qsys_0|E_src1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src1[22]~2_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[20]~40_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(22));

-- Location: LCCOMB_X21_Y17_N28
\u0|nios2_qsys_0|F_pc[20]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc[20]~13_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add1~44_combout\))) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add2~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Add2~44_combout\,
	datab => \u0|nios2_qsys_0|Add1~44_combout\,
	datad => \u0|nios2_qsys_0|E_alu_sub~regout\,
	combout => \u0|nios2_qsys_0|F_pc[20]~13_combout\);

-- Location: LCCOMB_X25_Y16_N20
\u0|nios2_qsys_0|W_alu_result[22]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[22]~2_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|E_logic_result[22]~2_combout\)) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|F_pc[20]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_logic_result[22]~2_combout\,
	datab => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	datad => \u0|nios2_qsys_0|F_pc[20]~13_combout\,
	combout => \u0|nios2_qsys_0|W_alu_result[22]~2_combout\);

-- Location: LCFF_X25_Y16_N21
\u0|nios2_qsys_0|W_alu_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[22]~2_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(22),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(22));

-- Location: LCCOMB_X31_Y17_N12
\u0|rsp_xbar_mux_001|src_payload~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~86_combout\ = (\u0|rsp_xbar_mux_001|src_payload~81_combout\ & ((\u0|sdram_0|za_data\(6)) # ((\u0|sram_0|readdata\(6) & \u0|rsp_xbar_mux_001|src_payload~82_combout\)))) # (!\u0|rsp_xbar_mux_001|src_payload~81_combout\ & 
-- (\u0|sram_0|readdata\(6) & (\u0|rsp_xbar_mux_001|src_payload~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~81_combout\,
	datab => \u0|sram_0|readdata\(6),
	datac => \u0|rsp_xbar_mux_001|src_payload~82_combout\,
	datad => \u0|sdram_0|za_data\(6),
	combout => \u0|rsp_xbar_mux_001|src_payload~86_combout\);

-- Location: LCCOMB_X23_Y22_N8
\u0|cmd_xbar_mux|src_payload~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~18_combout\ = (\u0|nios2_qsys_0|d_writedata\(21) & \u0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|d_writedata\(21),
	datac => \u0|cmd_xbar_mux|saved_grant\(1),
	combout => \u0|cmd_xbar_mux|src_payload~18_combout\);

-- Location: LCCOMB_X25_Y22_N4
\u0|cmd_xbar_mux|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~4_combout\ = (\u0|nios2_qsys_0|d_writedata\(22) & \u0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(22),
	datac => \u0|cmd_xbar_mux|saved_grant\(1),
	combout => \u0|cmd_xbar_mux|src_payload~4_combout\);

-- Location: LCCOMB_X23_Y22_N20
\u0|cmd_xbar_mux|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~5_combout\ = (\u0|cmd_xbar_mux|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(23),
	combout => \u0|cmd_xbar_mux|src_payload~5_combout\);

-- Location: LCCOMB_X25_Y24_N16
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(19) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(19),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\);

-- Location: LCFF_X25_Y24_N17
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X20_Y17_N4
\u0|cmd_xbar_mux|src_data[34]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(34) = (\u0|cmd_xbar_mux|saved_grant\(0)) # ((\u0|nios2_qsys_0|d_byteenable\(2) & \u0|cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_byteenable\(2),
	datac => \u0|cmd_xbar_mux|saved_grant\(0),
	datad => \u0|cmd_xbar_mux|saved_grant\(1),
	combout => \u0|cmd_xbar_mux|src_data\(34));

-- Location: LCCOMB_X28_Y23_N28
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\);

-- Location: LCFF_X28_Y23_N29
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X25_Y25_N4
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(24)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(24),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(24),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\);

-- Location: LCCOMB_X30_Y24_N12
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(26) & 
-- (((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(26) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(26),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\);

-- Location: LCFF_X30_Y24_N13
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(25));

-- Location: LCCOMB_X30_Y23_N22
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(25),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]~feeder_combout\);

-- Location: LCFF_X30_Y23_N23
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25));

-- Location: LCCOMB_X25_Y24_N14
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(22),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\);

-- Location: LCFF_X25_Y24_N15
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X31_Y24_N12
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(24),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\);

-- Location: LCFF_X31_Y24_N13
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24));

-- Location: LCCOMB_X25_Y24_N20
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(21) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(21),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\);

-- Location: LCFF_X25_Y24_N21
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X29_Y24_N0
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[18]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[18]~10_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\)) # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(18),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[18]~10_combout\);

-- Location: LCFF_X31_Y24_N29
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(21),
	sload => VCC,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21));

-- Location: LCFF_X29_Y24_N1
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[18]~10_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X27_Y23_N2
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(17) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(17),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\);

-- Location: LCFF_X27_Y23_N3
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X31_Y24_N6
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(19),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\);

-- Location: LCFF_X31_Y24_N7
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19));

-- Location: LCCOMB_X25_Y24_N18
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(16),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\);

-- Location: LCFF_X25_Y24_N19
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X34_Y21_N16
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[22]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[22]~2_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \u0|cmd_xbar_mux|src_data\(46),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[22]~2_combout\);

-- Location: LCFF_X34_Y21_N17
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[22]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X36_Y21_N26
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- VCC)))) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) $ (((VCC) # (!\u0|jtag_uart_0|fifo_wr~regout\)))))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = 
-- CARRY((!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\u0|jtag_uart_0|fifo_wr~regout\ $ 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~regout\,
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: LCFF_X36_Y21_N27
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4));

-- Location: LCCOMB_X36_Y21_N28
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) $ 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: LCFF_X36_Y21_N29
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5));

-- Location: LCCOMB_X36_Y21_N8
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: LCCOMB_X36_Y21_N14
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ $ 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	cin => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: LCFF_X36_Y21_N15
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	sdata => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X25_Y22_N26
\u0|cmd_xbar_mux_001|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~3_combout\ = (\u0|nios2_qsys_0|d_writedata\(22) & \u0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(22),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_payload~3_combout\);

-- Location: LCCOMB_X23_Y21_N20
\u0|cmd_xbar_mux_001|src_data[34]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_data\(34) = (\u0|cmd_xbar_mux_001|saved_grant\(0)) # ((\u0|nios2_qsys_0|d_byteenable\(2) & \u0|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_byteenable\(2),
	datab => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \u0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_001|src_data\(34));

-- Location: M4K_X52_Y21
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y21_N2
\u0|rsp_xbar_mux_001|src_payload~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~87_combout\ = (\u0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22)) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22) & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\u0|rsp_xbar_demux_001|src1_valid~combout\ & (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22) & 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22),
	combout => \u0|rsp_xbar_mux_001|src_payload~87_combout\);

-- Location: LCCOMB_X34_Y21_N30
\u0|rsp_xbar_mux_001|src_payload~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~161_combout\ = (\u0|rsp_xbar_mux_001|src_payload~87_combout\) # ((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22),
	datad => \u0|rsp_xbar_mux_001|src_payload~87_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~161_combout\);

-- Location: LCCOMB_X34_Y21_N28
\u0|rsp_xbar_mux_001|src_payload~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~88_combout\ = (\u0|rsp_xbar_mux_001|src_payload~86_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~161_combout\) # ((\u0|width_adapter_005|data_reg~8_combout\ & \u0|width_adapter_005|out_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|data_reg~8_combout\,
	datab => \u0|width_adapter_005|out_valid~0_combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~86_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~161_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~88_combout\);

-- Location: LCCOMB_X29_Y17_N28
\u0|nios2_qsys_0|av_ld_byte2_data[6]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte2_data[6]~1_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (\u0|nios2_qsys_0|av_fill_bit~0_combout\)) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & ((\u0|rsp_xbar_mux_001|src_payload~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~88_combout\,
	datad => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	combout => \u0|nios2_qsys_0|av_ld_byte2_data[6]~1_combout\);

-- Location: LCFF_X29_Y17_N29
\u0|nios2_qsys_0|av_ld_byte2_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte2_data[6]~1_combout\,
	sdata => \u0|nios2_qsys_0|av_ld_byte3_data\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte2_data\(6));

-- Location: LCCOMB_X25_Y16_N24
\u0|nios2_qsys_0|W_rf_wr_data[22]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[22]~13_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte2_data\(6))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (!\u0|nios2_qsys_0|E_alu_result~14_combout\ & 
-- (\u0|nios2_qsys_0|W_alu_result\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datab => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	datac => \u0|nios2_qsys_0|W_alu_result\(22),
	datad => \u0|nios2_qsys_0|av_ld_byte2_data\(6),
	combout => \u0|nios2_qsys_0|W_rf_wr_data[22]~13_combout\);

-- Location: LCCOMB_X24_Y19_N20
\u0|nios2_qsys_0|E_src2[21]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src2[21]~3_combout\ = (\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(21)))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datad => \u0|nios2_qsys_0|D_iw\(21),
	combout => \u0|nios2_qsys_0|E_src2[21]~3_combout\);

-- Location: LCFF_X24_Y19_N21
\u0|nios2_qsys_0|E_src2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src2[21]~3_combout\,
	sdata => \u0|nios2_qsys_0|D_iw\(11),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(21));

-- Location: LCCOMB_X23_Y18_N0
\u0|nios2_qsys_0|E_logic_result[21]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[21]~3_combout\ = (\u0|nios2_qsys_0|E_src2\(21) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|E_src1\(21) & \u0|nios2_qsys_0|R_logic_op\(0)))))) # (!\u0|nios2_qsys_0|E_src2\(21) & ((\u0|nios2_qsys_0|R_logic_op\(1) 
-- & (\u0|nios2_qsys_0|E_src1\(21))) # (!\u0|nios2_qsys_0|R_logic_op\(1) & (!\u0|nios2_qsys_0|E_src1\(21) & !\u0|nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_logic_op\(1),
	datab => \u0|nios2_qsys_0|E_src2\(21),
	datac => \u0|nios2_qsys_0|E_src1\(21),
	datad => \u0|nios2_qsys_0|R_logic_op\(0),
	combout => \u0|nios2_qsys_0|E_logic_result[21]~3_combout\);

-- Location: LCCOMB_X25_Y16_N6
\u0|nios2_qsys_0|W_alu_result[21]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[21]~3_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|E_logic_result[21]~3_combout\))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|F_pc[19]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc[19]~14_combout\,
	datab => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	datad => \u0|nios2_qsys_0|E_logic_result[21]~3_combout\,
	combout => \u0|nios2_qsys_0|W_alu_result[21]~3_combout\);

-- Location: LCFF_X25_Y16_N7
\u0|nios2_qsys_0|W_alu_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[21]~3_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(21),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(21));

-- Location: LCCOMB_X25_Y16_N10
\u0|nios2_qsys_0|W_rf_wr_data[21]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[21]~14_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte2_data\(5))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (!\u0|nios2_qsys_0|E_alu_result~14_combout\ & 
-- ((\u0|nios2_qsys_0|W_alu_result\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datab => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	datac => \u0|nios2_qsys_0|av_ld_byte2_data\(5),
	datad => \u0|nios2_qsys_0|W_alu_result\(21),
	combout => \u0|nios2_qsys_0|W_rf_wr_data[21]~14_combout\);

-- Location: LCCOMB_X27_Y17_N18
\u0|nios2_qsys_0|E_src1[20]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src1[20]~4_combout\ = (\u0|nios2_qsys_0|R_src1~18_combout\ & ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20)))) # (!\u0|nios2_qsys_0|R_src1~18_combout\ & (\u0|nios2_qsys_0|D_iw\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src1~18_combout\,
	datab => \u0|nios2_qsys_0|D_iw\(24),
	datad => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	combout => \u0|nios2_qsys_0|E_src1[20]~4_combout\);

-- Location: LCFF_X27_Y17_N19
\u0|nios2_qsys_0|E_src1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src1[20]~4_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[18]~36_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(20));

-- Location: LCCOMB_X24_Y17_N12
\u0|nios2_qsys_0|E_arith_result[20]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_arith_result[20]~1_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add1~40_combout\)) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add2~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|E_alu_sub~regout\,
	datac => \u0|nios2_qsys_0|Add1~40_combout\,
	datad => \u0|nios2_qsys_0|Add2~40_combout\,
	combout => \u0|nios2_qsys_0|E_arith_result[20]~1_combout\);

-- Location: LCCOMB_X24_Y17_N0
\u0|nios2_qsys_0|W_alu_result[20]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[20]~4_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|E_logic_result[20]~4_combout\)) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|E_arith_result[20]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_logic_result[20]~4_combout\,
	datab => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	datad => \u0|nios2_qsys_0|E_arith_result[20]~1_combout\,
	combout => \u0|nios2_qsys_0|W_alu_result[20]~4_combout\);

-- Location: LCFF_X24_Y17_N1
\u0|nios2_qsys_0|W_alu_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[20]~4_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(20),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(20));

-- Location: LCCOMB_X25_Y15_N30
\u0|nios2_qsys_0|W_rf_wr_data[20]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[20]~15_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte2_data\(4))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (!\u0|nios2_qsys_0|E_alu_result~14_combout\ & 
-- ((\u0|nios2_qsys_0|W_alu_result\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	datab => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datac => \u0|nios2_qsys_0|av_ld_byte2_data\(4),
	datad => \u0|nios2_qsys_0|W_alu_result\(20),
	combout => \u0|nios2_qsys_0|W_rf_wr_data[20]~15_combout\);

-- Location: LCCOMB_X23_Y19_N16
\u0|nios2_qsys_0|E_st_data[20]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_st_data[20]~4_combout\ = (\u0|nios2_qsys_0|D_iw\(4) & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20))) # (!\u0|nios2_qsys_0|D_iw\(4) & 
-- ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(4),
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datac => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \u0|nios2_qsys_0|E_st_data[20]~4_combout\);

-- Location: LCFF_X23_Y19_N17
\u0|nios2_qsys_0|d_writedata[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_st_data[20]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(20));

-- Location: LCCOMB_X25_Y22_N10
\u0|cmd_xbar_mux|src_payload~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~25_combout\ = (\u0|cmd_xbar_mux|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(20),
	combout => \u0|cmd_xbar_mux|src_payload~25_combout\);

-- Location: LCCOMB_X32_Y21_N26
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[19]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[19]~24_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19),
	datac => \u0|cmd_xbar_mux|src_data\(46),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[19]~24_combout\);

-- Location: LCFF_X32_Y21_N27
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[19]~24_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: LCFF_X36_Y21_N9
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	sdata => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X32_Y21_N6
\u0|rsp_xbar_mux_001|src_payload~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~98_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19)) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19) 
-- & \u0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19) & \u0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19),
	datad => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~98_combout\);

-- Location: LCCOMB_X32_Y21_N4
\u0|rsp_xbar_mux_001|src_payload~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~163_combout\ = (\u0|rsp_xbar_mux_001|src_payload~98_combout\) # ((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19) & \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19),
	datac => \u0|rsp_xbar_mux_001|src_payload~98_combout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~163_combout\);

-- Location: LCCOMB_X33_Y17_N22
\u0|width_adapter_005|ShiftLeft2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|ShiftLeft2~2_combout\ = (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\ & 
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_005|ShiftLeft2~2_combout\);

-- Location: LCCOMB_X34_Y18_N4
\u0|width_adapter_005|data_reg~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~27_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(19)) # ((\u0|width_adapter_005|ShiftLeft2~2_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|always9~0_combout\,
	datab => \u0|width_adapter_005|ShiftLeft2~2_combout\,
	datac => \u0|width_adapter_005|data_reg\(19),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(3),
	combout => \u0|width_adapter_005|data_reg~27_combout\);

-- Location: LCFF_X34_Y18_N5
\u0|width_adapter_005|data_reg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~27_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(19));

-- Location: LCCOMB_X34_Y18_N6
\u0|width_adapter_005|data_reg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~11_combout\ = (\u0|width_adapter_005|data_reg\(19)) # ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	datac => \u0|width_adapter_005|data_reg\(19),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(3),
	combout => \u0|width_adapter_005|data_reg~11_combout\);

-- Location: LCCOMB_X32_Y21_N8
\u0|rsp_xbar_mux_001|src_payload~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~99_combout\ = (\u0|rsp_xbar_mux_001|src_payload~97_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~163_combout\) # ((\u0|width_adapter_005|out_valid~0_combout\ & \u0|width_adapter_005|data_reg~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~97_combout\,
	datab => \u0|width_adapter_005|out_valid~0_combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~163_combout\,
	datad => \u0|width_adapter_005|data_reg~11_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~99_combout\);

-- Location: LCCOMB_X29_Y17_N8
\u0|nios2_qsys_0|av_ld_byte2_data[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte2_data[3]~4_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & ((\u0|nios2_qsys_0|av_fill_bit~0_combout\))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (\u0|rsp_xbar_mux_001|src_payload~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~99_combout\,
	datad => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte2_data[3]~4_combout\);

-- Location: LCFF_X29_Y17_N9
\u0|nios2_qsys_0|av_ld_byte2_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte2_data[3]~4_combout\,
	sdata => \u0|nios2_qsys_0|av_ld_byte3_data\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte2_data\(3));

-- Location: LCCOMB_X25_Y15_N0
\u0|nios2_qsys_0|W_rf_wr_data[19]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[19]~16_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte2_data\(3))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (\u0|nios2_qsys_0|W_alu_result\(19) & 
-- (!\u0|nios2_qsys_0|E_alu_result~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(19),
	datab => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datac => \u0|nios2_qsys_0|av_ld_byte2_data\(3),
	datad => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[19]~16_combout\);

-- Location: LCFF_X23_Y19_N5
\u0|nios2_qsys_0|d_writedata[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|d_writedata[30]~6_combout\,
	sdata => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(30));

-- Location: LCCOMB_X23_Y22_N22
\u0|cmd_xbar_mux|src_payload~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~30_combout\ = (\u0|cmd_xbar_mux|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(30),
	combout => \u0|cmd_xbar_mux|src_payload~30_combout\);

-- Location: LCCOMB_X25_Y22_N30
\u0|cmd_xbar_mux|src_payload~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~31_combout\ = (\u0|nios2_qsys_0|d_writedata\(31) & \u0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(31),
	datac => \u0|cmd_xbar_mux|saved_grant\(1),
	combout => \u0|cmd_xbar_mux|src_payload~31_combout\);

-- Location: LCCOMB_X27_Y24_N0
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[24]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[24]~3_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- ((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|cfgdout[14]~0_combout\))) # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(24),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|cfgdout[14]~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[24]~3_combout\);

-- Location: LCFF_X27_Y24_N1
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[24]~3_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(24));

-- Location: LCFF_X30_Y23_N11
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(29),
	sload => VCC,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29));

-- Location: LCCOMB_X29_Y24_N12
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30) & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\);

-- Location: LCFF_X29_Y24_N13
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X29_Y23_N22
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(30)))) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(30),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(30),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout\);

-- Location: LCCOMB_X29_Y23_N8
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout\) # ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout\);

-- Location: LCCOMB_X29_Y23_N16
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(31)))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout\);

-- Location: LCFF_X29_Y23_N17
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(32),
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(31));

-- Location: LCCOMB_X31_Y24_N18
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\);

-- Location: LCFF_X31_Y24_N19
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31));

-- Location: LCCOMB_X31_Y21_N12
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|resetlatch~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|resetlatch~regout\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|resetlatch~regout\) # (!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|resetlatch~regout\,
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\);

-- Location: LCFF_X31_Y21_N13
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|resetlatch\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|resetlatch~regout\);

-- Location: LCCOMB_X30_Y23_N4
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|resetlatch~regout\)))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(34),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|resetlatch~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\);

-- Location: LCFF_X30_Y23_N5
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(33));

-- Location: LCFF_X30_Y23_N19
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(33),
	sload => VCC,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33));

-- Location: LCCOMB_X20_Y17_N30
\u0|cmd_xbar_mux|src_data[35]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(35) = (\u0|cmd_xbar_mux|saved_grant\(0)) # ((\u0|nios2_qsys_0|d_byteenable\(3) & \u0|cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_byteenable\(3),
	datac => \u0|cmd_xbar_mux|saved_grant\(0),
	datad => \u0|cmd_xbar_mux|saved_grant\(1),
	combout => \u0|cmd_xbar_mux|src_data\(35));

-- Location: LCCOMB_X27_Y23_N28
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(30),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\);

-- Location: LCFF_X27_Y23_N29
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X27_Y23_N6
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(28),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\);

-- Location: LCFF_X27_Y23_N7
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X25_Y24_N6
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(27) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(27),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\);

-- Location: LCFF_X25_Y24_N7
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X27_Y23_N4
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(26),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\);

-- Location: LCFF_X27_Y23_N5
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X27_Y23_N26
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(25),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\);

-- Location: LCFF_X27_Y23_N27
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X30_Y22_N20
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[30]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[30]~28_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(30))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(30),
	datac => \u0|cmd_xbar_mux|src_data\(46),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[30]~28_combout\);

-- Location: LCFF_X30_Y22_N21
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[30]~28_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X29_Y21_N22
\u0|nios2_qsys_0|F_iw[30]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[30]~101_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30) & ((\u0|rsp_xbar_demux_001|src0_valid~combout\) # ((\u0|rsp_xbar_demux|src0_valid~combout\ & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30))))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30) & (\u0|rsp_xbar_demux|src0_valid~combout\ & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30),
	datab => \u0|rsp_xbar_demux|src0_valid~combout\,
	datac => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30),
	combout => \u0|nios2_qsys_0|F_iw[30]~101_combout\);

-- Location: LCCOMB_X29_Y21_N24
\u0|nios2_qsys_0|F_iw[30]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[30]~103_combout\ = (\u0|nios2_qsys_0|D_iw[17]~0_combout\ & ((\u0|nios2_qsys_0|F_iw[30]~102_combout\) # (\u0|nios2_qsys_0|F_iw[30]~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datac => \u0|nios2_qsys_0|F_iw[30]~102_combout\,
	datad => \u0|nios2_qsys_0|F_iw[30]~101_combout\,
	combout => \u0|nios2_qsys_0|F_iw[30]~103_combout\);

-- Location: LCFF_X29_Y21_N25
\u0|nios2_qsys_0|D_iw[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[30]~103_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(30));

-- Location: LCCOMB_X28_Y18_N16
\u0|nios2_qsys_0|E_src1[21]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src1[21]~3_combout\ = (\u0|nios2_qsys_0|R_src1~18_combout\ & ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21)))) # (!\u0|nios2_qsys_0|R_src1~18_combout\ & (\u0|nios2_qsys_0|D_iw\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(25),
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datad => \u0|nios2_qsys_0|R_src1~18_combout\,
	combout => \u0|nios2_qsys_0|E_src1[21]~3_combout\);

-- Location: LCFF_X28_Y18_N17
\u0|nios2_qsys_0|E_src1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src1[21]~3_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[19]~38_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(21));

-- Location: LCFF_X24_Y16_N31
\u0|nios2_qsys_0|E_shift_rot_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[21]~3_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(21),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(21));

-- Location: LCCOMB_X24_Y16_N0
\u0|nios2_qsys_0|E_shift_rot_result_nxt[20]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[20]~4_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(21))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datab => \u0|nios2_qsys_0|E_shift_rot_result\(21),
	datad => \u0|nios2_qsys_0|E_shift_rot_result\(19),
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[20]~4_combout\);

-- Location: LCFF_X24_Y16_N1
\u0|nios2_qsys_0|E_shift_rot_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[20]~4_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(20),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(20));

-- Location: LCCOMB_X24_Y16_N26
\u0|nios2_qsys_0|E_shift_rot_result_nxt[19]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[19]~5_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(20))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datab => \u0|nios2_qsys_0|E_shift_rot_result\(20),
	datad => \u0|nios2_qsys_0|E_shift_rot_result\(18),
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[19]~5_combout\);

-- Location: LCCOMB_X29_Y18_N16
\u0|nios2_qsys_0|E_src1[19]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src1[19]~5_combout\ = (\u0|nios2_qsys_0|R_src1~18_combout\ & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19))) # (!\u0|nios2_qsys_0|R_src1~18_combout\ & ((\u0|nios2_qsys_0|D_iw\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datab => \u0|nios2_qsys_0|R_src1~18_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(23),
	combout => \u0|nios2_qsys_0|E_src1[19]~5_combout\);

-- Location: LCFF_X29_Y18_N17
\u0|nios2_qsys_0|E_src1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src1[19]~5_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[17]~34_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(19));

-- Location: LCFF_X24_Y16_N27
\u0|nios2_qsys_0|E_shift_rot_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[19]~5_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(19),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(19));

-- Location: LCCOMB_X25_Y17_N24
\u0|nios2_qsys_0|E_shift_rot_result_nxt[18]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[18]~6_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(19))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datab => \u0|nios2_qsys_0|E_shift_rot_result\(19),
	datad => \u0|nios2_qsys_0|E_shift_rot_result\(17),
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[18]~6_combout\);

-- Location: LCFF_X25_Y17_N25
\u0|nios2_qsys_0|E_shift_rot_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[18]~6_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(18),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(18));

-- Location: LCCOMB_X25_Y17_N26
\u0|nios2_qsys_0|E_shift_rot_result_nxt[17]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[17]~7_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(18)))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(16),
	datab => \u0|nios2_qsys_0|E_shift_rot_result\(18),
	datad => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[17]~7_combout\);

-- Location: LCFF_X25_Y17_N27
\u0|nios2_qsys_0|E_shift_rot_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[17]~7_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(17),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(17));

-- Location: LCFF_X24_Y17_N19
\u0|nios2_qsys_0|W_alu_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[17]~7_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(17),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(17));

-- Location: LCCOMB_X29_Y16_N18
\u0|nios2_qsys_0|W_rf_wr_data[17]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[17]~18_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte2_data\(1))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (!\u0|nios2_qsys_0|E_alu_result~14_combout\ & 
-- ((\u0|nios2_qsys_0|W_alu_result\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datab => \u0|nios2_qsys_0|av_ld_byte2_data\(1),
	datac => \u0|nios2_qsys_0|W_alu_result\(17),
	datad => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[17]~18_combout\);

-- Location: LCFF_X23_Y19_N19
\u0|nios2_qsys_0|d_writedata[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|d_writedata[29]~5_combout\,
	sdata => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(29));

-- Location: LCCOMB_X27_Y21_N12
\u0|cmd_xbar_mux|src_payload~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~29_combout\ = (\u0|cmd_xbar_mux|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(29),
	combout => \u0|cmd_xbar_mux|src_payload~29_combout\);

-- Location: LCCOMB_X25_Y24_N12
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(15),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout\);

-- Location: LCFF_X25_Y24_N13
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X27_Y24_N22
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[12]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[12]~6_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\)) # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(12),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[12]~6_combout\);

-- Location: LCCOMB_X30_Y24_N30
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(15))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(15),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\);

-- Location: LCCOMB_X30_Y24_N4
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(17) & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\ & 
-- !\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(17) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\ & 
-- ((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(17),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\);

-- Location: LCFF_X30_Y24_N5
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(16));

-- Location: LCCOMB_X29_Y25_N4
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~regout\ & ((\altera_internal_jtag~TDIUTAP\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~regout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(16),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X28_Y25_N8
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(14),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\);

-- Location: LCFF_X28_Y25_N9
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14));

-- Location: LCCOMB_X28_Y23_N8
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\);

-- Location: LCFF_X28_Y23_N9
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X29_Y25_N20
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(14)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(14),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(14),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\);

-- Location: LCCOMB_X29_Y25_N14
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(15))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\);

-- Location: LCFF_X29_Y25_N5
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\,
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(15));

-- Location: LCCOMB_X29_Y25_N0
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(15),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\);

-- Location: LCFF_X29_Y25_N1
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15));

-- Location: LCFF_X27_Y24_N23
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[12]~6_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15),
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X27_Y24_N26
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[11]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[11]~7_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\)) # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(11),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[11]~7_combout\);

-- Location: LCFF_X27_Y24_N27
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[11]~7_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14),
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X28_Y25_N26
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(13),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\);

-- Location: LCFF_X28_Y25_N27
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13));

-- Location: LCCOMB_X25_Y24_N0
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(10) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(10),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\);

-- Location: LCFF_X25_Y24_N1
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X31_Y24_N24
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(12),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\);

-- Location: LCFF_X31_Y24_N25
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12));

-- Location: LCCOMB_X25_Y24_N26
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(9) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(9),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\);

-- Location: LCFF_X25_Y24_N27
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X29_Y25_N22
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(16),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: LCFF_X29_Y25_N23
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16));

-- Location: LCCOMB_X25_Y24_N8
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(13) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(13),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\);

-- Location: LCFF_X25_Y24_N9
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X29_Y25_N10
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(13))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(13),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(13),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\);

-- Location: LCCOMB_X28_Y25_N18
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\)))) 
-- # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(15),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\);

-- Location: LCCOMB_X31_Y22_N8
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[2]~13_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ 
-- & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3)) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[2]~13_combout\);

-- Location: LCFF_X28_Y25_N19
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(14));

-- Location: LCCOMB_X28_Y25_N30
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\)))) 
-- # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\);

-- Location: LCFF_X28_Y25_N31
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(13));

-- Location: LCCOMB_X28_Y25_N0
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\)))) 
-- # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(13),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\);

-- Location: LCFF_X28_Y25_N1
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(12));

-- Location: LCCOMB_X28_Y23_N6
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10) & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\);

-- Location: LCFF_X28_Y23_N7
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X28_Y25_N14
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(10)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(10),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\);

-- Location: LCCOMB_X28_Y25_N10
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\)))) 
-- # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(12),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\);

-- Location: LCFF_X28_Y25_N11
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(11));

-- Location: LCCOMB_X28_Y25_N12
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(11),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\);

-- Location: LCFF_X28_Y25_N13
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(10));

-- Location: LCCOMB_X28_Y25_N22
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(10),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\);

-- Location: LCFF_X28_Y25_N23
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(9));

-- Location: LCCOMB_X28_Y25_N16
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(9),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\);

-- Location: LCFF_X28_Y25_N17
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9));

-- Location: LCCOMB_X25_Y24_N22
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(6),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\);

-- Location: LCFF_X25_Y24_N23
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X27_Y25_N0
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(2) & 
-- !\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\);

-- Location: LCCOMB_X27_Y25_N10
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\) # 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(5) & 
-- !\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(5),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\);

-- Location: LCCOMB_X27_Y25_N16
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[5]~4_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonRd1~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\))) # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonRd1~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonRd1~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(5),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[5]~4_combout\);

-- Location: LCCOMB_X28_Y23_N10
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\);

-- Location: LCFF_X28_Y23_N11
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X29_Y23_N2
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(6)))) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(6),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\);

-- Location: LCCOMB_X29_Y23_N26
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(7)))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(7),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\);

-- Location: LCFF_X29_Y23_N27
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(8),
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(7));

-- Location: LCCOMB_X27_Y24_N4
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(7),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout\);

-- Location: LCFF_X27_Y24_N5
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7));

-- Location: LCCOMB_X28_Y23_N26
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\);

-- Location: LCFF_X28_Y23_N27
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X28_Y25_N24
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(7))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(7),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(7),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\);

-- Location: LCCOMB_X28_Y25_N28
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\)))) 
-- # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(9),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\);

-- Location: LCFF_X28_Y25_N29
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(8));

-- Location: LCFF_X31_Y24_N23
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(8),
	sload => VCC,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8));

-- Location: LCCOMB_X25_Y25_N24
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0)) # 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35)) # 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\);

-- Location: LCFF_X27_Y25_N17
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[5]~4_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8),
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X27_Y24_N8
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[4]~1_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\)) # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(4),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[4]~1_combout\);

-- Location: LCFF_X27_Y24_N9
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[4]~1_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7),
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X27_Y24_N30
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[3]~2_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\)) # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(3),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[3]~2_combout\);

-- Location: LCCOMB_X28_Y24_N14
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(5))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(5),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\);

-- Location: LCCOMB_X28_Y24_N26
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\)))) 
-- # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(7),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\);

-- Location: LCFF_X28_Y24_N27
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(6));

-- Location: LCCOMB_X27_Y24_N28
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(6),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\);

-- Location: LCFF_X27_Y24_N29
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6));

-- Location: LCFF_X27_Y24_N31
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[3]~2_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6),
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X29_Y24_N28
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\);

-- Location: LCFF_X29_Y24_N29
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X28_Y24_N4
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(4)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(4),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\);

-- Location: LCCOMB_X28_Y24_N28
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\)))) 
-- # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(6),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\);

-- Location: LCFF_X28_Y24_N29
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(5));

-- Location: LCCOMB_X28_Y24_N16
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(5),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\);

-- Location: LCFF_X28_Y24_N17
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5));

-- Location: LCCOMB_X25_Y24_N2
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(2) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(2),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\);

-- Location: LCFF_X25_Y24_N3
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X28_Y24_N2
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(5),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\);

-- Location: LCFF_X28_Y24_N3
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(4));

-- Location: LCCOMB_X28_Y24_N30
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(4),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\);

-- Location: LCFF_X28_Y24_N31
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4));

-- Location: LCCOMB_X27_Y24_N10
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(1),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\);

-- Location: LCFF_X27_Y24_N11
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X30_Y22_N4
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[18]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[18]~25_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18)))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18),
	datad => \u0|cmd_xbar_mux|src_data\(46),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[18]~25_combout\);

-- Location: LCFF_X30_Y22_N5
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[18]~25_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X23_Y22_N18
\u0|cmd_xbar_mux_001|src_payload~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~27_combout\ = (\u0|nios2_qsys_0|d_writedata\(18) & \u0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(18),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_payload~27_combout\);

-- Location: M4K_X52_Y25
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X33_Y21_N26
\u0|nios2_qsys_0|F_iw[18]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[18]~92_combout\ = (\u0|rsp_xbar_demux|src0_valid~combout\ & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18)) # ((\u0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18))))) # (!\u0|rsp_xbar_demux|src0_valid~combout\ & (\u0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18),
	combout => \u0|nios2_qsys_0|F_iw[18]~92_combout\);

-- Location: LCCOMB_X28_Y17_N30
\u0|nios2_qsys_0|F_iw[18]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[18]~94_combout\ = ((\u0|nios2_qsys_0|D_iw[17]~0_combout\ & ((\u0|nios2_qsys_0|F_iw[18]~93_combout\) # (\u0|nios2_qsys_0|F_iw[18]~92_combout\)))) # (!\u0|nios2_qsys_0|hbreak_req~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|hbreak_req~combout\,
	datab => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datac => \u0|nios2_qsys_0|F_iw[18]~93_combout\,
	datad => \u0|nios2_qsys_0|F_iw[18]~92_combout\,
	combout => \u0|nios2_qsys_0|F_iw[18]~94_combout\);

-- Location: LCFF_X28_Y17_N31
\u0|nios2_qsys_0|D_iw[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[18]~94_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(18));

-- Location: LCCOMB_X28_Y17_N24
\u0|nios2_qsys_0|E_src1[14]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src1[14]~10_combout\ = (\u0|nios2_qsys_0|R_src1~18_combout\ & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14))) # (!\u0|nios2_qsys_0|R_src1~18_combout\ & 
-- ((\u0|nios2_qsys_0|D_iw\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	datab => \u0|nios2_qsys_0|R_src1~18_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(18),
	combout => \u0|nios2_qsys_0|E_src1[14]~10_combout\);

-- Location: LCCOMB_X21_Y17_N2
\u0|nios2_qsys_0|F_pc_plus_one[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_plus_one[12]~24_combout\ = (\u0|nios2_qsys_0|F_pc\(12) & (!\u0|nios2_qsys_0|F_pc_plus_one[11]~23\ & VCC)) # (!\u0|nios2_qsys_0|F_pc\(12) & (\u0|nios2_qsys_0|F_pc_plus_one[11]~23\ $ (GND)))
-- \u0|nios2_qsys_0|F_pc_plus_one[12]~25\ = CARRY((!\u0|nios2_qsys_0|F_pc\(12) & !\u0|nios2_qsys_0|F_pc_plus_one[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(12),
	datad => VCC,
	cin => \u0|nios2_qsys_0|F_pc_plus_one[11]~23\,
	combout => \u0|nios2_qsys_0|F_pc_plus_one[12]~24_combout\,
	cout => \u0|nios2_qsys_0|F_pc_plus_one[12]~25\);

-- Location: LCFF_X28_Y17_N25
\u0|nios2_qsys_0|E_src1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src1[14]~10_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[12]~24_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(14));

-- Location: LCFF_X25_Y17_N23
\u0|nios2_qsys_0|E_shift_rot_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[14]~9_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(14),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(14));

-- Location: LCCOMB_X25_Y17_N12
\u0|nios2_qsys_0|E_shift_rot_result_nxt[15]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[15]~8_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(16))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(16),
	datab => \u0|nios2_qsys_0|E_shift_rot_result\(14),
	datad => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[15]~8_combout\);

-- Location: LCFF_X25_Y17_N13
\u0|nios2_qsys_0|E_shift_rot_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[15]~8_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(15),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(15));

-- Location: LCFF_X23_Y20_N17
\u0|nios2_qsys_0|W_alu_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[15]~9_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(15),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(15));

-- Location: LCCOMB_X30_Y17_N20
\u0|nios2_qsys_0|W_rf_wr_data[15]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[15]~20_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte1_data\(7))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (!\u0|nios2_qsys_0|E_alu_result~14_combout\ & 
-- (\u0|nios2_qsys_0|W_alu_result\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datab => \u0|nios2_qsys_0|W_alu_result\(15),
	datac => \u0|nios2_qsys_0|av_ld_byte1_data\(7),
	datad => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[15]~20_combout\);

-- Location: LCFF_X27_Y20_N27
\u0|nios2_qsys_0|d_writedata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(4));

-- Location: LCCOMB_X27_Y20_N26
\u0|cmd_xbar_mux|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~1_combout\ = (\u0|cmd_xbar_mux|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(4),
	combout => \u0|cmd_xbar_mux|src_payload~1_combout\);

-- Location: LCCOMB_X32_Y21_N24
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[21]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[21]~16_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21),
	datac => \u0|cmd_xbar_mux|src_data\(46),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[21]~16_combout\);

-- Location: LCFF_X32_Y21_N25
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[21]~16_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X32_Y21_N18
\u0|rsp_xbar_mux_001|src_payload~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~162_combout\ = (\u0|rsp_xbar_mux_001|src_payload~90_combout\) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21) & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~90_combout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21),
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~162_combout\);

-- Location: LCCOMB_X32_Y17_N0
\u0|rsp_xbar_mux_001|src_payload~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~89_combout\ = (\u0|sram_0|readdata\(5) & ((\u0|rsp_xbar_mux_001|src_payload~82_combout\) # ((\u0|sdram_0|za_data\(5) & \u0|rsp_xbar_mux_001|src_payload~81_combout\)))) # (!\u0|sram_0|readdata\(5) & (\u0|sdram_0|za_data\(5) 
-- & (\u0|rsp_xbar_mux_001|src_payload~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdata\(5),
	datab => \u0|sdram_0|za_data\(5),
	datac => \u0|rsp_xbar_mux_001|src_payload~81_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~82_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~89_combout\);

-- Location: LCCOMB_X33_Y17_N14
\u0|rsp_xbar_mux_001|src_payload~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~91_combout\ = (\u0|rsp_xbar_mux_001|src_payload~162_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~89_combout\) # ((\u0|width_adapter_005|data_reg~9_combout\ & \u0|width_adapter_005|out_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|data_reg~9_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~162_combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~89_combout\,
	datad => \u0|width_adapter_005|out_valid~0_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~91_combout\);

-- Location: LCCOMB_X29_Y17_N22
\u0|nios2_qsys_0|av_ld_byte2_data[5]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte2_data[5]~2_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & ((\u0|nios2_qsys_0|av_fill_bit~0_combout\))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (\u0|rsp_xbar_mux_001|src_payload~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~91_combout\,
	datad => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte2_data[5]~2_combout\);

-- Location: LCFF_X29_Y17_N23
\u0|nios2_qsys_0|av_ld_byte2_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte2_data[5]~2_combout\,
	sdata => \u0|nios2_qsys_0|av_ld_byte3_data\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte2_data\(5));

-- Location: LCFF_X29_Y17_N27
\u0|nios2_qsys_0|av_ld_byte1_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte1_data[5]~3_combout\,
	sdata => \u0|nios2_qsys_0|av_ld_byte2_data\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \u0|nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte1_data\(5));

-- Location: LCCOMB_X24_Y21_N16
\u0|nios2_qsys_0|W_rf_wr_data[13]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[13]~22_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (\u0|nios2_qsys_0|av_ld_byte1_data\(5))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|W_alu_result\(13) & !\u0|nios2_qsys_0|E_alu_result~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	datab => \u0|nios2_qsys_0|av_ld_byte1_data\(5),
	datac => \u0|nios2_qsys_0|W_alu_result\(13),
	datad => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[13]~22_combout\);

-- Location: LCFF_X23_Y19_N25
\u0|nios2_qsys_0|d_writedata[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|d_writedata[28]~4_combout\,
	sdata => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(28));

-- Location: LCCOMB_X21_Y22_N8
\u0|cmd_xbar_mux_001|src_payload~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~17_combout\ = (\u0|nios2_qsys_0|d_writedata\(28) & \u0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_writedata\(28),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_payload~17_combout\);

-- Location: M4K_X13_Y24
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X33_Y21_N30
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~20_combout\ = (\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & ((\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)) # ((\u0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28))))) # (!\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & (\u0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datab => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28),
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~20_combout\);

-- Location: LCCOMB_X29_Y21_N26
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~21_combout\ = (\u0|nios2_qsys_0|av_ld_byte3_data_nxt~19_combout\) # ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~20_combout\) # ((\u0|sram_0|readdata\(12) & \u0|rsp_xbar_mux_001|src_payload~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdata\(12),
	datab => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~19_combout\,
	datac => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~20_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~82_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~21_combout\);

-- Location: LCCOMB_X32_Y16_N6
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~18_combout\ = (\u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\ & ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(4)) # ((\u0|sdram_0|za_data\(12) & \u0|rsp_xbar_mux_001|src_payload~81_combout\)))) 
-- # (!\u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\ & (((\u0|sdram_0|za_data\(12) & \u0|rsp_xbar_mux_001|src_payload~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(4),
	datac => \u0|sdram_0|za_data\(12),
	datad => \u0|rsp_xbar_mux_001|src_payload~81_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~18_combout\);

-- Location: LCCOMB_X29_Y16_N28
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~22_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (\u0|nios2_qsys_0|av_fill_bit~0_combout\)) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~21_combout\) # 
-- (\u0|nios2_qsys_0|av_ld_byte3_data_nxt~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	datab => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	datac => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~21_combout\,
	datad => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~18_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~22_combout\);

-- Location: LCFF_X29_Y16_N29
\u0|nios2_qsys_0|av_ld_byte3_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~22_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte3_data\(4));

-- Location: LCFF_X29_Y17_N25
\u0|nios2_qsys_0|av_ld_byte2_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte2_data[4]~3_combout\,
	sdata => \u0|nios2_qsys_0|av_ld_byte3_data\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte2_data\(4));

-- Location: LCFF_X29_Y17_N11
\u0|nios2_qsys_0|av_ld_byte1_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte1_data[4]~4_combout\,
	sdata => \u0|nios2_qsys_0|av_ld_byte2_data\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \u0|nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte1_data\(4));

-- Location: LCCOMB_X25_Y20_N26
\u0|nios2_qsys_0|W_rf_wr_data[12]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[12]~23_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte1_data\(4))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (!\u0|nios2_qsys_0|E_alu_result~14_combout\ & 
-- ((\u0|nios2_qsys_0|W_alu_result\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	datab => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datac => \u0|nios2_qsys_0|av_ld_byte1_data\(4),
	datad => \u0|nios2_qsys_0|W_alu_result\(12),
	combout => \u0|nios2_qsys_0|W_rf_wr_data[12]~23_combout\);

-- Location: LCCOMB_X24_Y19_N14
\u0|nios2_qsys_0|E_st_data[19]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_st_data[19]~3_combout\ = (\u0|nios2_qsys_0|D_iw\(4) & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19))) # (!\u0|nios2_qsys_0|D_iw\(4) & 
-- ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datad => \u0|nios2_qsys_0|D_iw\(4),
	combout => \u0|nios2_qsys_0|E_st_data[19]~3_combout\);

-- Location: LCFF_X24_Y19_N15
\u0|nios2_qsys_0|d_writedata[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_st_data[19]~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(19));

-- Location: LCCOMB_X23_Y22_N24
\u0|cmd_xbar_mux_001|src_payload~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~26_combout\ = (\u0|nios2_qsys_0|d_writedata\(19) & \u0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_writedata\(19),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_payload~26_combout\);

-- Location: M4K_X13_Y25
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y21_N0
\u0|nios2_qsys_0|F_iw[19]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[19]~117_combout\ = ((!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19)))) # (!\u0|nios2_qsys_0|D_iw[17]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19),
	combout => \u0|nios2_qsys_0|F_iw[19]~117_combout\);

-- Location: LCCOMB_X32_Y21_N20
\u0|nios2_qsys_0|F_iw[19]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[19]~91_combout\ = (\u0|nios2_qsys_0|F_iw[19]~90_combout\) # ((\u0|nios2_qsys_0|F_iw[19]~117_combout\) # ((\u0|rsp_xbar_demux_001|src0_valid~combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_iw[19]~90_combout\,
	datab => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19),
	datad => \u0|nios2_qsys_0|F_iw[19]~117_combout\,
	combout => \u0|nios2_qsys_0|F_iw[19]~91_combout\);

-- Location: LCFF_X32_Y21_N21
\u0|nios2_qsys_0|D_iw[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[19]~91_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(19));

-- Location: LCCOMB_X23_Y19_N10
\u0|nios2_qsys_0|R_src2_lo[13]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src2_lo[13]~3_combout\ = (!\u0|nios2_qsys_0|R_src2_lo~0_combout\ & ((\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(19)))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datab => \u0|nios2_qsys_0|R_src2_lo~0_combout\,
	datac => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datad => \u0|nios2_qsys_0|D_iw\(19),
	combout => \u0|nios2_qsys_0|R_src2_lo[13]~3_combout\);

-- Location: LCFF_X23_Y19_N11
\u0|nios2_qsys_0|E_src2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src2_lo[13]~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(13));

-- Location: LCCOMB_X25_Y17_N6
\u0|nios2_qsys_0|E_logic_result[13]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[13]~10_combout\ = (\u0|nios2_qsys_0|E_src1\(13) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|R_logic_op\(0) & \u0|nios2_qsys_0|E_src2\(13)))))) # (!\u0|nios2_qsys_0|E_src1\(13) & 
-- ((\u0|nios2_qsys_0|R_logic_op\(1) & ((\u0|nios2_qsys_0|E_src2\(13)))) # (!\u0|nios2_qsys_0|R_logic_op\(1) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|E_src2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_logic_op\(0),
	datab => \u0|nios2_qsys_0|E_src1\(13),
	datac => \u0|nios2_qsys_0|R_logic_op\(1),
	datad => \u0|nios2_qsys_0|E_src2\(13),
	combout => \u0|nios2_qsys_0|E_logic_result[13]~10_combout\);

-- Location: LCCOMB_X24_Y21_N24
\u0|nios2_qsys_0|W_alu_result[13]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[13]~11_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|E_logic_result[13]~10_combout\))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|F_pc[11]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	datab => \u0|nios2_qsys_0|F_pc[11]~8_combout\,
	datad => \u0|nios2_qsys_0|E_logic_result[13]~10_combout\,
	combout => \u0|nios2_qsys_0|W_alu_result[13]~11_combout\);

-- Location: LCFF_X24_Y21_N25
\u0|nios2_qsys_0|W_alu_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[13]~11_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(13),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(13));

-- Location: LCCOMB_X24_Y21_N30
\u0|cmd_xbar_mux_001|src_data[49]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_data\(49) = (\u0|cmd_xbar_mux_001|saved_grant\(1) & ((\u0|nios2_qsys_0|W_alu_result\(13)) # ((\u0|nios2_qsys_0|F_pc\(11) & \u0|cmd_xbar_mux_001|saved_grant\(0))))) # (!\u0|cmd_xbar_mux_001|saved_grant\(1) & 
-- (\u0|nios2_qsys_0|F_pc\(11) & ((\u0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \u0|nios2_qsys_0|F_pc\(11),
	datac => \u0|nios2_qsys_0|W_alu_result\(13),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_001|src_data\(49));

-- Location: LCCOMB_X22_Y19_N14
\u0|nios2_qsys_0|E_mem_byte_en[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_mem_byte_en[1]~7_combout\ = (\u0|nios2_qsys_0|D_iw\(4)) # ((!\u0|nios2_qsys_0|E_arith_result[1]~7_combout\ & ((\u0|nios2_qsys_0|E_arith_result[0]~8_combout\) # (\u0|nios2_qsys_0|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(4),
	datab => \u0|nios2_qsys_0|E_arith_result[1]~7_combout\,
	datac => \u0|nios2_qsys_0|E_arith_result[0]~8_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(3),
	combout => \u0|nios2_qsys_0|E_mem_byte_en[1]~7_combout\);

-- Location: LCFF_X22_Y19_N15
\u0|nios2_qsys_0|d_byteenable[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_mem_byte_en[1]~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_byteenable\(1));

-- Location: LCCOMB_X20_Y17_N18
\u0|cmd_xbar_mux_001|src_data[33]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_data\(33) = (\u0|cmd_xbar_mux_001|saved_grant\(0)) # ((\u0|cmd_xbar_mux_001|saved_grant\(1) & \u0|nios2_qsys_0|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_byteenable\(1),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_001|src_data\(33));

-- Location: M4K_X13_Y21
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCFF_X41_Y20_N27
\u0|timer_0|counter_snapshot[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|internal_counter\(11),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(11));

-- Location: LCCOMB_X41_Y20_N26
\u0|timer_0|read_mux_out~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~38_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(3) & (\u0|nios2_qsys_0|W_alu_result\(4) & (\u0|timer_0|counter_snapshot\(11) & !\u0|nios2_qsys_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(3),
	datab => \u0|nios2_qsys_0|W_alu_result\(4),
	datac => \u0|timer_0|counter_snapshot\(11),
	datad => \u0|nios2_qsys_0|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~38_combout\);

-- Location: LCFF_X43_Y21_N23
\u0|timer_0|period_l_register[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(11),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_l_register\(11));

-- Location: LCCOMB_X43_Y21_N22
\u0|timer_0|read_mux_out[11]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[11]~37_combout\ = (\u0|timer_0|Equal6~2_combout\ & ((\u0|timer_0|period_l_register\(11)) # ((\u0|timer_0|Equal6~1_combout\ & \u0|timer_0|period_h_register\(11))))) # (!\u0|timer_0|Equal6~2_combout\ & (\u0|timer_0|Equal6~1_combout\ 
-- & ((\u0|timer_0|period_h_register\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~2_combout\,
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_l_register\(11),
	datad => \u0|timer_0|period_h_register\(11),
	combout => \u0|timer_0|read_mux_out[11]~37_combout\);

-- Location: LCCOMB_X41_Y20_N16
\u0|timer_0|read_mux_out[11]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[11]~39_combout\ = (\u0|timer_0|read_mux_out~38_combout\) # ((\u0|timer_0|read_mux_out[11]~37_combout\) # ((\u0|timer_0|counter_snapshot\(27) & \u0|timer_0|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(27),
	datab => \u0|timer_0|read_mux_out~38_combout\,
	datac => \u0|timer_0|read_mux_out[11]~37_combout\,
	datad => \u0|timer_0|Equal6~3_combout\,
	combout => \u0|timer_0|read_mux_out[11]~39_combout\);

-- Location: LCFF_X41_Y20_N17
\u0|timer_0|readdata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|read_mux_out[11]~39_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|readdata\(11));

-- Location: LCFF_X31_Y20_N29
\u0|timer_0_s1_translator|av_readdata_pre[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|readdata\(11),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0_s1_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X31_Y20_N28
\u0|rsp_xbar_mux_001|src_payload~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~136_combout\ = (\u0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11)) # ((\u0|timer_0_s1_translator|av_readdata_pre\(11) & 
-- \u0|timer_0_s1_translator|read_latency_shift_reg\(0))))) # (!\u0|rsp_xbar_demux_001|src1_valid~combout\ & (((\u0|timer_0_s1_translator|av_readdata_pre\(11) & \u0|timer_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11),
	datac => \u0|timer_0_s1_translator|av_readdata_pre\(11),
	datad => \u0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~136_combout\);

-- Location: LCCOMB_X31_Y20_N14
\u0|rsp_xbar_mux_001|src_payload~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~137_combout\ = (\u0|rsp_xbar_mux_001|src_payload~134_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~133_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~135_combout\) # (\u0|rsp_xbar_mux_001|src_payload~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~134_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~133_combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~135_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~136_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~137_combout\);

-- Location: LCCOMB_X29_Y17_N2
\u0|nios2_qsys_0|av_ld_byte1_data[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte1_data[3]~5_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & ((\u0|nios2_qsys_0|av_fill_bit~0_combout\))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (\u0|rsp_xbar_mux_001|src_payload~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~137_combout\,
	datad => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte1_data[3]~5_combout\);

-- Location: LCFF_X29_Y17_N3
\u0|nios2_qsys_0|av_ld_byte1_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte1_data[3]~5_combout\,
	sdata => \u0|nios2_qsys_0|av_ld_byte2_data\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \u0|nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte1_data\(3));

-- Location: LCCOMB_X25_Y20_N28
\u0|nios2_qsys_0|W_rf_wr_data[11]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[11]~24_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (\u0|nios2_qsys_0|av_ld_byte1_data\(3))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((!\u0|nios2_qsys_0|E_alu_result~14_combout\ & \u0|nios2_qsys_0|W_alu_result\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	datab => \u0|nios2_qsys_0|av_ld_byte1_data\(3),
	datac => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datad => \u0|nios2_qsys_0|W_alu_result\(11),
	combout => \u0|nios2_qsys_0|W_rf_wr_data[11]~24_combout\);

-- Location: LCCOMB_X23_Y19_N4
\u0|nios2_qsys_0|d_writedata[30]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|d_writedata[30]~6_combout\ = (\u0|nios2_qsys_0|Equal133~0_combout\ & ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))) # (!\u0|nios2_qsys_0|Equal133~0_combout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal133~0_combout\,
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datad => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \u0|nios2_qsys_0|d_writedata[30]~6_combout\);

-- Location: LCFF_X30_Y21_N11
\u0|nios2_qsys_0|d_writedata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata[30]~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(14));

-- Location: LCCOMB_X22_Y22_N8
\u0|cmd_xbar_mux|src_payload~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~14_combout\ = (\u0|cmd_xbar_mux|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(14),
	combout => \u0|cmd_xbar_mux|src_payload~14_combout\);

-- Location: LCCOMB_X27_Y22_N28
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[29]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[29]~27_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(29))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux|src_data\(46),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(29),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[29]~27_combout\);

-- Location: LCFF_X27_Y22_N29
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[29]~27_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X29_Y18_N22
\u0|nios2_qsys_0|F_iw[29]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[29]~98_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) & ((\u0|rsp_xbar_demux_001|src0_valid~combout\) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29) & 
-- \u0|rsp_xbar_demux|src0_valid~combout\)))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29) & (\u0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29),
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29),
	datac => \u0|rsp_xbar_demux|src0_valid~combout\,
	datad => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \u0|nios2_qsys_0|F_iw[29]~98_combout\);

-- Location: LCCOMB_X32_Y17_N20
\u0|nios2_qsys_0|F_iw[29]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[29]~99_combout\ = (\u0|rsp_xbar_mux|src_payload~1_combout\ & ((\u0|sdram_0|za_data\(13)) # ((\u0|rsp_xbar_mux|src_payload~0_combout\ & \u0|sram_0|readdata\(13))))) # (!\u0|rsp_xbar_mux|src_payload~1_combout\ & 
-- (\u0|rsp_xbar_mux|src_payload~0_combout\ & (\u0|sram_0|readdata\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datab => \u0|rsp_xbar_mux|src_payload~0_combout\,
	datac => \u0|sram_0|readdata\(13),
	datad => \u0|sdram_0|za_data\(13),
	combout => \u0|nios2_qsys_0|F_iw[29]~99_combout\);

-- Location: LCCOMB_X29_Y18_N12
\u0|nios2_qsys_0|F_iw[29]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[29]~100_combout\ = (\u0|nios2_qsys_0|D_iw[17]~0_combout\ & ((\u0|nios2_qsys_0|F_iw[29]~98_combout\) # (\u0|nios2_qsys_0|F_iw[29]~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_iw[29]~98_combout\,
	datac => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datad => \u0|nios2_qsys_0|F_iw[29]~99_combout\,
	combout => \u0|nios2_qsys_0|F_iw[29]~100_combout\);

-- Location: LCFF_X29_Y18_N13
\u0|nios2_qsys_0|D_iw[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[29]~100_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(29));

-- Location: LCCOMB_X27_Y17_N26
\u0|nios2_qsys_0|E_src1[11]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src1[11]~13_combout\ = (\u0|nios2_qsys_0|R_src1~18_combout\ & ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11)))) # (!\u0|nios2_qsys_0|R_src1~18_combout\ & 
-- (\u0|nios2_qsys_0|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src1~18_combout\,
	datab => \u0|nios2_qsys_0|D_iw\(15),
	datad => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	combout => \u0|nios2_qsys_0|E_src1[11]~13_combout\);

-- Location: LCFF_X27_Y17_N27
\u0|nios2_qsys_0|E_src1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src1[11]~13_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[9]~18_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(11));

-- Location: LCCOMB_X25_Y17_N2
\u0|nios2_qsys_0|E_logic_result[11]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[11]~13_combout\ = (\u0|nios2_qsys_0|E_src1\(11) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|R_logic_op\(0) & \u0|nios2_qsys_0|E_src2\(11)))))) # (!\u0|nios2_qsys_0|E_src1\(11) & 
-- ((\u0|nios2_qsys_0|R_logic_op\(1) & ((\u0|nios2_qsys_0|E_src2\(11)))) # (!\u0|nios2_qsys_0|R_logic_op\(1) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|E_src2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_logic_op\(0),
	datab => \u0|nios2_qsys_0|E_src1\(11),
	datac => \u0|nios2_qsys_0|R_logic_op\(1),
	datad => \u0|nios2_qsys_0|E_src2\(11),
	combout => \u0|nios2_qsys_0|E_logic_result[11]~13_combout\);

-- Location: LCCOMB_X25_Y20_N10
\u0|nios2_qsys_0|W_alu_result[11]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[11]~13_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|E_logic_result[11]~13_combout\))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|E_arith_result[11]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	datab => \u0|nios2_qsys_0|E_arith_result[11]~4_combout\,
	datad => \u0|nios2_qsys_0|E_logic_result[11]~13_combout\,
	combout => \u0|nios2_qsys_0|W_alu_result[11]~13_combout\);

-- Location: LCFF_X25_Y20_N11
\u0|nios2_qsys_0|W_alu_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[11]~13_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(11),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(11));

-- Location: LCCOMB_X20_Y17_N6
\u0|cmd_xbar_mux_001|src_data[47]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_data\(47) = (\u0|cmd_xbar_mux_001|saved_grant\(1) & ((\u0|nios2_qsys_0|W_alu_result\(11)) # ((\u0|nios2_qsys_0|F_pc\(9) & \u0|cmd_xbar_mux_001|saved_grant\(0))))) # (!\u0|cmd_xbar_mux_001|saved_grant\(1) & 
-- (\u0|nios2_qsys_0|F_pc\(9) & ((\u0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \u0|nios2_qsys_0|F_pc\(9),
	datac => \u0|nios2_qsys_0|W_alu_result\(11),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_001|src_data\(47));

-- Location: M4K_X26_Y13
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X42_Y22_N20
\u0|timer_0|internal_counter[10]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[10]~52_combout\ = (\u0|timer_0|internal_counter\(10) & ((GND) # (!\u0|timer_0|internal_counter[9]~51\))) # (!\u0|timer_0|internal_counter\(10) & (\u0|timer_0|internal_counter[9]~51\ $ (GND)))
-- \u0|timer_0|internal_counter[10]~53\ = CARRY((\u0|timer_0|internal_counter\(10)) # (!\u0|timer_0|internal_counter[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(10),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[9]~51\,
	combout => \u0|timer_0|internal_counter[10]~52_combout\,
	cout => \u0|timer_0|internal_counter[10]~53\);

-- Location: LCFF_X41_Y22_N23
\u0|timer_0|period_l_register[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(10),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_l_register\(10));

-- Location: LCFF_X42_Y22_N21
\u0|timer_0|internal_counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[10]~52_combout\,
	sdata => \u0|timer_0|period_l_register\(10),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(10));

-- Location: LCFF_X41_Y20_N31
\u0|timer_0|counter_snapshot[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|internal_counter\(10),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(10));

-- Location: LCCOMB_X41_Y20_N30
\u0|timer_0|read_mux_out~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~41_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(3) & (\u0|nios2_qsys_0|W_alu_result\(4) & (\u0|timer_0|counter_snapshot\(10) & !\u0|nios2_qsys_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(3),
	datab => \u0|nios2_qsys_0|W_alu_result\(4),
	datac => \u0|timer_0|counter_snapshot\(10),
	datad => \u0|nios2_qsys_0|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~41_combout\);

-- Location: LCFF_X41_Y22_N29
\u0|timer_0|period_h_register[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(10),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_h_register\(10));

-- Location: LCFF_X42_Y21_N21
\u0|timer_0|internal_counter[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[26]~84_combout\,
	sdata => \u0|timer_0|period_h_register\(10),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(26));

-- Location: LCFF_X41_Y20_N9
\u0|timer_0|counter_snapshot[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|internal_counter\(26),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(26));

-- Location: LCCOMB_X41_Y22_N22
\u0|timer_0|read_mux_out[10]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[10]~40_combout\ = (\u0|timer_0|Equal6~2_combout\ & ((\u0|timer_0|period_l_register\(10)) # ((\u0|timer_0|Equal6~1_combout\ & \u0|timer_0|period_h_register\(10))))) # (!\u0|timer_0|Equal6~2_combout\ & (\u0|timer_0|Equal6~1_combout\ 
-- & ((\u0|timer_0|period_h_register\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~2_combout\,
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_l_register\(10),
	datad => \u0|timer_0|period_h_register\(10),
	combout => \u0|timer_0|read_mux_out[10]~40_combout\);

-- Location: LCCOMB_X41_Y20_N18
\u0|timer_0|read_mux_out[10]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[10]~42_combout\ = (\u0|timer_0|read_mux_out~41_combout\) # ((\u0|timer_0|read_mux_out[10]~40_combout\) # ((\u0|timer_0|Equal6~3_combout\ & \u0|timer_0|counter_snapshot\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~3_combout\,
	datab => \u0|timer_0|read_mux_out~41_combout\,
	datac => \u0|timer_0|counter_snapshot\(26),
	datad => \u0|timer_0|read_mux_out[10]~40_combout\,
	combout => \u0|timer_0|read_mux_out[10]~42_combout\);

-- Location: LCFF_X41_Y20_N19
\u0|timer_0|readdata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|read_mux_out[10]~42_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|readdata\(10));

-- Location: LCFF_X35_Y19_N15
\u0|timer_0_s1_translator|av_readdata_pre[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|readdata\(10),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0_s1_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X35_Y19_N4
\u0|jtag_uart_0|ac~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|ac~1_combout\ = (\u0|jtag_uart_0|ac~0_combout\) # ((\u0|jtag_uart_0|ac~regout\ & ((!\u0|jtag_uart_0|ien_AF~0_combout\) # (!\u0|nios2_qsys_0|d_writedata\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|ac~0_combout\,
	datab => \u0|nios2_qsys_0|d_writedata\(10),
	datac => \u0|jtag_uart_0|ac~regout\,
	datad => \u0|jtag_uart_0|ien_AF~0_combout\,
	combout => \u0|jtag_uart_0|ac~1_combout\);

-- Location: LCFF_X35_Y19_N5
\u0|jtag_uart_0|ac\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|ac~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|ac~regout\);

-- Location: LCFF_X35_Y19_N19
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|ac~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X35_Y19_N18
\u0|rsp_xbar_mux_001|src_payload~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~141_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10)) # ((\u0|timer_0_s1_translator|av_readdata_pre\(10) & 
-- \u0|timer_0_s1_translator|read_latency_shift_reg\(0))))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\u0|timer_0_s1_translator|av_readdata_pre\(10) & ((\u0|timer_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|timer_0_s1_translator|av_readdata_pre\(10),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \u0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~141_combout\);

-- Location: LCCOMB_X31_Y19_N2
\u0|rsp_xbar_mux_001|src_payload~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~169_combout\ = (\u0|rsp_xbar_mux_001|src_payload~141_combout\) # ((\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10),
	datad => \u0|rsp_xbar_mux_001|src_payload~141_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~169_combout\);

-- Location: LCCOMB_X32_Y16_N28
\u0|width_adapter_005|data_reg~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~36_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(10)) # ((\u0|width_adapter_005|ShiftLeft2~1_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|always9~0_combout\,
	datab => \u0|width_adapter_005|ShiftLeft2~1_combout\,
	datac => \u0|width_adapter_005|data_reg\(10),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(2),
	combout => \u0|width_adapter_005|data_reg~36_combout\);

-- Location: LCFF_X32_Y16_N29
\u0|width_adapter_005|data_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~36_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(10));

-- Location: LCCOMB_X32_Y16_N14
\u0|rsp_xbar_mux_001|src_payload~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~139_combout\ = (\u0|width_adapter_005|out_valid~0_combout\ & ((\u0|width_adapter_005|data_reg\(10)) # ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(2) & \u0|width_adapter_005|ShiftLeft2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(2),
	datab => \u0|width_adapter_005|data_reg\(10),
	datac => \u0|width_adapter_005|out_valid~0_combout\,
	datad => \u0|width_adapter_005|ShiftLeft2~1_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~139_combout\);

-- Location: LCCOMB_X31_Y19_N30
\u0|rsp_xbar_mux_001|src_payload~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~138_combout\ = (\u0|width_adapter_001|out_data\(10) & ((\u0|rsp_xbar_demux_002|src1_valid~0_combout\) # ((\u0|width_adapter_003|out_data\(10) & \u0|rsp_xbar_demux_003|src1_valid~0_combout\)))) # 
-- (!\u0|width_adapter_001|out_data\(10) & (\u0|width_adapter_003|out_data\(10) & ((\u0|rsp_xbar_demux_003|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_001|out_data\(10),
	datab => \u0|width_adapter_003|out_data\(10),
	datac => \u0|rsp_xbar_demux_002|src1_valid~0_combout\,
	datad => \u0|rsp_xbar_demux_003|src1_valid~0_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~138_combout\);

-- Location: LCCOMB_X31_Y19_N26
\u0|rsp_xbar_mux_001|src_payload~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~142_combout\ = (\u0|rsp_xbar_mux_001|src_payload~140_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~169_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~139_combout\) # (\u0|rsp_xbar_mux_001|src_payload~138_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~140_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~169_combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~139_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~138_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~142_combout\);

-- Location: LCCOMB_X29_Y17_N0
\u0|nios2_qsys_0|av_ld_byte1_data[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte1_data[2]~6_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (\u0|nios2_qsys_0|av_fill_bit~0_combout\)) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & ((\u0|rsp_xbar_mux_001|src_payload~142_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~142_combout\,
	datad => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	combout => \u0|nios2_qsys_0|av_ld_byte1_data[2]~6_combout\);

-- Location: LCFF_X29_Y17_N1
\u0|nios2_qsys_0|av_ld_byte1_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte1_data[2]~6_combout\,
	sdata => \u0|nios2_qsys_0|av_ld_byte2_data\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \u0|nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte1_data\(2));

-- Location: LCCOMB_X30_Y18_N28
\u0|nios2_qsys_0|W_rf_wr_data[10]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[10]~25_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte1_data\(2))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (!\u0|nios2_qsys_0|E_alu_result~14_combout\ & 
-- (\u0|nios2_qsys_0|W_alu_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datab => \u0|nios2_qsys_0|W_alu_result\(10),
	datac => \u0|nios2_qsys_0|av_ld_byte1_data\(2),
	datad => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[10]~25_combout\);

-- Location: LCCOMB_X23_Y19_N18
\u0|nios2_qsys_0|d_writedata[29]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|d_writedata[29]~5_combout\ = (\u0|nios2_qsys_0|Equal133~0_combout\ & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5))) # (!\u0|nios2_qsys_0|Equal133~0_combout\ & 
-- ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datab => \u0|nios2_qsys_0|Equal133~0_combout\,
	datad => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	combout => \u0|nios2_qsys_0|d_writedata[29]~5_combout\);

-- Location: LCFF_X21_Y19_N31
\u0|nios2_qsys_0|d_writedata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata[29]~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(13));

-- Location: LCFF_X43_Y21_N13
\u0|timer_0|period_h_register[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(13),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_h_register\(13));

-- Location: LCFF_X42_Y21_N27
\u0|timer_0|internal_counter[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[29]~90_combout\,
	sdata => \u0|timer_0|period_h_register\(13),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(29));

-- Location: LCCOMB_X42_Y21_N28
\u0|timer_0|internal_counter[30]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[30]~92_combout\ = (\u0|timer_0|internal_counter\(30) & ((GND) # (!\u0|timer_0|internal_counter[29]~91\))) # (!\u0|timer_0|internal_counter\(30) & (\u0|timer_0|internal_counter[29]~91\ $ (GND)))
-- \u0|timer_0|internal_counter[30]~93\ = CARRY((\u0|timer_0|internal_counter\(30)) # (!\u0|timer_0|internal_counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(30),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[29]~91\,
	combout => \u0|timer_0|internal_counter[30]~92_combout\,
	cout => \u0|timer_0|internal_counter[30]~93\);

-- Location: LCFF_X43_Y21_N15
\u0|timer_0|period_h_register[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(14),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_h_register\(14));

-- Location: LCFF_X42_Y21_N29
\u0|timer_0|internal_counter[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[30]~92_combout\,
	sdata => \u0|timer_0|period_h_register\(14),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(30));

-- Location: LCCOMB_X42_Y21_N30
\u0|timer_0|internal_counter[31]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[31]~94_combout\ = \u0|timer_0|internal_counter[30]~93\ $ (!\u0|timer_0|internal_counter\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(31),
	cin => \u0|timer_0|internal_counter[30]~93\,
	combout => \u0|timer_0|internal_counter[31]~94_combout\);

-- Location: LCFF_X27_Y20_N5
\u0|nios2_qsys_0|d_writedata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata[31]~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(15));

-- Location: LCFF_X41_Y22_N15
\u0|timer_0|period_h_register[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(15),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_h_register\(15));

-- Location: LCFF_X42_Y21_N31
\u0|timer_0|internal_counter[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[31]~94_combout\,
	sdata => \u0|timer_0|period_h_register\(15),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(31));

-- Location: LCCOMB_X40_Y21_N18
\u0|timer_0|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~8_combout\ = (!\u0|timer_0|internal_counter\(30) & (!\u0|timer_0|internal_counter\(29) & (!\u0|timer_0|internal_counter\(28) & !\u0|timer_0|internal_counter\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(30),
	datab => \u0|timer_0|internal_counter\(29),
	datac => \u0|timer_0|internal_counter\(28),
	datad => \u0|timer_0|internal_counter\(31),
	combout => \u0|timer_0|Equal0~8_combout\);

-- Location: LCCOMB_X42_Y21_N10
\u0|timer_0|internal_counter[21]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[21]~74_combout\ = (\u0|timer_0|internal_counter\(21) & (\u0|timer_0|internal_counter[20]~73\ & VCC)) # (!\u0|timer_0|internal_counter\(21) & (!\u0|timer_0|internal_counter[20]~73\))
-- \u0|timer_0|internal_counter[21]~75\ = CARRY((!\u0|timer_0|internal_counter\(21) & !\u0|timer_0|internal_counter[20]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(21),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[20]~73\,
	combout => \u0|timer_0|internal_counter[21]~74_combout\,
	cout => \u0|timer_0|internal_counter[21]~75\);

-- Location: LCFF_X43_Y21_N9
\u0|timer_0|period_h_register[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_h_register\(5));

-- Location: LCFF_X42_Y21_N11
\u0|timer_0|internal_counter[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[21]~74_combout\,
	sdata => \u0|timer_0|period_h_register\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(21));

-- Location: LCCOMB_X41_Y21_N24
\u0|timer_0|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~6_combout\ = (!\u0|timer_0|internal_counter\(22) & (!\u0|timer_0|internal_counter\(21) & (!\u0|timer_0|internal_counter\(20) & !\u0|timer_0|internal_counter\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(22),
	datab => \u0|timer_0|internal_counter\(21),
	datac => \u0|timer_0|internal_counter\(20),
	datad => \u0|timer_0|internal_counter\(23),
	combout => \u0|timer_0|Equal0~6_combout\);

-- Location: LCCOMB_X41_Y21_N6
\u0|timer_0|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~5_combout\ = (!\u0|timer_0|internal_counter\(19) & (!\u0|timer_0|internal_counter\(17) & (!\u0|timer_0|internal_counter\(16) & !\u0|timer_0|internal_counter\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(19),
	datab => \u0|timer_0|internal_counter\(17),
	datac => \u0|timer_0|internal_counter\(16),
	datad => \u0|timer_0|internal_counter\(18),
	combout => \u0|timer_0|Equal0~5_combout\);

-- Location: LCCOMB_X41_Y21_N10
\u0|timer_0|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~9_combout\ = (\u0|timer_0|Equal0~7_combout\ & (\u0|timer_0|Equal0~8_combout\ & (\u0|timer_0|Equal0~6_combout\ & \u0|timer_0|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal0~7_combout\,
	datab => \u0|timer_0|Equal0~8_combout\,
	datac => \u0|timer_0|Equal0~6_combout\,
	datad => \u0|timer_0|Equal0~5_combout\,
	combout => \u0|timer_0|Equal0~9_combout\);

-- Location: LCCOMB_X37_Y19_N0
\u0|timer_0|Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~10_combout\ = (\u0|timer_0|Equal0~9_combout\ & \u0|timer_0|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|Equal0~9_combout\,
	datad => \u0|timer_0|Equal0~4_combout\,
	combout => \u0|timer_0|Equal0~10_combout\);

-- Location: LCCOMB_X38_Y19_N28
\u0|timer_0|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal6~0_combout\ = (\u0|nios2_qsys_0|W_alu_result\(2) & (!\u0|nios2_qsys_0|W_alu_result\(4) & !\u0|nios2_qsys_0|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(2),
	datac => \u0|nios2_qsys_0|W_alu_result\(4),
	datad => \u0|nios2_qsys_0|W_alu_result\(3),
	combout => \u0|timer_0|Equal6~0_combout\);

-- Location: LCCOMB_X38_Y19_N30
\u0|timer_0|control_wr_strobe\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|control_wr_strobe~combout\ = (\u0|timer_0|period_l_wr_strobe~1_combout\ & (!\u0|timer_0_s1_translator|wait_latency_counter\(0) & (!\u0|timer_0_s1_translator|wait_latency_counter\(1) & \u0|timer_0|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_wr_strobe~1_combout\,
	datab => \u0|timer_0_s1_translator|wait_latency_counter\(0),
	datac => \u0|timer_0_s1_translator|wait_latency_counter\(1),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|control_wr_strobe~combout\);

-- Location: LCFF_X37_Y19_N21
\u0|timer_0|control_register[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|control_register\(1));

-- Location: LCCOMB_X37_Y19_N28
\u0|timer_0|counter_is_running~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_is_running~0_combout\ = (!\u0|timer_0|force_reload~regout\ & (\u0|timer_0|counter_is_running~regout\ & ((\u0|timer_0|control_register\(1)) # (!\u0|timer_0|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|force_reload~regout\,
	datab => \u0|timer_0|Equal0~10_combout\,
	datac => \u0|timer_0|control_register\(1),
	datad => \u0|timer_0|counter_is_running~regout\,
	combout => \u0|timer_0|counter_is_running~0_combout\);

-- Location: LCCOMB_X37_Y19_N30
\u0|timer_0|counter_is_running~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_is_running~1_combout\ = (\u0|timer_0|control_wr_strobe~combout\ & ((\u0|nios2_qsys_0|d_writedata\(2)) # ((\u0|timer_0|counter_is_running~0_combout\ & !\u0|nios2_qsys_0|d_writedata\(3))))) # (!\u0|timer_0|control_wr_strobe~combout\ & 
-- (((\u0|timer_0|counter_is_running~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(2),
	datab => \u0|timer_0|counter_is_running~0_combout\,
	datac => \u0|nios2_qsys_0|d_writedata\(3),
	datad => \u0|timer_0|control_wr_strobe~combout\,
	combout => \u0|timer_0|counter_is_running~1_combout\);

-- Location: LCFF_X37_Y19_N31
\u0|timer_0|counter_is_running\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|counter_is_running~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_is_running~regout\);

-- Location: LCCOMB_X37_Y19_N22
\u0|timer_0|always0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|always0~1_combout\ = (\u0|timer_0|force_reload~regout\) # (\u0|timer_0|counter_is_running~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|force_reload~regout\,
	datad => \u0|timer_0|counter_is_running~regout\,
	combout => \u0|timer_0|always0~1_combout\);

-- Location: LCFF_X42_Y22_N11
\u0|timer_0|internal_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[5]~42_combout\,
	sdata => \u0|timer_0|period_l_register\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(5));

-- Location: LCCOMB_X41_Y21_N2
\u0|timer_0|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~1_combout\ = (\u0|timer_0|internal_counter\(6) & (!\u0|timer_0|internal_counter\(5) & (!\u0|timer_0|internal_counter\(4) & !\u0|timer_0|internal_counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(6),
	datab => \u0|timer_0|internal_counter\(5),
	datac => \u0|timer_0|internal_counter\(4),
	datad => \u0|timer_0|internal_counter\(7),
	combout => \u0|timer_0|Equal0~1_combout\);

-- Location: LCCOMB_X41_Y20_N0
\u0|timer_0|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~2_combout\ = (\u0|timer_0|internal_counter\(8) & (!\u0|timer_0|internal_counter\(11) & (!\u0|timer_0|internal_counter\(10) & \u0|timer_0|internal_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(8),
	datab => \u0|timer_0|internal_counter\(11),
	datac => \u0|timer_0|internal_counter\(10),
	datad => \u0|timer_0|internal_counter\(9),
	combout => \u0|timer_0|Equal0~2_combout\);

-- Location: LCCOMB_X42_Y22_N24
\u0|timer_0|internal_counter[12]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[12]~56_combout\ = (\u0|timer_0|internal_counter\(12) & ((GND) # (!\u0|timer_0|internal_counter[11]~55\))) # (!\u0|timer_0|internal_counter\(12) & (\u0|timer_0|internal_counter[11]~55\ $ (GND)))
-- \u0|timer_0|internal_counter[12]~57\ = CARRY((\u0|timer_0|internal_counter\(12)) # (!\u0|timer_0|internal_counter[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(12),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[11]~55\,
	combout => \u0|timer_0|internal_counter[12]~56_combout\,
	cout => \u0|timer_0|internal_counter[12]~57\);

-- Location: LCFF_X42_Y22_N25
\u0|timer_0|internal_counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[12]~56_combout\,
	sdata => \u0|timer_0|period_l_register\(12),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(12));

-- Location: LCCOMB_X40_Y21_N16
\u0|timer_0|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~3_combout\ = (\u0|timer_0|internal_counter\(15) & (!\u0|timer_0|internal_counter\(13) & (!\u0|timer_0|internal_counter\(12) & \u0|timer_0|internal_counter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(15),
	datab => \u0|timer_0|internal_counter\(13),
	datac => \u0|timer_0|internal_counter\(12),
	datad => \u0|timer_0|internal_counter\(14),
	combout => \u0|timer_0|Equal0~3_combout\);

-- Location: LCCOMB_X41_Y21_N20
\u0|timer_0|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~4_combout\ = (\u0|timer_0|Equal0~0_combout\ & (\u0|timer_0|Equal0~1_combout\ & (\u0|timer_0|Equal0~2_combout\ & \u0|timer_0|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal0~0_combout\,
	datab => \u0|timer_0|Equal0~1_combout\,
	datac => \u0|timer_0|Equal0~2_combout\,
	datad => \u0|timer_0|Equal0~3_combout\,
	combout => \u0|timer_0|Equal0~4_combout\);

-- Location: LCCOMB_X37_Y19_N26
\u0|timer_0|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|always0~0_combout\ = (\u0|timer_0|force_reload~regout\) # ((\u0|timer_0|Equal0~9_combout\ & \u0|timer_0|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal0~9_combout\,
	datac => \u0|timer_0|force_reload~regout\,
	datad => \u0|timer_0|Equal0~4_combout\,
	combout => \u0|timer_0|always0~0_combout\);

-- Location: LCFF_X42_Y22_N1
\u0|timer_0|internal_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[0]~32_combout\,
	sdata => \u0|timer_0|period_l_register\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(0));

-- Location: LCCOMB_X42_Y22_N2
\u0|timer_0|internal_counter[1]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[1]~34_combout\ = (\u0|timer_0|internal_counter\(1) & (\u0|timer_0|internal_counter[0]~33\ $ (GND))) # (!\u0|timer_0|internal_counter\(1) & (!\u0|timer_0|internal_counter[0]~33\ & VCC))
-- \u0|timer_0|internal_counter[1]~35\ = CARRY((\u0|timer_0|internal_counter\(1) & !\u0|timer_0|internal_counter[0]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(1),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[0]~33\,
	combout => \u0|timer_0|internal_counter[1]~34_combout\,
	cout => \u0|timer_0|internal_counter[1]~35\);

-- Location: LCCOMB_X41_Y22_N6
\u0|timer_0|period_l_register[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[1]~1_combout\ = !\u0|nios2_qsys_0|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|d_writedata\(1),
	combout => \u0|timer_0|period_l_register[1]~1_combout\);

-- Location: LCFF_X41_Y22_N7
\u0|timer_0|period_l_register[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|period_l_register[1]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_l_register\(1));

-- Location: LCFF_X42_Y22_N3
\u0|timer_0|internal_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[1]~34_combout\,
	sdata => \u0|timer_0|period_l_register\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(1));

-- Location: LCCOMB_X42_Y22_N4
\u0|timer_0|internal_counter[2]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[2]~36_combout\ = (\u0|timer_0|internal_counter\(2) & (!\u0|timer_0|internal_counter[1]~35\)) # (!\u0|timer_0|internal_counter\(2) & ((\u0|timer_0|internal_counter[1]~35\) # (GND)))
-- \u0|timer_0|internal_counter[2]~37\ = CARRY((!\u0|timer_0|internal_counter[1]~35\) # (!\u0|timer_0|internal_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(2),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[1]~35\,
	combout => \u0|timer_0|internal_counter[2]~36_combout\,
	cout => \u0|timer_0|internal_counter[2]~37\);

-- Location: LCCOMB_X41_Y22_N2
\u0|timer_0|period_l_register[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[2]~2_combout\ = !\u0|nios2_qsys_0|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_writedata\(2),
	combout => \u0|timer_0|period_l_register[2]~2_combout\);

-- Location: LCFF_X41_Y22_N3
\u0|timer_0|period_l_register[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|period_l_register[2]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_l_register\(2));

-- Location: LCFF_X42_Y22_N5
\u0|timer_0|internal_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[2]~36_combout\,
	sdata => \u0|timer_0|period_l_register\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(2));

-- Location: LCCOMB_X42_Y22_N8
\u0|timer_0|internal_counter[4]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[4]~40_combout\ = (\u0|timer_0|internal_counter\(4) & ((GND) # (!\u0|timer_0|internal_counter[3]~39\))) # (!\u0|timer_0|internal_counter\(4) & (\u0|timer_0|internal_counter[3]~39\ $ (GND)))
-- \u0|timer_0|internal_counter[4]~41\ = CARRY((\u0|timer_0|internal_counter\(4)) # (!\u0|timer_0|internal_counter[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(4),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[3]~39\,
	combout => \u0|timer_0|internal_counter[4]~40_combout\,
	cout => \u0|timer_0|internal_counter[4]~41\);

-- Location: LCFF_X41_Y22_N27
\u0|timer_0|period_l_register[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_l_register\(4));

-- Location: LCFF_X42_Y22_N9
\u0|timer_0|internal_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[4]~40_combout\,
	sdata => \u0|timer_0|period_l_register\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(4));

-- Location: LCCOMB_X42_Y22_N12
\u0|timer_0|internal_counter[6]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[6]~44_combout\ = (\u0|timer_0|internal_counter\(6) & (!\u0|timer_0|internal_counter[5]~43\)) # (!\u0|timer_0|internal_counter\(6) & ((\u0|timer_0|internal_counter[5]~43\) # (GND)))
-- \u0|timer_0|internal_counter[6]~45\ = CARRY((!\u0|timer_0|internal_counter[5]~43\) # (!\u0|timer_0|internal_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(6),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[5]~43\,
	combout => \u0|timer_0|internal_counter[6]~44_combout\,
	cout => \u0|timer_0|internal_counter[6]~45\);

-- Location: LCCOMB_X42_Y22_N14
\u0|timer_0|internal_counter[7]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[7]~46_combout\ = (\u0|timer_0|internal_counter\(7) & (\u0|timer_0|internal_counter[6]~45\ & VCC)) # (!\u0|timer_0|internal_counter\(7) & (!\u0|timer_0|internal_counter[6]~45\))
-- \u0|timer_0|internal_counter[7]~47\ = CARRY((!\u0|timer_0|internal_counter\(7) & !\u0|timer_0|internal_counter[6]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(7),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[6]~45\,
	combout => \u0|timer_0|internal_counter[7]~46_combout\,
	cout => \u0|timer_0|internal_counter[7]~47\);

-- Location: LCFF_X43_Y21_N27
\u0|timer_0|period_l_register[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_l_register\(7));

-- Location: LCFF_X42_Y22_N15
\u0|timer_0|internal_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[7]~46_combout\,
	sdata => \u0|timer_0|period_l_register\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(7));

-- Location: LCCOMB_X42_Y22_N18
\u0|timer_0|internal_counter[9]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[9]~50_combout\ = (\u0|timer_0|internal_counter\(9) & (\u0|timer_0|internal_counter[8]~49\ $ (GND))) # (!\u0|timer_0|internal_counter\(9) & (!\u0|timer_0|internal_counter[8]~49\ & VCC))
-- \u0|timer_0|internal_counter[9]~51\ = CARRY((\u0|timer_0|internal_counter\(9) & !\u0|timer_0|internal_counter[8]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(9),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[8]~49\,
	combout => \u0|timer_0|internal_counter[9]~50_combout\,
	cout => \u0|timer_0|internal_counter[9]~51\);

-- Location: LCCOMB_X41_Y22_N4
\u0|timer_0|period_l_register[9]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[9]~6_combout\ = !\u0|nios2_qsys_0|d_writedata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_writedata\(9),
	combout => \u0|timer_0|period_l_register[9]~6_combout\);

-- Location: LCFF_X41_Y22_N5
\u0|timer_0|period_l_register[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|period_l_register[9]~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_l_register\(9));

-- Location: LCFF_X42_Y22_N19
\u0|timer_0|internal_counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[9]~50_combout\,
	sdata => \u0|timer_0|period_l_register\(9),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(9));

-- Location: LCCOMB_X42_Y22_N22
\u0|timer_0|internal_counter[11]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[11]~54_combout\ = (\u0|timer_0|internal_counter\(11) & (\u0|timer_0|internal_counter[10]~53\ & VCC)) # (!\u0|timer_0|internal_counter\(11) & (!\u0|timer_0|internal_counter[10]~53\))
-- \u0|timer_0|internal_counter[11]~55\ = CARRY((!\u0|timer_0|internal_counter\(11) & !\u0|timer_0|internal_counter[10]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(11),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[10]~53\,
	combout => \u0|timer_0|internal_counter[11]~54_combout\,
	cout => \u0|timer_0|internal_counter[11]~55\);

-- Location: LCFF_X42_Y22_N23
\u0|timer_0|internal_counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[11]~54_combout\,
	sdata => \u0|timer_0|period_l_register\(11),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(11));

-- Location: LCCOMB_X42_Y22_N26
\u0|timer_0|internal_counter[13]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[13]~58_combout\ = (\u0|timer_0|internal_counter\(13) & (\u0|timer_0|internal_counter[12]~57\ & VCC)) # (!\u0|timer_0|internal_counter\(13) & (!\u0|timer_0|internal_counter[12]~57\))
-- \u0|timer_0|internal_counter[13]~59\ = CARRY((!\u0|timer_0|internal_counter\(13) & !\u0|timer_0|internal_counter[12]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(13),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[12]~57\,
	combout => \u0|timer_0|internal_counter[13]~58_combout\,
	cout => \u0|timer_0|internal_counter[13]~59\);

-- Location: LCFF_X43_Y21_N5
\u0|timer_0|period_l_register[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(13),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_l_register\(13));

-- Location: LCFF_X42_Y22_N27
\u0|timer_0|internal_counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[13]~58_combout\,
	sdata => \u0|timer_0|period_l_register\(13),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(13));

-- Location: LCCOMB_X42_Y22_N28
\u0|timer_0|internal_counter[14]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[14]~60_combout\ = (\u0|timer_0|internal_counter\(14) & (!\u0|timer_0|internal_counter[13]~59\)) # (!\u0|timer_0|internal_counter\(14) & ((\u0|timer_0|internal_counter[13]~59\) # (GND)))
-- \u0|timer_0|internal_counter[14]~61\ = CARRY((!\u0|timer_0|internal_counter[13]~59\) # (!\u0|timer_0|internal_counter\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(14),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[13]~59\,
	combout => \u0|timer_0|internal_counter[14]~60_combout\,
	cout => \u0|timer_0|internal_counter[14]~61\);

-- Location: LCCOMB_X43_Y21_N0
\u0|timer_0|period_l_register[14]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[14]~7_combout\ = !\u0|nios2_qsys_0|d_writedata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_writedata\(14),
	combout => \u0|timer_0|period_l_register[14]~7_combout\);

-- Location: LCFF_X43_Y21_N1
\u0|timer_0|period_l_register[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|period_l_register[14]~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_l_register\(14));

-- Location: LCFF_X42_Y22_N29
\u0|timer_0|internal_counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[14]~60_combout\,
	sdata => \u0|timer_0|period_l_register\(14),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(14));

-- Location: LCCOMB_X42_Y22_N30
\u0|timer_0|internal_counter[15]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[15]~62_combout\ = (\u0|timer_0|internal_counter\(15) & (\u0|timer_0|internal_counter[14]~61\ $ (GND))) # (!\u0|timer_0|internal_counter\(15) & (!\u0|timer_0|internal_counter[14]~61\ & VCC))
-- \u0|timer_0|internal_counter[15]~63\ = CARRY((\u0|timer_0|internal_counter\(15) & !\u0|timer_0|internal_counter[14]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(15),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[14]~61\,
	combout => \u0|timer_0|internal_counter[15]~62_combout\,
	cout => \u0|timer_0|internal_counter[15]~63\);

-- Location: LCCOMB_X41_Y22_N0
\u0|timer_0|period_l_register[15]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[15]~8_combout\ = !\u0|nios2_qsys_0|d_writedata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_writedata\(15),
	combout => \u0|timer_0|period_l_register[15]~8_combout\);

-- Location: LCFF_X41_Y22_N1
\u0|timer_0|period_l_register[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|period_l_register[15]~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_l_register\(15));

-- Location: LCFF_X42_Y22_N31
\u0|timer_0|internal_counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[15]~62_combout\,
	sdata => \u0|timer_0|period_l_register\(15),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(15));

-- Location: LCCOMB_X42_Y21_N0
\u0|timer_0|internal_counter[16]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[16]~64_combout\ = (\u0|timer_0|internal_counter\(16) & ((GND) # (!\u0|timer_0|internal_counter[15]~63\))) # (!\u0|timer_0|internal_counter\(16) & (\u0|timer_0|internal_counter[15]~63\ $ (GND)))
-- \u0|timer_0|internal_counter[16]~65\ = CARRY((\u0|timer_0|internal_counter\(16)) # (!\u0|timer_0|internal_counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(16),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[15]~63\,
	combout => \u0|timer_0|internal_counter[16]~64_combout\,
	cout => \u0|timer_0|internal_counter[16]~65\);

-- Location: LCFF_X41_Y22_N9
\u0|timer_0|period_h_register[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_h_register\(0));

-- Location: LCFF_X42_Y21_N1
\u0|timer_0|internal_counter[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[16]~64_combout\,
	sdata => \u0|timer_0|period_h_register\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(16));

-- Location: LCCOMB_X42_Y21_N2
\u0|timer_0|internal_counter[17]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[17]~66_combout\ = (\u0|timer_0|internal_counter\(17) & (\u0|timer_0|internal_counter[16]~65\ & VCC)) # (!\u0|timer_0|internal_counter\(17) & (!\u0|timer_0|internal_counter[16]~65\))
-- \u0|timer_0|internal_counter[17]~67\ = CARRY((!\u0|timer_0|internal_counter\(17) & !\u0|timer_0|internal_counter[16]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(17),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[16]~65\,
	combout => \u0|timer_0|internal_counter[17]~66_combout\,
	cout => \u0|timer_0|internal_counter[17]~67\);

-- Location: LCFF_X41_Y22_N21
\u0|timer_0|period_h_register[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_h_register\(1));

-- Location: LCFF_X42_Y21_N3
\u0|timer_0|internal_counter[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[17]~66_combout\,
	sdata => \u0|timer_0|period_h_register\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(17));

-- Location: LCCOMB_X42_Y21_N4
\u0|timer_0|internal_counter[18]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[18]~68_combout\ = (\u0|timer_0|internal_counter\(18) & ((GND) # (!\u0|timer_0|internal_counter[17]~67\))) # (!\u0|timer_0|internal_counter\(18) & (\u0|timer_0|internal_counter[17]~67\ $ (GND)))
-- \u0|timer_0|internal_counter[18]~69\ = CARRY((\u0|timer_0|internal_counter\(18)) # (!\u0|timer_0|internal_counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(18),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[17]~67\,
	combout => \u0|timer_0|internal_counter[18]~68_combout\,
	cout => \u0|timer_0|internal_counter[18]~69\);

-- Location: LCFF_X41_Y22_N25
\u0|timer_0|period_h_register[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_h_register\(2));

-- Location: LCFF_X42_Y21_N5
\u0|timer_0|internal_counter[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[18]~68_combout\,
	sdata => \u0|timer_0|period_h_register\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(18));

-- Location: LCCOMB_X42_Y21_N8
\u0|timer_0|internal_counter[20]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[20]~72_combout\ = (\u0|timer_0|internal_counter\(20) & ((GND) # (!\u0|timer_0|internal_counter[19]~71\))) # (!\u0|timer_0|internal_counter\(20) & (\u0|timer_0|internal_counter[19]~71\ $ (GND)))
-- \u0|timer_0|internal_counter[20]~73\ = CARRY((\u0|timer_0|internal_counter\(20)) # (!\u0|timer_0|internal_counter[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(20),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[19]~71\,
	combout => \u0|timer_0|internal_counter[20]~72_combout\,
	cout => \u0|timer_0|internal_counter[20]~73\);

-- Location: LCFF_X41_Y22_N17
\u0|timer_0|period_h_register[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_h_register\(4));

-- Location: LCFF_X42_Y21_N9
\u0|timer_0|internal_counter[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[20]~72_combout\,
	sdata => \u0|timer_0|period_h_register\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(20));

-- Location: LCCOMB_X42_Y21_N14
\u0|timer_0|internal_counter[23]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[23]~78_combout\ = (\u0|timer_0|internal_counter\(23) & (\u0|timer_0|internal_counter[22]~77\ & VCC)) # (!\u0|timer_0|internal_counter\(23) & (!\u0|timer_0|internal_counter[22]~77\))
-- \u0|timer_0|internal_counter[23]~79\ = CARRY((!\u0|timer_0|internal_counter\(23) & !\u0|timer_0|internal_counter[22]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(23),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[22]~77\,
	combout => \u0|timer_0|internal_counter[23]~78_combout\,
	cout => \u0|timer_0|internal_counter[23]~79\);

-- Location: LCFF_X43_Y21_N17
\u0|timer_0|period_h_register[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_h_register\(7));

-- Location: LCFF_X42_Y21_N15
\u0|timer_0|internal_counter[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[23]~78_combout\,
	sdata => \u0|timer_0|period_h_register\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(23));

-- Location: LCFF_X43_Y21_N7
\u0|timer_0|period_h_register[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(8),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_h_register\(8));

-- Location: LCFF_X42_Y21_N17
\u0|timer_0|internal_counter[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[24]~80_combout\,
	sdata => \u0|timer_0|period_h_register\(8),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(24));

-- Location: LCCOMB_X41_Y20_N24
\u0|timer_0|counter_snapshot[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[24]~feeder_combout\ = \u0|timer_0|internal_counter\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(24),
	combout => \u0|timer_0|counter_snapshot[24]~feeder_combout\);

-- Location: LCFF_X41_Y20_N25
\u0|timer_0|counter_snapshot[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|counter_snapshot[24]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(24));

-- Location: LCCOMB_X43_Y21_N28
\u0|timer_0|period_l_register[8]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[8]~5_combout\ = !\u0|nios2_qsys_0|d_writedata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|d_writedata\(8),
	combout => \u0|timer_0|period_l_register[8]~5_combout\);

-- Location: LCFF_X43_Y21_N29
\u0|timer_0|period_l_register[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|period_l_register[8]~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_l_register\(8));

-- Location: LCCOMB_X43_Y21_N6
\u0|timer_0|read_mux_out[8]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[8]~22_combout\ = (\u0|timer_0|Equal6~2_combout\ & (((\u0|timer_0|Equal6~1_combout\ & \u0|timer_0|period_h_register\(8))) # (!\u0|timer_0|period_l_register\(8)))) # (!\u0|timer_0|Equal6~2_combout\ & (\u0|timer_0|Equal6~1_combout\ & 
-- (\u0|timer_0|period_h_register\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~2_combout\,
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_h_register\(8),
	datad => \u0|timer_0|period_l_register\(8),
	combout => \u0|timer_0|read_mux_out[8]~22_combout\);

-- Location: LCCOMB_X41_Y20_N20
\u0|timer_0|read_mux_out[8]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[8]~24_combout\ = (\u0|timer_0|read_mux_out~23_combout\) # ((\u0|timer_0|read_mux_out[8]~22_combout\) # ((\u0|timer_0|Equal6~3_combout\ & \u0|timer_0|counter_snapshot\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~3_combout\,
	datab => \u0|timer_0|read_mux_out~23_combout\,
	datac => \u0|timer_0|counter_snapshot\(24),
	datad => \u0|timer_0|read_mux_out[8]~22_combout\,
	combout => \u0|timer_0|read_mux_out[8]~24_combout\);

-- Location: LCFF_X41_Y20_N21
\u0|timer_0|readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|read_mux_out[8]~24_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|readdata\(8));

-- Location: LCFF_X35_Y20_N27
\u0|timer_0_s1_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|readdata\(8),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X35_Y20_N26
\u0|rsp_xbar_mux_001|src_payload~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~79_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8)) # ((\u0|timer_0_s1_translator|av_readdata_pre\(8) & 
-- \u0|timer_0_s1_translator|read_latency_shift_reg\(0))))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (((\u0|timer_0_s1_translator|av_readdata_pre\(8) & \u0|timer_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8),
	datac => \u0|timer_0_s1_translator|av_readdata_pre\(8),
	datad => \u0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~79_combout\);

-- Location: LCCOMB_X33_Y20_N4
\u0|rsp_xbar_mux_001|src_payload~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~159_combout\ = (\u0|rsp_xbar_mux_001|src_payload~79_combout\) # ((\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) & 
-- \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8),
	datac => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~79_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~159_combout\);

-- Location: LCCOMB_X34_Y18_N22
\u0|width_adapter_005|data_reg~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~22_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(8)) # ((\u0|width_adapter_005|ShiftLeft2~1_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|always9~0_combout\,
	datab => \u0|width_adapter_005|ShiftLeft2~1_combout\,
	datac => \u0|width_adapter_005|data_reg\(8),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(0),
	combout => \u0|width_adapter_005|data_reg~22_combout\);

-- Location: LCFF_X34_Y18_N23
\u0|width_adapter_005|data_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~22_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(8));

-- Location: LCCOMB_X34_Y18_N0
\u0|rsp_xbar_mux_001|src_payload~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~77_combout\ = (\u0|width_adapter_005|out_valid~0_combout\ & ((\u0|width_adapter_005|data_reg\(8)) # ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(0) & \u0|width_adapter_005|ShiftLeft2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(0),
	datab => \u0|width_adapter_005|out_valid~0_combout\,
	datac => \u0|width_adapter_005|data_reg\(8),
	datad => \u0|width_adapter_005|ShiftLeft2~1_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~77_combout\);

-- Location: LCCOMB_X33_Y20_N8
\u0|rsp_xbar_mux_001|src_payload~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~80_combout\ = (\u0|rsp_xbar_mux_001|src_payload~76_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~78_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~159_combout\) # (\u0|rsp_xbar_mux_001|src_payload~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~76_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~78_combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~159_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~77_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~80_combout\);

-- Location: LCCOMB_X29_Y17_N14
\u0|nios2_qsys_0|av_ld_byte1_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte1_data[0]~0_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & ((\u0|nios2_qsys_0|av_fill_bit~0_combout\))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (\u0|rsp_xbar_mux_001|src_payload~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~80_combout\,
	datad => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte1_data[0]~0_combout\);

-- Location: LCFF_X36_Y21_N3
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	sdata => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X33_Y21_N22
\u0|rsp_xbar_mux_001|src_payload~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~110_combout\ = (\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & ((\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16) 
-- & \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & (((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16) & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datab => \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16),
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~110_combout\);

-- Location: LCCOMB_X33_Y21_N4
\u0|rsp_xbar_mux_001|src_payload~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~111_combout\ = (\u0|rsp_xbar_mux_001|src_payload~109_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~110_combout\) # ((\u0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~109_combout\,
	datab => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16),
	datad => \u0|rsp_xbar_mux_001|src_payload~110_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~111_combout\);

-- Location: LCCOMB_X34_Y18_N24
\u0|width_adapter_005|data_reg~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~30_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(16)) # ((\u0|width_adapter_005|ShiftLeft2~2_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|always9~0_combout\,
	datab => \u0|width_adapter_005|ShiftLeft2~2_combout\,
	datac => \u0|width_adapter_005|data_reg\(16),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(0),
	combout => \u0|width_adapter_005|data_reg~30_combout\);

-- Location: LCFF_X34_Y18_N25
\u0|width_adapter_005|data_reg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~30_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(16));

-- Location: LCCOMB_X34_Y18_N18
\u0|width_adapter_005|data_reg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~14_combout\ = (\u0|width_adapter_005|data_reg\(16)) # ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	datac => \u0|width_adapter_005|data_reg\(16),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(0),
	combout => \u0|width_adapter_005|data_reg~14_combout\);

-- Location: LCCOMB_X34_Y18_N20
\u0|rsp_xbar_mux_001|src_payload~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~112_combout\ = (\u0|rsp_xbar_mux_001|src_payload~108_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~111_combout\) # ((\u0|width_adapter_005|out_valid~0_combout\ & \u0|width_adapter_005|data_reg~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~108_combout\,
	datab => \u0|width_adapter_005|out_valid~0_combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~111_combout\,
	datad => \u0|width_adapter_005|data_reg~14_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~112_combout\);

-- Location: LCCOMB_X29_Y17_N4
\u0|nios2_qsys_0|av_ld_byte2_data[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte2_data[0]~7_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (\u0|nios2_qsys_0|av_fill_bit~0_combout\)) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & ((\u0|rsp_xbar_mux_001|src_payload~112_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~112_combout\,
	datad => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	combout => \u0|nios2_qsys_0|av_ld_byte2_data[0]~7_combout\);

-- Location: LCFF_X29_Y17_N5
\u0|nios2_qsys_0|av_ld_byte2_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte2_data[0]~7_combout\,
	sdata => \u0|nios2_qsys_0|av_ld_byte3_data\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte2_data\(0));

-- Location: LCFF_X29_Y17_N15
\u0|nios2_qsys_0|av_ld_byte1_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte1_data[0]~0_combout\,
	sdata => \u0|nios2_qsys_0|av_ld_byte2_data\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \u0|nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte1_data\(0));

-- Location: LCCOMB_X30_Y17_N0
\u0|nios2_qsys_0|W_rf_wr_data[8]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[8]~27_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte1_data\(0))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (!\u0|nios2_qsys_0|E_alu_result~14_combout\ & (\u0|nios2_qsys_0|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datab => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	datac => \u0|nios2_qsys_0|W_alu_result\(8),
	datad => \u0|nios2_qsys_0|av_ld_byte1_data\(0),
	combout => \u0|nios2_qsys_0|W_rf_wr_data[8]~27_combout\);

-- Location: LCCOMB_X23_Y19_N22
\u0|nios2_qsys_0|d_writedata[31]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|d_writedata[31]~7_combout\ = (\u0|nios2_qsys_0|Equal133~0_combout\ & ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))) # (!\u0|nios2_qsys_0|Equal133~0_combout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal133~0_combout\,
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datad => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \u0|nios2_qsys_0|d_writedata[31]~7_combout\);

-- Location: LCFF_X23_Y19_N23
\u0|nios2_qsys_0|d_writedata[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|d_writedata[31]~7_combout\,
	sdata => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(31));

-- Location: LCCOMB_X25_Y22_N0
\u0|cmd_xbar_mux_001|src_payload~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~31_combout\ = (\u0|nios2_qsys_0|d_writedata\(31) & \u0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_writedata\(31),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_payload~31_combout\);

-- Location: M4K_X13_Y23
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y20_N28
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~6_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31) & ((\u0|rsp_xbar_demux|src1_valid~combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) & 
-- \u0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) & \u0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31),
	datab => \u0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31),
	datad => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~6_combout\);

-- Location: LCCOMB_X29_Y20_N14
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~7_combout\ = (\u0|nios2_qsys_0|av_ld_byte3_data_nxt~6_combout\) # ((\u0|rsp_xbar_demux_003|src1_valid~0_combout\ & (\u0|sram_0|readdata\(15) & 
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_003|src1_valid~0_combout\,
	datab => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~6_combout\,
	datac => \u0|sram_0|readdata\(15),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~7_combout\);

-- Location: LCCOMB_X29_Y16_N0
\u0|nios2_qsys_0|av_ld_byte3_data_nxt~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte3_data_nxt~8_combout\ = (\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (\u0|nios2_qsys_0|av_fill_bit~0_combout\)) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\ & (((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\) # 
-- (\u0|nios2_qsys_0|av_ld_byte3_data_nxt~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_fill_bit~0_combout\,
	datab => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	datac => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\,
	datad => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~7_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~8_combout\);

-- Location: LCFF_X29_Y16_N1
\u0|nios2_qsys_0|av_ld_byte3_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte3_data_nxt~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte3_data\(7));

-- Location: LCFF_X29_Y17_N21
\u0|nios2_qsys_0|av_ld_byte2_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte2_data[7]~0_combout\,
	sdata => \u0|nios2_qsys_0|av_ld_byte3_data\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte2_data\(7));

-- Location: LCFF_X29_Y17_N7
\u0|nios2_qsys_0|av_ld_byte1_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte1_data[7]~1_combout\,
	sdata => \u0|nios2_qsys_0|av_ld_byte2_data\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \u0|nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte1_data\(7));

-- Location: LCCOMB_X38_Y18_N22
\u0|green_leds|data_out[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds|data_out[7]~feeder_combout\ = \u0|nios2_qsys_0|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|d_writedata\(7),
	combout => \u0|green_leds|data_out[7]~feeder_combout\);

-- Location: LCCOMB_X36_Y16_N28
\u0|green_leds_s1_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds_s1_translator|read_latency_shift_reg~0_combout\ = (\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ & (\u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ & 
-- (\u0|switch_s1_translator|waitrequest_reset_override~regout\ & !\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datab => \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datac => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	datad => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|green_leds_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCFF_X36_Y16_N29
\u0|green_leds_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|green_leds_s1_translator|read_latency_shift_reg~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|green_leds_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X37_Y18_N10
\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5_combout\) # ((!\u0|green_leds_s1_translator|read_latency_shift_reg\(0) & \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5_combout\,
	datab => \u0|green_leds_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: LCFF_X37_Y18_N11
\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X37_Y18_N0
\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\u0|green_leds_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5_combout\) # (\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5_combout\,
	datab => \u0|green_leds_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCFF_X37_Y18_N1
\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X34_Y17_N2
\u0|green_leds|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds|always0~0_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(6) & (\u0|nios2_qsys_0|W_alu_result\(5) & (\u0|nios2_qsys_0|W_alu_result\(4) & !\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(6),
	datab => \u0|nios2_qsys_0|W_alu_result\(5),
	datac => \u0|nios2_qsys_0|W_alu_result\(4),
	datad => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|green_leds|always0~0_combout\);

-- Location: LCCOMB_X34_Y17_N28
\u0|green_leds|always0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds|always0~1_combout\ = (\u0|addr_router_001|Equal4~1_combout\ & (\u0|green_leds|always0~0_combout\ & (\u0|addr_router_001|Equal3~1_combout\ & \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal4~1_combout\,
	datab => \u0|green_leds|always0~0_combout\,
	datac => \u0|addr_router_001|Equal3~1_combout\,
	datad => \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\,
	combout => \u0|green_leds|always0~1_combout\);

-- Location: LCCOMB_X35_Y17_N10
\u0|green_leds_s1_translator|wait_latency_counter~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds_s1_translator|wait_latency_counter~6_combout\ = (\u0|green_leds_s1_translator|wait_latency_counter[0]~4_combout\ & (!\u0|green_leds_s1_translator|wait_latency_counter\(0) & ((\u0|green_leds_s1_translator|wait_latency_counter\(1)) # 
-- (!\u0|green_leds|always0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|green_leds_s1_translator|wait_latency_counter[0]~4_combout\,
	datab => \u0|green_leds_s1_translator|wait_latency_counter\(1),
	datac => \u0|green_leds_s1_translator|wait_latency_counter\(0),
	datad => \u0|green_leds|always0~1_combout\,
	combout => \u0|green_leds_s1_translator|wait_latency_counter~6_combout\);

-- Location: LCFF_X35_Y17_N11
\u0|green_leds_s1_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|green_leds_s1_translator|wait_latency_counter~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|green_leds_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X35_Y17_N8
\u0|green_leds_s1_translator|wait_latency_counter~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds_s1_translator|wait_latency_counter~5_combout\ = (\u0|green_leds_s1_translator|wait_latency_counter[0]~4_combout\ & ((\u0|green_leds_s1_translator|wait_latency_counter\(1) & ((!\u0|green_leds_s1_translator|wait_latency_counter\(0)))) # 
-- (!\u0|green_leds_s1_translator|wait_latency_counter\(1) & (\u0|green_leds|always0~1_combout\ & \u0|green_leds_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|green_leds_s1_translator|wait_latency_counter[0]~4_combout\,
	datab => \u0|green_leds|always0~1_combout\,
	datac => \u0|green_leds_s1_translator|wait_latency_counter\(1),
	datad => \u0|green_leds_s1_translator|wait_latency_counter\(0),
	combout => \u0|green_leds_s1_translator|wait_latency_counter~5_combout\);

-- Location: LCFF_X35_Y17_N9
\u0|green_leds_s1_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|green_leds_s1_translator|wait_latency_counter~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|green_leds_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X35_Y17_N20
\u0|green_leds|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds|always0~2_combout\ = (!\u0|green_leds_s1_translator|wait_latency_counter\(0) & (!\u0|nios2_qsys_0|W_alu_result\(3) & (!\u0|green_leds_s1_translator|wait_latency_counter\(1) & !\u0|nios2_qsys_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|green_leds_s1_translator|wait_latency_counter\(0),
	datab => \u0|nios2_qsys_0|W_alu_result\(3),
	datac => \u0|green_leds_s1_translator|wait_latency_counter\(1),
	datad => \u0|nios2_qsys_0|W_alu_result\(2),
	combout => \u0|green_leds|always0~2_combout\);

-- Location: LCCOMB_X35_Y17_N14
\u0|green_leds|always0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds|always0~3_combout\ = (\u0|green_leds|always0~1_combout\ & \u0|green_leds|always0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|green_leds|always0~1_combout\,
	datac => \u0|green_leds|always0~2_combout\,
	combout => \u0|green_leds|always0~3_combout\);

-- Location: LCFF_X38_Y18_N23
\u0|green_leds|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|green_leds|data_out[7]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|green_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|green_leds|data_out\(7));

-- Location: LCCOMB_X38_Y18_N28
\u0|green_leds|readdata[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds|readdata\(7) = (!\u0|nios2_qsys_0|W_alu_result\(2) & (!\u0|nios2_qsys_0|W_alu_result\(3) & \u0|green_leds|data_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(2),
	datab => \u0|nios2_qsys_0|W_alu_result\(3),
	datad => \u0|green_leds|data_out\(7),
	combout => \u0|green_leds|readdata\(7));

-- Location: LCFF_X38_Y18_N29
\u0|green_leds_s1_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|green_leds|readdata\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|green_leds_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X34_Y20_N0
\u0|rsp_xbar_mux_001|src_payload~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~74_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) & ((\u0|rsp_xbar_demux_001|src1_valid~combout\) # ((\u0|green_leds_s1_translator|av_readdata_pre\(7) & 
-- \u0|green_leds_s1_translator|read_latency_shift_reg\(0))))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) & (((\u0|green_leds_s1_translator|av_readdata_pre\(7) & \u0|green_leds_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7),
	datab => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \u0|green_leds_s1_translator|av_readdata_pre\(7),
	datad => \u0|green_leds_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~74_combout\);

-- Location: LCCOMB_X34_Y20_N12
\u0|rsp_xbar_mux_001|src_payload~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~158_combout\ = (\u0|rsp_xbar_mux_001|src_payload~73_combout\) # ((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7) & \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~73_combout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7),
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~158_combout\);

-- Location: LCCOMB_X34_Y20_N26
\u0|rsp_xbar_mux_001|src_payload~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~75_combout\ = (\u0|rsp_xbar_mux_001|src_payload~74_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~158_combout\) # ((\u0|width_adapter_005|data_reg~5_combout\ & \u0|width_adapter_005|out_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|data_reg~5_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~74_combout\,
	datac => \u0|width_adapter_005|out_valid~0_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~158_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~75_combout\);

-- Location: LCCOMB_X30_Y17_N12
\u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~7_combout\ = (\u0|nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\u0|rsp_xbar_mux_001|src_payload~72_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~75_combout\)))) # (!\u0|nios2_qsys_0|av_ld_rshift8~1_combout\ & 
-- (((\u0|nios2_qsys_0|av_ld_byte1_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~72_combout\,
	datab => \u0|nios2_qsys_0|av_ld_rshift8~1_combout\,
	datac => \u0|nios2_qsys_0|av_ld_byte1_data\(7),
	datad => \u0|rsp_xbar_mux_001|src_payload~75_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~7_combout\);

-- Location: LCCOMB_X30_Y18_N10
\u0|nios2_qsys_0|av_ld_byte0_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte0_data[0]~0_combout\ = (\u0|nios2_qsys_0|av_ld_rshift8~0_combout\) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|av_ld_rshift8~0_combout\,
	datad => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	combout => \u0|nios2_qsys_0|av_ld_byte0_data[0]~0_combout\);

-- Location: LCFF_X30_Y17_N13
\u0|nios2_qsys_0|av_ld_byte0_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte0_data\(7));

-- Location: LCCOMB_X30_Y17_N6
\u0|nios2_qsys_0|W_rf_wr_data[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[7]~10_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte0_data\(7))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (\u0|nios2_qsys_0|W_alu_result\(7) & (!\u0|nios2_qsys_0|E_alu_result~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(7),
	datab => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	datac => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datad => \u0|nios2_qsys_0|av_ld_byte0_data\(7),
	combout => \u0|nios2_qsys_0|W_rf_wr_data[7]~10_combout\);

-- Location: LCCOMB_X23_Y19_N24
\u0|nios2_qsys_0|d_writedata[28]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|d_writedata[28]~4_combout\ = (\u0|nios2_qsys_0|Equal133~0_combout\ & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4))) # (!\u0|nios2_qsys_0|Equal133~0_combout\ & 
-- ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datad => \u0|nios2_qsys_0|Equal133~0_combout\,
	combout => \u0|nios2_qsys_0|d_writedata[28]~4_combout\);

-- Location: LCFF_X21_Y19_N29
\u0|nios2_qsys_0|d_writedata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata[28]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(12));

-- Location: LCCOMB_X22_Y22_N22
\u0|cmd_xbar_mux|src_payload~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~12_combout\ = (\u0|nios2_qsys_0|d_writedata\(12) & \u0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_writedata\(12),
	datad => \u0|cmd_xbar_mux|saved_grant\(1),
	combout => \u0|cmd_xbar_mux|src_payload~12_combout\);

-- Location: LCCOMB_X27_Y24_N14
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[8]~8_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\)) # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(8),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[8]~8_combout\);

-- Location: LCCOMB_X28_Y25_N4
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(11),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\);

-- Location: LCFF_X28_Y25_N5
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11));

-- Location: LCFF_X27_Y24_N15
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[8]~8_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11),
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X27_Y24_N18
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~34_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(31) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(31),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~34_combout\);

-- Location: LCFF_X27_Y24_N19
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg~34_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X28_Y23_N24
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\);

-- Location: LCFF_X28_Y23_N25
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X30_Y23_N6
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(31)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(31),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(31),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\);

-- Location: LCCOMB_X30_Y23_N14
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(33) & 
-- (((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(33) & 
-- (((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(33),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\);

-- Location: LCFF_X30_Y23_N15
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(32));

-- Location: LCFF_X30_Y23_N13
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(32),
	sload => VCC,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32));

-- Location: LCFF_X25_Y24_N25
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[29]~11_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X28_Y23_N14
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\);

-- Location: LCFF_X28_Y23_N15
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X29_Y23_N28
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(29)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(29),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(29),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\);

-- Location: LCCOMB_X30_Y23_N2
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ & 
-- (((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(31))))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\) # 
-- ((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\);

-- Location: LCFF_X30_Y23_N3
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(30));

-- Location: LCCOMB_X28_Y23_N4
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\);

-- Location: LCFF_X28_Y23_N5
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X27_Y23_N30
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(28)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(28),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_break|break_readreg\(28),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\);

-- Location: LCCOMB_X30_Y23_N8
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(30) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\) # 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(30) & 
-- !\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(30),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\);

-- Location: LCFF_X30_Y23_N9
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(29));

-- Location: LCCOMB_X30_Y23_N28
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(29) & 
-- !\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(29) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(29),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\);

-- Location: LCFF_X30_Y23_N29
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(28));

-- Location: LCCOMB_X30_Y23_N0
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(28) & 
-- !\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(28) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(28),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\);

-- Location: LCFF_X30_Y23_N1
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(27));

-- Location: LCCOMB_X30_Y24_N16
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\ & 
-- (((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(27))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\ & 
-- (((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(27),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\);

-- Location: LCFF_X30_Y24_N17
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(26));

-- Location: LCCOMB_X31_Y24_N20
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(26),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\);

-- Location: LCFF_X31_Y24_N21
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26));

-- Location: LCFF_X27_Y23_N9
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[2]~9_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X27_Y23_N14
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[5]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[5]~15_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(5) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[4]~14\)) # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(5) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[4]~14\) # (GND)))
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[5]~16\ = CARRY((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[4]~14\) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[4]~14\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[5]~15_combout\,
	cout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[5]~16\);

-- Location: LCFF_X27_Y23_N15
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[5]~15_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29),
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X27_Y23_N18
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[7]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[7]~19_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(7) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[6]~18\)) # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(7) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[6]~18\) # (GND)))
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[7]~20\ = CARRY((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[6]~18\) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[6]~18\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[7]~19_combout\,
	cout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[7]~20\);

-- Location: LCFF_X27_Y23_N19
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[7]~19_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31),
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X27_Y23_N22
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[9]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[9]~23_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(9) & 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[8]~22\)) # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(9) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[8]~22\) # (GND)))
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[9]~24\ = CARRY((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[8]~22\) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[8]~22\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[9]~23_combout\,
	cout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[9]~24\);

-- Location: LCFF_X27_Y23_N23
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[9]~23_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33),
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X27_Y23_N24
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[10]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[10]~25_combout\ = \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) $ 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[9]~24\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	cin => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[9]~24\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[10]~25_combout\);

-- Location: LCFF_X27_Y23_N25
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg[10]~25_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X27_Y24_N6
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~0_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\)) # (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(0),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~0_combout\);

-- Location: LCCOMB_X28_Y24_N12
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(4),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\);

-- Location: LCFF_X28_Y24_N13
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(3));

-- Location: LCCOMB_X28_Y24_N8
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(3),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\);

-- Location: LCFF_X28_Y24_N9
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3));

-- Location: LCFF_X27_Y24_N7
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~0_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3),
	sload => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X30_Y22_N24
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[7]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[7]~21_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(7))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(7),
	datac => \u0|cmd_xbar_mux|src_data\(46),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[7]~21_combout\);

-- Location: LCFF_X30_Y22_N25
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[7]~21_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X34_Y20_N22
\u0|nios2_qsys_0|F_iw[7]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[7]~82_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) & ((\u0|rsp_xbar_demux_001|src0_valid~combout\) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7) & 
-- \u0|rsp_xbar_demux|src0_valid~combout\)))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) & (((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7) & \u0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7),
	datab => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7),
	datad => \u0|rsp_xbar_demux|src0_valid~combout\,
	combout => \u0|nios2_qsys_0|F_iw[7]~82_combout\);

-- Location: LCCOMB_X31_Y17_N28
\u0|nios2_qsys_0|F_iw[7]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[7]~84_combout\ = (\u0|nios2_qsys_0|D_iw[17]~0_combout\ & ((\u0|nios2_qsys_0|F_iw[7]~83_combout\) # (\u0|nios2_qsys_0|F_iw[7]~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_iw[7]~83_combout\,
	datab => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datad => \u0|nios2_qsys_0|F_iw[7]~82_combout\,
	combout => \u0|nios2_qsys_0|F_iw[7]~84_combout\);

-- Location: LCFF_X31_Y17_N29
\u0|nios2_qsys_0|D_iw[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[7]~84_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(7));

-- Location: LCCOMB_X25_Y19_N18
\u0|nios2_qsys_0|R_src2_lo[1]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src2_lo[1]~15_combout\ = (!\u0|nios2_qsys_0|R_src2_lo~0_combout\ & ((\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(7)))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datac => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \u0|nios2_qsys_0|D_iw\(7),
	combout => \u0|nios2_qsys_0|R_src2_lo[1]~15_combout\);

-- Location: LCFF_X25_Y19_N19
\u0|nios2_qsys_0|E_src2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src2_lo[1]~15_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(1));

-- Location: LCCOMB_X22_Y19_N8
\u0|nios2_qsys_0|E_logic_result[1]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[1]~27_combout\ = (\u0|nios2_qsys_0|E_src1\(1) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|R_logic_op\(0) & \u0|nios2_qsys_0|E_src2\(1)))))) # (!\u0|nios2_qsys_0|E_src1\(1) & ((\u0|nios2_qsys_0|E_src2\(1) & 
-- ((\u0|nios2_qsys_0|R_logic_op\(1)))) # (!\u0|nios2_qsys_0|E_src2\(1) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_logic_op\(0),
	datab => \u0|nios2_qsys_0|E_src1\(1),
	datac => \u0|nios2_qsys_0|E_src2\(1),
	datad => \u0|nios2_qsys_0|R_logic_op\(1),
	combout => \u0|nios2_qsys_0|E_logic_result[1]~27_combout\);

-- Location: LCCOMB_X22_Y19_N2
\u0|nios2_qsys_0|W_alu_result[1]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[1]~24_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|E_logic_result[1]~27_combout\))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|E_arith_result[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_arith_result[1]~7_combout\,
	datab => \u0|nios2_qsys_0|E_logic_result[1]~27_combout\,
	datad => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	combout => \u0|nios2_qsys_0|W_alu_result[1]~24_combout\);

-- Location: LCCOMB_X24_Y20_N24
\u0|nios2_qsys_0|Equal101~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal101~1_combout\ = (\u0|nios2_qsys_0|D_iw\(14) & !\u0|nios2_qsys_0|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|D_iw\(14),
	datad => \u0|nios2_qsys_0|D_iw\(15),
	combout => \u0|nios2_qsys_0|Equal101~1_combout\);

-- Location: LCCOMB_X24_Y20_N2
\u0|nios2_qsys_0|D_ctrl_rot_right~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_rot_right~0_combout\ = (\u0|nios2_qsys_0|Equal2~5_combout\ & (!\u0|nios2_qsys_0|D_iw\(13) & (\u0|nios2_qsys_0|Equal101~1_combout\ & \u0|nios2_qsys_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal2~5_combout\,
	datab => \u0|nios2_qsys_0|D_iw\(13),
	datac => \u0|nios2_qsys_0|Equal101~1_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(12),
	combout => \u0|nios2_qsys_0|D_ctrl_rot_right~0_combout\);

-- Location: LCFF_X24_Y20_N3
\u0|nios2_qsys_0|R_ctrl_rot_right\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_ctrl_rot_right~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_ctrl_rot_right~regout\);

-- Location: LCCOMB_X24_Y20_N4
\u0|nios2_qsys_0|D_ctrl_shift_logical~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_shift_logical~1_combout\ = (\u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout\ & (\u0|nios2_qsys_0|D_iw\(15) & !\u0|nios2_qsys_0|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	datab => \u0|nios2_qsys_0|D_iw\(15),
	datad => \u0|nios2_qsys_0|D_iw\(16),
	combout => \u0|nios2_qsys_0|D_ctrl_shift_logical~1_combout\);

-- Location: LCFF_X24_Y20_N5
\u0|nios2_qsys_0|R_ctrl_shift_logical\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_ctrl_shift_logical~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_ctrl_shift_logical~regout\);

-- Location: LCCOMB_X24_Y20_N30
\u0|nios2_qsys_0|E_shift_rot_fill_bit~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_fill_bit~0_combout\ = (!\u0|nios2_qsys_0|R_ctrl_shift_logical~regout\ & ((\u0|nios2_qsys_0|R_ctrl_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(0)))) # (!\u0|nios2_qsys_0|R_ctrl_rot_right~regout\ & 
-- (\u0|nios2_qsys_0|E_shift_rot_result\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(31),
	datab => \u0|nios2_qsys_0|R_ctrl_rot_right~regout\,
	datac => \u0|nios2_qsys_0|R_ctrl_shift_logical~regout\,
	datad => \u0|nios2_qsys_0|E_shift_rot_result\(0),
	combout => \u0|nios2_qsys_0|E_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X24_Y20_N26
\u0|nios2_qsys_0|E_shift_rot_result_nxt[0]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[0]~25_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(1))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & 
-- ((\u0|nios2_qsys_0|E_shift_rot_fill_bit~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(1),
	datab => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \u0|nios2_qsys_0|E_shift_rot_fill_bit~0_combout\,
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[0]~25_combout\);

-- Location: LCCOMB_X27_Y18_N6
\u0|nios2_qsys_0|R_src1[0]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src1[0]~21_combout\ = (!\u0|nios2_qsys_0|R_src1~19_combout\ & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0) & ((!\u0|nios2_qsys_0|E_valid~regout\) # 
-- (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	datab => \u0|nios2_qsys_0|R_src1~19_combout\,
	datac => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	datad => \u0|nios2_qsys_0|E_valid~regout\,
	combout => \u0|nios2_qsys_0|R_src1[0]~21_combout\);

-- Location: LCFF_X27_Y18_N7
\u0|nios2_qsys_0|E_src1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src1[0]~21_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(0));

-- Location: LCFF_X24_Y20_N27
\u0|nios2_qsys_0|E_shift_rot_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[0]~25_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(0));

-- Location: LCCOMB_X24_Y20_N16
\u0|nios2_qsys_0|E_shift_rot_result_nxt[1]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[1]~24_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(2))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(2),
	datab => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \u0|nios2_qsys_0|E_shift_rot_result\(0),
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[1]~24_combout\);

-- Location: LCFF_X24_Y20_N17
\u0|nios2_qsys_0|E_shift_rot_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[1]~24_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(1));

-- Location: LCFF_X22_Y19_N3
\u0|nios2_qsys_0|W_alu_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[1]~24_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(1));

-- Location: LCCOMB_X30_Y19_N20
\u0|nios2_qsys_0|av_ld_rshift8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_rshift8~0_combout\ = (\u0|nios2_qsys_0|av_ld_align_cycle\(1) & (\u0|nios2_qsys_0|W_alu_result\(0) & (!\u0|nios2_qsys_0|av_ld_align_cycle\(0) & \u0|nios2_qsys_0|W_alu_result\(1)))) # (!\u0|nios2_qsys_0|av_ld_align_cycle\(1) & 
-- ((\u0|nios2_qsys_0|W_alu_result\(1)) # ((\u0|nios2_qsys_0|W_alu_result\(0) & !\u0|nios2_qsys_0|av_ld_align_cycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(0),
	datab => \u0|nios2_qsys_0|av_ld_align_cycle\(1),
	datac => \u0|nios2_qsys_0|av_ld_align_cycle\(0),
	datad => \u0|nios2_qsys_0|W_alu_result\(1),
	combout => \u0|nios2_qsys_0|av_ld_rshift8~0_combout\);

-- Location: LCCOMB_X29_Y17_N16
\u0|nios2_qsys_0|av_ld_rshift8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_rshift8~1_combout\ = (!\u0|nios2_qsys_0|av_ld_aligning_data~regout\) # (!\u0|nios2_qsys_0|av_ld_rshift8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|av_ld_rshift8~0_combout\,
	datad => \u0|nios2_qsys_0|av_ld_aligning_data~regout\,
	combout => \u0|nios2_qsys_0|av_ld_rshift8~1_combout\);

-- Location: LCCOMB_X31_Y17_N24
\u0|rsp_xbar_mux_001|src_payload~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~68_combout\ = (\u0|width_adapter_001|out_data\(6) & ((\u0|rsp_xbar_demux_002|src1_valid~0_combout\) # ((\u0|width_adapter_003|out_data\(6) & \u0|rsp_xbar_demux_003|src1_valid~0_combout\)))) # 
-- (!\u0|width_adapter_001|out_data\(6) & (((\u0|width_adapter_003|out_data\(6) & \u0|rsp_xbar_demux_003|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_001|out_data\(6),
	datab => \u0|rsp_xbar_demux_002|src1_valid~0_combout\,
	datac => \u0|width_adapter_003|out_data\(6),
	datad => \u0|rsp_xbar_demux_003|src1_valid~0_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~68_combout\);

-- Location: LCCOMB_X34_Y21_N24
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[6]~22_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(6))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(6),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \u0|cmd_xbar_mux|src_data\(46),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[6]~22_combout\);

-- Location: LCFF_X34_Y21_N25
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[6]~22_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X43_Y21_N30
\u0|timer_0|period_l_register[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[6]~4_combout\ = !\u0|nios2_qsys_0|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_writedata\(6),
	combout => \u0|timer_0|period_l_register[6]~4_combout\);

-- Location: LCFF_X43_Y21_N31
\u0|timer_0|period_l_register[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|period_l_register[6]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_l_register\(6));

-- Location: LCFF_X42_Y22_N13
\u0|timer_0|internal_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|internal_counter[6]~44_combout\,
	sdata => \u0|timer_0|period_l_register\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|internal_counter\(6));

-- Location: LCCOMB_X38_Y21_N14
\u0|timer_0|counter_snapshot[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[6]~4_combout\ = !\u0|timer_0|internal_counter\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(6),
	combout => \u0|timer_0|counter_snapshot[6]~4_combout\);

-- Location: LCFF_X38_Y21_N15
\u0|timer_0|counter_snapshot[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|counter_snapshot[6]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(6));

-- Location: LCCOMB_X38_Y21_N30
\u0|timer_0|read_mux_out~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~17_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(3) & (\u0|nios2_qsys_0|W_alu_result\(4) & (\u0|timer_0|counter_snapshot\(6) & !\u0|nios2_qsys_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(3),
	datab => \u0|nios2_qsys_0|W_alu_result\(4),
	datac => \u0|timer_0|counter_snapshot\(6),
	datad => \u0|nios2_qsys_0|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~17_combout\);

-- Location: LCFF_X43_Y21_N21
\u0|timer_0|period_h_register[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|period_h_register\(6));

-- Location: LCCOMB_X43_Y21_N20
\u0|timer_0|read_mux_out[6]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[6]~16_combout\ = (\u0|timer_0|Equal6~2_combout\ & (((\u0|timer_0|Equal6~1_combout\ & \u0|timer_0|period_h_register\(6))) # (!\u0|timer_0|period_l_register\(6)))) # (!\u0|timer_0|Equal6~2_combout\ & (\u0|timer_0|Equal6~1_combout\ & 
-- (\u0|timer_0|period_h_register\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~2_combout\,
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_h_register\(6),
	datad => \u0|timer_0|period_l_register\(6),
	combout => \u0|timer_0|read_mux_out[6]~16_combout\);

-- Location: LCCOMB_X38_Y21_N4
\u0|timer_0|read_mux_out[6]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[6]~18_combout\ = (\u0|timer_0|read_mux_out~17_combout\) # ((\u0|timer_0|read_mux_out[6]~16_combout\) # ((\u0|timer_0|counter_snapshot\(22) & \u0|timer_0|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(22),
	datab => \u0|timer_0|read_mux_out~17_combout\,
	datac => \u0|timer_0|read_mux_out[6]~16_combout\,
	datad => \u0|timer_0|Equal6~3_combout\,
	combout => \u0|timer_0|read_mux_out[6]~18_combout\);

-- Location: LCFF_X38_Y21_N5
\u0|timer_0|readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|read_mux_out[6]~18_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|readdata\(6));

-- Location: LCFF_X38_Y21_N29
\u0|timer_0_s1_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|readdata\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X38_Y21_N28
\u0|rsp_xbar_mux_001|src_payload~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~69_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6) & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # ((\u0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|timer_0_s1_translator|av_readdata_pre\(6))))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6) & (\u0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|timer_0_s1_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6),
	datab => \u0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|timer_0_s1_translator|av_readdata_pre\(6),
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~69_combout\);

-- Location: LCCOMB_X34_Y21_N4
\u0|rsp_xbar_mux_001|src_payload~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~157_combout\ = (\u0|rsp_xbar_mux_001|src_payload~69_combout\) # ((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6),
	datad => \u0|rsp_xbar_mux_001|src_payload~69_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~157_combout\);

-- Location: LCCOMB_X34_Y21_N6
\u0|rsp_xbar_mux_001|src_payload~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~70_combout\ = (\u0|green_leds_s1_translator|av_readdata_pre\(6) & ((\u0|green_leds_s1_translator|read_latency_shift_reg\(0)) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) & 
-- \u0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\u0|green_leds_s1_translator|av_readdata_pre\(6) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) & (\u0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|green_leds_s1_translator|av_readdata_pre\(6),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6),
	datac => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \u0|green_leds_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~70_combout\);

-- Location: LCCOMB_X34_Y21_N0
\u0|rsp_xbar_mux_001|src_payload~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~71_combout\ = (\u0|rsp_xbar_mux_001|src_payload~157_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~70_combout\) # ((\u0|width_adapter_005|data_reg~4_combout\ & \u0|width_adapter_005|out_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|data_reg~4_combout\,
	datab => \u0|width_adapter_005|out_valid~0_combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~157_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~70_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~71_combout\);

-- Location: LCCOMB_X30_Y17_N8
\u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~6_combout\ = (\u0|nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\u0|rsp_xbar_mux_001|src_payload~68_combout\) # (\u0|rsp_xbar_mux_001|src_payload~71_combout\)))) # (!\u0|nios2_qsys_0|av_ld_rshift8~1_combout\ & 
-- (\u0|nios2_qsys_0|av_ld_byte1_data\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_byte1_data\(6),
	datab => \u0|nios2_qsys_0|av_ld_rshift8~1_combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~68_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~71_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~6_combout\);

-- Location: LCFF_X30_Y17_N9
\u0|nios2_qsys_0|av_ld_byte0_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte0_data\(6));

-- Location: LCCOMB_X30_Y17_N26
\u0|nios2_qsys_0|W_rf_wr_data[6]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[6]~9_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte0_data\(6))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (!\u0|nios2_qsys_0|E_alu_result~14_combout\ & ((\u0|nios2_qsys_0|W_alu_result\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datab => \u0|nios2_qsys_0|av_ld_byte0_data\(6),
	datac => \u0|nios2_qsys_0|W_alu_result\(6),
	datad => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[6]~9_combout\);

-- Location: LCCOMB_X25_Y19_N20
\u0|nios2_qsys_0|R_src2_lo[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src2_lo[9]~7_combout\ = (!\u0|nios2_qsys_0|R_src2_lo~0_combout\ & ((\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(15)))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datac => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \u0|nios2_qsys_0|D_iw\(15),
	combout => \u0|nios2_qsys_0|R_src2_lo[9]~7_combout\);

-- Location: LCFF_X25_Y19_N21
\u0|nios2_qsys_0|E_src2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src2_lo[9]~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(9));

-- Location: LCCOMB_X25_Y18_N16
\u0|nios2_qsys_0|E_src1[9]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src1[9]~15_combout\ = (\u0|nios2_qsys_0|R_src1~18_combout\ & ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9)))) # (!\u0|nios2_qsys_0|R_src1~18_combout\ & (\u0|nios2_qsys_0|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(13),
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datad => \u0|nios2_qsys_0|R_src1~18_combout\,
	combout => \u0|nios2_qsys_0|E_src1[9]~15_combout\);

-- Location: LCFF_X25_Y18_N17
\u0|nios2_qsys_0|E_src1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src1[9]~15_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[7]~14_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(9));

-- Location: LCCOMB_X25_Y18_N26
\u0|nios2_qsys_0|E_logic_result[9]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[9]~15_combout\ = (\u0|nios2_qsys_0|E_src2\(9) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|R_logic_op\(0) & \u0|nios2_qsys_0|E_src1\(9)))))) # (!\u0|nios2_qsys_0|E_src2\(9) & ((\u0|nios2_qsys_0|R_logic_op\(1) & 
-- ((\u0|nios2_qsys_0|E_src1\(9)))) # (!\u0|nios2_qsys_0|R_logic_op\(1) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|E_src1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_logic_op\(0),
	datab => \u0|nios2_qsys_0|E_src2\(9),
	datac => \u0|nios2_qsys_0|R_logic_op\(1),
	datad => \u0|nios2_qsys_0|E_src1\(9),
	combout => \u0|nios2_qsys_0|E_logic_result[9]~15_combout\);

-- Location: LCCOMB_X25_Y20_N6
\u0|nios2_qsys_0|W_alu_result[9]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[9]~15_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|E_logic_result[9]~15_combout\)) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|F_pc[7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	datab => \u0|nios2_qsys_0|E_logic_result[9]~15_combout\,
	datad => \u0|nios2_qsys_0|F_pc[7]~5_combout\,
	combout => \u0|nios2_qsys_0|W_alu_result[9]~15_combout\);

-- Location: LCCOMB_X24_Y20_N8
\u0|nios2_qsys_0|E_shift_rot_result_nxt[9]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[9]~15_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(10))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(10),
	datab => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \u0|nios2_qsys_0|E_shift_rot_result\(8),
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[9]~15_combout\);

-- Location: LCFF_X24_Y20_N9
\u0|nios2_qsys_0|E_shift_rot_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[9]~15_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(9),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(9));

-- Location: LCFF_X25_Y20_N7
\u0|nios2_qsys_0|W_alu_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[9]~15_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(9),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(9));

-- Location: LCCOMB_X20_Y17_N2
\u0|cmd_xbar_mux|src_data[45]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(45) = (\u0|nios2_qsys_0|F_pc\(7) & ((\u0|cmd_xbar_mux|saved_grant\(0)) # ((\u0|nios2_qsys_0|W_alu_result\(9) & \u0|cmd_xbar_mux|saved_grant\(1))))) # (!\u0|nios2_qsys_0|F_pc\(7) & (\u0|nios2_qsys_0|W_alu_result\(9) & 
-- ((\u0|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(7),
	datab => \u0|nios2_qsys_0|W_alu_result\(9),
	datac => \u0|cmd_xbar_mux|saved_grant\(0),
	datad => \u0|cmd_xbar_mux|saved_grant\(1),
	combout => \u0|cmd_xbar_mux|src_data\(45));

-- Location: LCCOMB_X27_Y22_N18
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[28]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[28]~15_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(28))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(28),
	datac => \u0|cmd_xbar_mux|src_data\(46),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[28]~15_combout\);

-- Location: LCFF_X27_Y22_N19
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[28]~15_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X29_Y21_N28
\u0|nios2_qsys_0|F_iw[28]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[28]~65_combout\ = (\u0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28)) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28) & 
-- \u0|rsp_xbar_demux|src0_valid~combout\)))) # (!\u0|rsp_xbar_demux_001|src0_valid~combout\ & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28) & (\u0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28),
	datac => \u0|rsp_xbar_demux|src0_valid~combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28),
	combout => \u0|nios2_qsys_0|F_iw[28]~65_combout\);

-- Location: LCCOMB_X29_Y21_N16
\u0|nios2_qsys_0|F_iw[28]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[28]~67_combout\ = (\u0|nios2_qsys_0|D_iw[17]~0_combout\ & ((\u0|nios2_qsys_0|F_iw[28]~66_combout\) # (\u0|nios2_qsys_0|F_iw[28]~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_iw[28]~66_combout\,
	datac => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datad => \u0|nios2_qsys_0|F_iw[28]~65_combout\,
	combout => \u0|nios2_qsys_0|F_iw[28]~67_combout\);

-- Location: LCFF_X29_Y21_N17
\u0|nios2_qsys_0|D_iw[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[28]~67_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(28));

-- Location: LCCOMB_X28_Y18_N20
\u0|nios2_qsys_0|E_src1[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src1[8]~16_combout\ = (\u0|nios2_qsys_0|R_src1~18_combout\ & ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8)))) # (!\u0|nios2_qsys_0|R_src1~18_combout\ & (\u0|nios2_qsys_0|D_iw\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(12),
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	datad => \u0|nios2_qsys_0|R_src1~18_combout\,
	combout => \u0|nios2_qsys_0|E_src1[8]~16_combout\);

-- Location: LCFF_X28_Y18_N21
\u0|nios2_qsys_0|E_src1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src1[8]~16_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[6]~12_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(8));

-- Location: LCCOMB_X21_Y18_N6
\u0|nios2_qsys_0|F_pc[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc[6]~4_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add1~16_combout\))) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Add2~16_combout\,
	datab => \u0|nios2_qsys_0|E_alu_sub~regout\,
	datad => \u0|nios2_qsys_0|Add1~16_combout\,
	combout => \u0|nios2_qsys_0|F_pc[6]~4_combout\);

-- Location: LCFF_X21_Y18_N7
\u0|nios2_qsys_0|F_pc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_pc[6]~4_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[6]~12_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|F_pc\(6));

-- Location: LCCOMB_X25_Y21_N2
\u0|cmd_xbar_mux|src_data[44]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(44) = (\u0|cmd_xbar_mux|saved_grant\(0) & ((\u0|nios2_qsys_0|F_pc\(6)) # ((\u0|cmd_xbar_mux|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(8))))) # (!\u0|cmd_xbar_mux|saved_grant\(0) & (\u0|cmd_xbar_mux|saved_grant\(1) & 
-- ((\u0|nios2_qsys_0|W_alu_result\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|saved_grant\(0),
	datab => \u0|cmd_xbar_mux|saved_grant\(1),
	datac => \u0|nios2_qsys_0|F_pc\(6),
	datad => \u0|nios2_qsys_0|W_alu_result\(8),
	combout => \u0|cmd_xbar_mux|src_data\(44));

-- Location: LCCOMB_X34_Y21_N14
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[5]~11_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(5))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(5),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \u0|cmd_xbar_mux|src_data\(46),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[5]~11_combout\);

-- Location: LCFF_X34_Y21_N15
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[5]~11_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X38_Y21_N18
\u0|timer_0|counter_snapshot[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[21]~feeder_combout\ = \u0|timer_0|internal_counter\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(21),
	combout => \u0|timer_0|counter_snapshot[21]~feeder_combout\);

-- Location: LCFF_X38_Y21_N19
\u0|timer_0|counter_snapshot[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|counter_snapshot[21]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(21));

-- Location: LCCOMB_X43_Y21_N8
\u0|timer_0|read_mux_out[5]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[5]~13_combout\ = (\u0|timer_0|Equal6~2_combout\ & ((\u0|timer_0|period_l_register\(5)) # ((\u0|timer_0|Equal6~1_combout\ & \u0|timer_0|period_h_register\(5))))) # (!\u0|timer_0|Equal6~2_combout\ & (\u0|timer_0|Equal6~1_combout\ & 
-- (\u0|timer_0|period_h_register\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~2_combout\,
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_h_register\(5),
	datad => \u0|timer_0|period_l_register\(5),
	combout => \u0|timer_0|read_mux_out[5]~13_combout\);

-- Location: LCCOMB_X38_Y21_N8
\u0|timer_0|read_mux_out[5]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[5]~15_combout\ = (\u0|timer_0|read_mux_out~14_combout\) # ((\u0|timer_0|read_mux_out[5]~13_combout\) # ((\u0|timer_0|counter_snapshot\(21) & \u0|timer_0|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out~14_combout\,
	datab => \u0|timer_0|counter_snapshot\(21),
	datac => \u0|timer_0|read_mux_out[5]~13_combout\,
	datad => \u0|timer_0|Equal6~3_combout\,
	combout => \u0|timer_0|read_mux_out[5]~15_combout\);

-- Location: LCFF_X38_Y21_N9
\u0|timer_0|readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|read_mux_out[5]~15_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|readdata\(5));

-- Location: LCFF_X38_Y21_N3
\u0|timer_0_s1_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|readdata\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X38_Y21_N2
\u0|rsp_xbar_mux_001|src_payload~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~65_combout\ = (\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & ((\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)) # ((\u0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|timer_0_s1_translator|av_readdata_pre\(5))))) # (!\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & (\u0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|timer_0_s1_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datab => \u0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|timer_0_s1_translator|av_readdata_pre\(5),
	datad => \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~65_combout\);

-- Location: LCCOMB_X34_Y21_N26
\u0|rsp_xbar_mux_001|src_payload~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~155_combout\ = (\u0|rsp_xbar_mux_001|src_payload~65_combout\) # ((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5),
	datad => \u0|rsp_xbar_mux_001|src_payload~65_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~155_combout\);

-- Location: LCCOMB_X33_Y19_N6
\u0|rsp_xbar_mux_001|src_payload~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~67_combout\ = (\u0|rsp_xbar_mux_001|src_payload~156_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~155_combout\) # ((\u0|width_adapter_005|data_reg~3_combout\ & \u0|width_adapter_005|out_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|data_reg~3_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~156_combout\,
	datac => \u0|width_adapter_005|out_valid~0_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~155_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~67_combout\);

-- Location: LCCOMB_X33_Y19_N12
\u0|rsp_xbar_mux_001|src_payload~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~64_combout\ = (\u0|width_adapter_003|out_data\(5) & ((\u0|rsp_xbar_demux_003|src1_valid~0_combout\) # ((\u0|width_adapter_001|out_data\(5) & \u0|rsp_xbar_demux_002|src1_valid~0_combout\)))) # 
-- (!\u0|width_adapter_003|out_data\(5) & (\u0|width_adapter_001|out_data\(5) & (\u0|rsp_xbar_demux_002|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_003|out_data\(5),
	datab => \u0|width_adapter_001|out_data\(5),
	datac => \u0|rsp_xbar_demux_002|src1_valid~0_combout\,
	datad => \u0|rsp_xbar_demux_003|src1_valid~0_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~64_combout\);

-- Location: LCCOMB_X30_Y18_N16
\u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~5_combout\ = (\u0|nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\u0|rsp_xbar_mux_001|src_payload~67_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~64_combout\)))) # (!\u0|nios2_qsys_0|av_ld_rshift8~1_combout\ & 
-- (((\u0|nios2_qsys_0|av_ld_byte1_data\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_rshift8~1_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~67_combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~64_combout\,
	datad => \u0|nios2_qsys_0|av_ld_byte1_data\(5),
	combout => \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~5_combout\);

-- Location: LCFF_X30_Y18_N17
\u0|nios2_qsys_0|av_ld_byte0_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte0_data\(5));

-- Location: LCCOMB_X24_Y21_N22
\u0|nios2_qsys_0|W_rf_wr_data[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[5]~8_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte0_data\(5))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (\u0|nios2_qsys_0|W_alu_result\(5) & ((!\u0|nios2_qsys_0|E_alu_result~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	datab => \u0|nios2_qsys_0|W_alu_result\(5),
	datac => \u0|nios2_qsys_0|av_ld_byte0_data\(5),
	datad => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[5]~8_combout\);

-- Location: LCCOMB_X25_Y19_N6
\u0|nios2_qsys_0|d_writedata[27]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|d_writedata[27]~3_combout\ = (\u0|nios2_qsys_0|Equal133~0_combout\ & ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))) # (!\u0|nios2_qsys_0|Equal133~0_combout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal133~0_combout\,
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datad => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \u0|nios2_qsys_0|d_writedata[27]~3_combout\);

-- Location: LCFF_X25_Y19_N7
\u0|nios2_qsys_0|d_writedata[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|d_writedata[27]~3_combout\,
	sdata => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(27));

-- Location: LCCOMB_X21_Y22_N18
\u0|cmd_xbar_mux_001|src_payload~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~19_combout\ = (\u0|nios2_qsys_0|d_writedata\(27) & \u0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_writedata\(27),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_payload~19_combout\);

-- Location: M4K_X26_Y15
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y21_N10
\u0|nios2_qsys_0|F_iw[27]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[27]~70_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27) & ((\u0|rsp_xbar_demux|src0_valid~combout\) # ((\u0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27))))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27) & (((\u0|rsp_xbar_demux_001|src0_valid~combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27),
	datab => \u0|rsp_xbar_demux|src0_valid~combout\,
	datac => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27),
	combout => \u0|nios2_qsys_0|F_iw[27]~70_combout\);

-- Location: LCCOMB_X29_Y21_N18
\u0|nios2_qsys_0|F_iw[27]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[27]~72_combout\ = (\u0|nios2_qsys_0|D_iw[17]~0_combout\ & ((\u0|nios2_qsys_0|F_iw[27]~71_combout\) # (\u0|nios2_qsys_0|F_iw[27]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_iw[27]~71_combout\,
	datac => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datad => \u0|nios2_qsys_0|F_iw[27]~70_combout\,
	combout => \u0|nios2_qsys_0|F_iw[27]~72_combout\);

-- Location: LCFF_X29_Y21_N19
\u0|nios2_qsys_0|D_iw[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[27]~72_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(27));

-- Location: LCCOMB_X28_Y18_N26
\u0|nios2_qsys_0|E_src1[3]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src1[3]~21_combout\ = (\u0|nios2_qsys_0|R_src1~18_combout\ & ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3)))) # (!\u0|nios2_qsys_0|R_src1~18_combout\ & (\u0|nios2_qsys_0|D_iw\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(7),
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	datad => \u0|nios2_qsys_0|R_src1~18_combout\,
	combout => \u0|nios2_qsys_0|E_src1[3]~21_combout\);

-- Location: LCFF_X28_Y18_N27
\u0|nios2_qsys_0|E_src1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src1[3]~21_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[1]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(3));

-- Location: LCCOMB_X22_Y18_N24
\u0|nios2_qsys_0|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add1~8_combout\ = ((\u0|nios2_qsys_0|E_src2\(4) $ (\u0|nios2_qsys_0|E_src1\(4) $ (\u0|nios2_qsys_0|Add1~7\)))) # (GND)
-- \u0|nios2_qsys_0|Add1~9\ = CARRY((\u0|nios2_qsys_0|E_src2\(4) & (\u0|nios2_qsys_0|E_src1\(4) & !\u0|nios2_qsys_0|Add1~7\)) # (!\u0|nios2_qsys_0|E_src2\(4) & ((\u0|nios2_qsys_0|E_src1\(4)) # (!\u0|nios2_qsys_0|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(4),
	datab => \u0|nios2_qsys_0|E_src1\(4),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add1~7\,
	combout => \u0|nios2_qsys_0|Add1~8_combout\,
	cout => \u0|nios2_qsys_0|Add1~9\);

-- Location: LCCOMB_X23_Y18_N26
\u0|nios2_qsys_0|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~10_combout\ = (\u0|nios2_qsys_0|E_src1\(5) & ((\u0|nios2_qsys_0|E_src2\(5) & (\u0|nios2_qsys_0|Add2~9\ & VCC)) # (!\u0|nios2_qsys_0|E_src2\(5) & (!\u0|nios2_qsys_0|Add2~9\)))) # (!\u0|nios2_qsys_0|E_src1\(5) & 
-- ((\u0|nios2_qsys_0|E_src2\(5) & (!\u0|nios2_qsys_0|Add2~9\)) # (!\u0|nios2_qsys_0|E_src2\(5) & ((\u0|nios2_qsys_0|Add2~9\) # (GND)))))
-- \u0|nios2_qsys_0|Add2~11\ = CARRY((\u0|nios2_qsys_0|E_src1\(5) & (!\u0|nios2_qsys_0|E_src2\(5) & !\u0|nios2_qsys_0|Add2~9\)) # (!\u0|nios2_qsys_0|E_src1\(5) & ((!\u0|nios2_qsys_0|Add2~9\) # (!\u0|nios2_qsys_0|E_src2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(5),
	datab => \u0|nios2_qsys_0|E_src2\(5),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~9\,
	combout => \u0|nios2_qsys_0|Add2~10_combout\,
	cout => \u0|nios2_qsys_0|Add2~11\);

-- Location: LCCOMB_X23_Y18_N14
\u0|nios2_qsys_0|E_arith_result[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_arith_result[5]~5_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add1~10_combout\)) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|Add1~10_combout\,
	datac => \u0|nios2_qsys_0|E_alu_sub~regout\,
	datad => \u0|nios2_qsys_0|Add2~10_combout\,
	combout => \u0|nios2_qsys_0|E_arith_result[5]~5_combout\);

-- Location: LCCOMB_X24_Y21_N26
\u0|nios2_qsys_0|W_alu_result[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[5]~19_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|E_logic_result[5]~19_combout\)) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|E_arith_result[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	datab => \u0|nios2_qsys_0|E_logic_result[5]~19_combout\,
	datad => \u0|nios2_qsys_0|E_arith_result[5]~5_combout\,
	combout => \u0|nios2_qsys_0|W_alu_result[5]~19_combout\);

-- Location: LCCOMB_X24_Y20_N22
\u0|nios2_qsys_0|E_shift_rot_result_nxt[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[4]~18_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(5)))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(3),
	datab => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \u0|nios2_qsys_0|E_shift_rot_result\(5),
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[4]~18_combout\);

-- Location: LCFF_X24_Y20_N23
\u0|nios2_qsys_0|E_shift_rot_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[4]~18_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(4));

-- Location: LCCOMB_X24_Y20_N0
\u0|nios2_qsys_0|E_shift_rot_result_nxt[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[5]~19_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(6))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(6),
	datab => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \u0|nios2_qsys_0|E_shift_rot_result\(4),
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[5]~19_combout\);

-- Location: LCCOMB_X25_Y18_N10
\u0|nios2_qsys_0|E_src1[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src1[5]~19_combout\ = (\u0|nios2_qsys_0|R_src1~18_combout\ & ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5)))) # (!\u0|nios2_qsys_0|R_src1~18_combout\ & (\u0|nios2_qsys_0|D_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(9),
	datab => \u0|nios2_qsys_0|R_src1~18_combout\,
	datad => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	combout => \u0|nios2_qsys_0|E_src1[5]~19_combout\);

-- Location: LCFF_X25_Y18_N11
\u0|nios2_qsys_0|E_src1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src1[5]~19_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[3]~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(5));

-- Location: LCFF_X24_Y20_N1
\u0|nios2_qsys_0|E_shift_rot_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[5]~19_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(5));

-- Location: LCFF_X24_Y21_N27
\u0|nios2_qsys_0|W_alu_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[5]~19_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(5));

-- Location: LCCOMB_X35_Y17_N28
\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\u0|nios2_qsys_0|W_alu_result\(6) & (!\u0|nios2_qsys_0|W_alu_result\(5) & (\u0|nios2_qsys_0|W_alu_result\(3) & 
-- !\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(6),
	datab => \u0|nios2_qsys_0|W_alu_result\(5),
	datac => \u0|nios2_qsys_0|W_alu_result\(3),
	datad => \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X35_Y16_N16
\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ = (\u0|addr_router_001|Equal3~1_combout\ & (\u0|nios2_qsys_0|W_alu_result\(4) & 
-- (\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & \u0|addr_router_001|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal3~1_combout\,
	datab => \u0|nios2_qsys_0|W_alu_result\(4),
	datac => \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datad => \u0|addr_router_001|Equal4~1_combout\,
	combout => \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~1_combout\);

-- Location: LCCOMB_X19_Y20_N26
\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1_combout\ = (!\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\ & (\u0|green_leds_s1_translator|wait_latency_counter[0]~7_combout\ & 
-- (!\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(0) & \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|green_leds_s1_translator|wait_latency_counter[0]~7_combout\,
	datac => \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(0),
	datad => \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	combout => \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1_combout\);

-- Location: LCFF_X19_Y20_N27
\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X19_Y20_N0
\u0|sysid_qsys_0_control_slave_translator|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sysid_qsys_0_control_slave_translator|Add0~0_combout\ = \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(1) $ (\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(1),
	datad => \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(0),
	combout => \u0|sysid_qsys_0_control_slave_translator|Add0~0_combout\);

-- Location: LCCOMB_X19_Y20_N28
\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2_combout\ = (!\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\ & (\u0|sysid_qsys_0_control_slave_translator|Add0~0_combout\ & 
-- (\u0|green_leds_s1_translator|wait_latency_counter[0]~7_combout\ & \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|sysid_qsys_0_control_slave_translator|Add0~0_combout\,
	datac => \u0|green_leds_s1_translator|wait_latency_counter[0]~7_combout\,
	datad => \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	combout => \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2_combout\);

-- Location: LCFF_X19_Y20_N29
\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X19_Y20_N6
\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\ = (!\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(1) & (\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(0) $ 
-- (((\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ & \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	datab => \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(0),
	datac => \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\,
	datad => \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter\(1),
	combout => \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X34_Y17_N16
\u0|addr_router_001|Equal4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal4~3_combout\ = (\u0|addr_router_001|Equal4~0_combout\ & (!\u0|nios2_qsys_0|W_alu_result\(8) & (\u0|addr_router_001|Equal3~1_combout\ & !\u0|nios2_qsys_0|W_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal4~0_combout\,
	datab => \u0|nios2_qsys_0|W_alu_result\(8),
	datac => \u0|addr_router_001|Equal3~1_combout\,
	datad => \u0|nios2_qsys_0|W_alu_result\(7),
	combout => \u0|addr_router_001|Equal4~3_combout\);

-- Location: LCCOMB_X35_Y17_N0
\u0|addr_router_001|Equal9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal9~1_combout\ = (\u0|addr_router_001|Equal9~0_combout\ & (!\u0|nios2_qsys_0|W_alu_result\(5) & (\u0|nios2_qsys_0|W_alu_result\(6) & \u0|addr_router_001|Equal4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal9~0_combout\,
	datab => \u0|nios2_qsys_0|W_alu_result\(5),
	datac => \u0|nios2_qsys_0|W_alu_result\(6),
	datad => \u0|addr_router_001|Equal4~3_combout\,
	combout => \u0|addr_router_001|Equal9~1_combout\);

-- Location: LCCOMB_X35_Y17_N4
\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (\u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ & (\u0|switch_s1_translator|waitrequest_reset_override~regout\ & 
-- (\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\ & \u0|addr_router_001|Equal9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datab => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	datac => \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\,
	datad => \u0|addr_router_001|Equal9~1_combout\,
	combout => \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X35_Y17_N30
\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # ((!\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & 
-- \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: LCFF_X35_Y17_N31
\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X35_Y17_N26
\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & ((\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # 
-- (\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCFF_X35_Y17_N27
\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X35_Y17_N22
\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2_combout\ = (\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\ & (!\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) 
-- & (\u0|switch_s1_translator|waitrequest_reset_override~regout\ & \u0|addr_router_001|Equal9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	datad => \u0|addr_router_001|Equal9~1_combout\,
	combout => \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X34_Y19_N18
\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~3_combout\ = (\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2_combout\ & (\u0|nios2_qsys_0|d_read~regout\ & 
-- !\u0|nios2_qsys_0_data_master_translator|read_accepted~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2_combout\,
	datac => \u0|nios2_qsys_0|d_read~regout\,
	datad => \u0|nios2_qsys_0_data_master_translator|read_accepted~regout\,
	combout => \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~3_combout\);

-- Location: LCFF_X34_Y19_N19
\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0));

-- Location: LCFF_X38_Y21_N23
\u0|timer_0|counter_snapshot[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|internal_counter\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|counter_snapshot\(4));

-- Location: LCCOMB_X38_Y21_N22
\u0|timer_0|read_mux_out~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~11_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(3) & (\u0|nios2_qsys_0|W_alu_result\(4) & (\u0|timer_0|counter_snapshot\(4) & !\u0|nios2_qsys_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(3),
	datab => \u0|nios2_qsys_0|W_alu_result\(4),
	datac => \u0|timer_0|counter_snapshot\(4),
	datad => \u0|nios2_qsys_0|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~11_combout\);

-- Location: LCCOMB_X41_Y22_N16
\u0|timer_0|read_mux_out[4]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[4]~10_combout\ = (\u0|timer_0|Equal6~2_combout\ & ((\u0|timer_0|period_l_register\(4)) # ((\u0|timer_0|Equal6~1_combout\ & \u0|timer_0|period_h_register\(4))))) # (!\u0|timer_0|Equal6~2_combout\ & (\u0|timer_0|Equal6~1_combout\ & 
-- (\u0|timer_0|period_h_register\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~2_combout\,
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_h_register\(4),
	datad => \u0|timer_0|period_l_register\(4),
	combout => \u0|timer_0|read_mux_out[4]~10_combout\);

-- Location: LCCOMB_X38_Y21_N20
\u0|timer_0|read_mux_out[4]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[4]~12_combout\ = (\u0|timer_0|read_mux_out~11_combout\) # ((\u0|timer_0|read_mux_out[4]~10_combout\) # ((\u0|timer_0|counter_snapshot\(20) & \u0|timer_0|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(20),
	datab => \u0|timer_0|read_mux_out~11_combout\,
	datac => \u0|timer_0|Equal6~3_combout\,
	datad => \u0|timer_0|read_mux_out[4]~10_combout\,
	combout => \u0|timer_0|read_mux_out[4]~12_combout\);

-- Location: LCFF_X38_Y21_N21
\u0|timer_0|readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|read_mux_out[4]~12_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|readdata\(4));

-- Location: LCFF_X33_Y21_N17
\u0|timer_0_s1_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|readdata\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X33_Y21_N16
\u0|rsp_xbar_mux_001|src_payload~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~61_combout\ = (\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & ((\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)) # ((\u0|timer_0_s1_translator|av_readdata_pre\(4) & 
-- \u0|timer_0_s1_translator|read_latency_shift_reg\(0))))) # (!\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & (((\u0|timer_0_s1_translator|av_readdata_pre\(4) & \u0|timer_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datab => \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|timer_0_s1_translator|av_readdata_pre\(4),
	datad => \u0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~61_combout\);

-- Location: LCCOMB_X31_Y18_N2
\u0|rsp_xbar_mux_001|src_payload~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~153_combout\ = (\u0|rsp_xbar_mux_001|src_payload~61_combout\) # ((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4),
	datad => \u0|rsp_xbar_mux_001|src_payload~61_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~153_combout\);

-- Location: LCCOMB_X33_Y17_N0
\u0|width_adapter_005|ShiftLeft2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|ShiftLeft2~0_combout\ = (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\) # 
-- (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_005|ShiftLeft2~0_combout\);

-- Location: LCCOMB_X32_Y16_N0
\u0|width_adapter_005|data_reg~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~18_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(4)) # ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(4) & !\u0|width_adapter_005|ShiftLeft2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|always9~0_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(4),
	datac => \u0|width_adapter_005|data_reg\(4),
	datad => \u0|width_adapter_005|ShiftLeft2~0_combout\,
	combout => \u0|width_adapter_005|data_reg~18_combout\);

-- Location: LCFF_X32_Y16_N1
\u0|width_adapter_005|data_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~18_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(4));

-- Location: LCCOMB_X32_Y16_N18
\u0|width_adapter_005|data_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~2_combout\ = (\u0|width_adapter_005|data_reg\(4)) # ((!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\ & 
-- (\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(4) & !\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	datab => \u0|width_adapter_005|data_reg\(4),
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(4),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_005|data_reg~2_combout\);

-- Location: LCCOMB_X31_Y18_N10
\u0|rsp_xbar_mux_001|src_payload~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~63_combout\ = (\u0|rsp_xbar_mux_001|src_payload~154_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~153_combout\) # ((\u0|width_adapter_005|data_reg~2_combout\ & \u0|width_adapter_005|out_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~154_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~153_combout\,
	datac => \u0|width_adapter_005|data_reg~2_combout\,
	datad => \u0|width_adapter_005|out_valid~0_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~63_combout\);

-- Location: LCCOMB_X32_Y18_N24
\u0|width_adapter_001|out_data[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|out_data\(4) = (\u0|width_adapter_001|data_reg\(4)) # ((!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sdram_0|za_data\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_001|data_reg\(4),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sdram_0|za_data\(4),
	combout => \u0|width_adapter_001|out_data\(4));

-- Location: LCFF_X32_Y18_N13
\u0|sram_0|readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \SRAM_DQ[4]~4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|readdata\(4));

-- Location: LCCOMB_X32_Y18_N10
\u0|width_adapter_003|data_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|data_reg~0_combout\ = (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\u0|sram_0|readdata\(4)) # (\u0|width_adapter_003|data_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdata\(4),
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datac => \u0|width_adapter_003|data_reg\(4),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_003|data_reg~0_combout\);

-- Location: LCFF_X32_Y18_N11
\u0|width_adapter_003|data_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_003|data_reg~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_003|data_reg\(4));

-- Location: LCCOMB_X32_Y18_N12
\u0|width_adapter_003|out_data[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|out_data\(4) = (\u0|width_adapter_003|data_reg\(4)) # ((!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sram_0|readdata\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sram_0|readdata\(4),
	datad => \u0|width_adapter_003|data_reg\(4),
	combout => \u0|width_adapter_003|out_data\(4));

-- Location: LCCOMB_X31_Y18_N0
\u0|rsp_xbar_mux_001|src_payload~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~60_combout\ = (\u0|rsp_xbar_demux_002|src1_valid~0_combout\ & ((\u0|width_adapter_001|out_data\(4)) # ((\u0|rsp_xbar_demux_003|src1_valid~0_combout\ & \u0|width_adapter_003|out_data\(4))))) # 
-- (!\u0|rsp_xbar_demux_002|src1_valid~0_combout\ & (\u0|rsp_xbar_demux_003|src1_valid~0_combout\ & ((\u0|width_adapter_003|out_data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_002|src1_valid~0_combout\,
	datab => \u0|rsp_xbar_demux_003|src1_valid~0_combout\,
	datac => \u0|width_adapter_001|out_data\(4),
	datad => \u0|width_adapter_003|out_data\(4),
	combout => \u0|rsp_xbar_mux_001|src_payload~60_combout\);

-- Location: LCCOMB_X30_Y18_N12
\u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~4_combout\ = (\u0|nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\u0|rsp_xbar_mux_001|src_payload~63_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~60_combout\)))) # (!\u0|nios2_qsys_0|av_ld_rshift8~1_combout\ & 
-- (((\u0|nios2_qsys_0|av_ld_byte1_data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_rshift8~1_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~63_combout\,
	datac => \u0|nios2_qsys_0|av_ld_byte1_data\(4),
	datad => \u0|rsp_xbar_mux_001|src_payload~60_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~4_combout\);

-- Location: LCFF_X30_Y18_N13
\u0|nios2_qsys_0|av_ld_byte0_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte0_data\(4));

-- Location: LCCOMB_X30_Y18_N6
\u0|nios2_qsys_0|W_rf_wr_data[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[4]~7_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte0_data\(4))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (!\u0|nios2_qsys_0|E_alu_result~14_combout\ & (\u0|nios2_qsys_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datab => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	datac => \u0|nios2_qsys_0|W_alu_result\(4),
	datad => \u0|nios2_qsys_0|av_ld_byte0_data\(4),
	combout => \u0|nios2_qsys_0|W_rf_wr_data[4]~7_combout\);

-- Location: LCCOMB_X25_Y19_N16
\u0|nios2_qsys_0|R_src2_lo[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src2_lo[2]~14_combout\ = (!\u0|nios2_qsys_0|R_src2_lo~0_combout\ & ((\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(8)))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datac => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datad => \u0|nios2_qsys_0|D_iw\(8),
	combout => \u0|nios2_qsys_0|R_src2_lo[2]~14_combout\);

-- Location: LCFF_X25_Y19_N17
\u0|nios2_qsys_0|E_src2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src2_lo[2]~14_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(2));

-- Location: LCCOMB_X23_Y18_N18
\u0|nios2_qsys_0|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~2_combout\ = (\u0|nios2_qsys_0|E_src2\(1) & ((\u0|nios2_qsys_0|E_src1\(1) & (\u0|nios2_qsys_0|Add2~1\ & VCC)) # (!\u0|nios2_qsys_0|E_src1\(1) & (!\u0|nios2_qsys_0|Add2~1\)))) # (!\u0|nios2_qsys_0|E_src2\(1) & 
-- ((\u0|nios2_qsys_0|E_src1\(1) & (!\u0|nios2_qsys_0|Add2~1\)) # (!\u0|nios2_qsys_0|E_src1\(1) & ((\u0|nios2_qsys_0|Add2~1\) # (GND)))))
-- \u0|nios2_qsys_0|Add2~3\ = CARRY((\u0|nios2_qsys_0|E_src2\(1) & (!\u0|nios2_qsys_0|E_src1\(1) & !\u0|nios2_qsys_0|Add2~1\)) # (!\u0|nios2_qsys_0|E_src2\(1) & ((!\u0|nios2_qsys_0|Add2~1\) # (!\u0|nios2_qsys_0|E_src1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(1),
	datab => \u0|nios2_qsys_0|E_src1\(1),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~1\,
	combout => \u0|nios2_qsys_0|Add2~2_combout\,
	cout => \u0|nios2_qsys_0|Add2~3\);

-- Location: LCCOMB_X23_Y18_N20
\u0|nios2_qsys_0|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Add2~4_combout\ = ((\u0|nios2_qsys_0|E_src1\(2) $ (\u0|nios2_qsys_0|E_src2\(2) $ (!\u0|nios2_qsys_0|Add2~3\)))) # (GND)
-- \u0|nios2_qsys_0|Add2~5\ = CARRY((\u0|nios2_qsys_0|E_src1\(2) & ((\u0|nios2_qsys_0|E_src2\(2)) # (!\u0|nios2_qsys_0|Add2~3\))) # (!\u0|nios2_qsys_0|E_src1\(2) & (\u0|nios2_qsys_0|E_src2\(2) & !\u0|nios2_qsys_0|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(2),
	datab => \u0|nios2_qsys_0|E_src2\(2),
	datad => VCC,
	cin => \u0|nios2_qsys_0|Add2~3\,
	combout => \u0|nios2_qsys_0|Add2~4_combout\,
	cout => \u0|nios2_qsys_0|Add2~5\);

-- Location: LCCOMB_X21_Y18_N4
\u0|nios2_qsys_0|F_pc[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc[5]~3_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add1~14_combout\)) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Add1~14_combout\,
	datab => \u0|nios2_qsys_0|E_alu_sub~regout\,
	datad => \u0|nios2_qsys_0|Add2~14_combout\,
	combout => \u0|nios2_qsys_0|F_pc[5]~3_combout\);

-- Location: LCCOMB_X23_Y18_N10
\u0|nios2_qsys_0|E_logic_result[7]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[7]~17_combout\ = (\u0|nios2_qsys_0|E_src1\(7) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|E_src2\(7) & \u0|nios2_qsys_0|R_logic_op\(0)))))) # (!\u0|nios2_qsys_0|E_src1\(7) & ((\u0|nios2_qsys_0|R_logic_op\(1) & 
-- (\u0|nios2_qsys_0|E_src2\(7))) # (!\u0|nios2_qsys_0|R_logic_op\(1) & (!\u0|nios2_qsys_0|E_src2\(7) & !\u0|nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_logic_op\(1),
	datab => \u0|nios2_qsys_0|E_src1\(7),
	datac => \u0|nios2_qsys_0|E_src2\(7),
	datad => \u0|nios2_qsys_0|R_logic_op\(0),
	combout => \u0|nios2_qsys_0|E_logic_result[7]~17_combout\);

-- Location: LCCOMB_X23_Y20_N2
\u0|nios2_qsys_0|W_alu_result[7]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[7]~17_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|E_logic_result[7]~17_combout\))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|F_pc[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	datab => \u0|nios2_qsys_0|F_pc[5]~3_combout\,
	datad => \u0|nios2_qsys_0|E_logic_result[7]~17_combout\,
	combout => \u0|nios2_qsys_0|W_alu_result[7]~17_combout\);

-- Location: LCFF_X23_Y20_N3
\u0|nios2_qsys_0|W_alu_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[7]~17_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(7));

-- Location: LCCOMB_X25_Y21_N16
\u0|cmd_xbar_mux|src_data[43]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(43) = (\u0|nios2_qsys_0|F_pc\(5) & ((\u0|cmd_xbar_mux|saved_grant\(0)) # ((\u0|cmd_xbar_mux|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(7))))) # (!\u0|nios2_qsys_0|F_pc\(5) & (\u0|cmd_xbar_mux|saved_grant\(1) & 
-- (\u0|nios2_qsys_0|W_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(5),
	datab => \u0|cmd_xbar_mux|saved_grant\(1),
	datac => \u0|nios2_qsys_0|W_alu_result\(7),
	datad => \u0|cmd_xbar_mux|saved_grant\(0),
	combout => \u0|cmd_xbar_mux|src_data\(43));

-- Location: LCFF_X30_Y22_N17
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]~0_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X31_Y19_N22
\u0|rsp_xbar_mux_001|src_payload~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~151_combout\ = (\u0|rsp_xbar_mux_001|src_payload~57_combout\) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~57_combout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3),
	combout => \u0|rsp_xbar_mux_001|src_payload~151_combout\);

-- Location: LCCOMB_X27_Y21_N20
\u0|cmd_xbar_mux_001|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~1_combout\ = (\u0|nios2_qsys_0|d_writedata\(3) & \u0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|d_writedata\(3),
	datac => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X27_Y20_N10
\u0|cmd_xbar_mux_001|src_data[32]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_data\(32) = (\u0|cmd_xbar_mux_001|saved_grant\(0)) # ((\u0|cmd_xbar_mux_001|saved_grant\(1) & \u0|nios2_qsys_0|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \u0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \u0|nios2_qsys_0|d_byteenable\(0),
	combout => \u0|cmd_xbar_mux_001|src_data\(32));

-- Location: M4K_X26_Y27
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X31_Y19_N16
\u0|rsp_xbar_mux_001|src_payload~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~152_combout\ = (\u0|rsp_xbar_mux_001|src_payload~58_combout\) # ((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~58_combout\,
	datab => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3),
	combout => \u0|rsp_xbar_mux_001|src_payload~152_combout\);

-- Location: LCCOMB_X34_Y18_N26
\u0|width_adapter_005|data_reg~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~17_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(3)) # ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(3) & !\u0|width_adapter_005|ShiftLeft2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|always9~0_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(3),
	datac => \u0|width_adapter_005|data_reg\(3),
	datad => \u0|width_adapter_005|ShiftLeft2~0_combout\,
	combout => \u0|width_adapter_005|data_reg~17_combout\);

-- Location: LCFF_X34_Y18_N27
\u0|width_adapter_005|data_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~17_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(3));

-- Location: LCCOMB_X34_Y18_N28
\u0|width_adapter_005|data_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~1_combout\ = (\u0|width_adapter_005|data_reg\(3)) # ((!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(3),
	datad => \u0|width_adapter_005|data_reg\(3),
	combout => \u0|width_adapter_005|data_reg~1_combout\);

-- Location: LCCOMB_X31_Y19_N28
\u0|rsp_xbar_mux_001|src_payload~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~59_combout\ = (\u0|rsp_xbar_mux_001|src_payload~151_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~152_combout\) # ((\u0|width_adapter_005|out_valid~0_combout\ & \u0|width_adapter_005|data_reg~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|out_valid~0_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~151_combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~152_combout\,
	datad => \u0|width_adapter_005|data_reg~1_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~59_combout\);

-- Location: LCCOMB_X32_Y19_N28
\u0|width_adapter_001|data_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|data_reg~1_combout\ = (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\u0|sdram_0|za_data\(3)) # (\u0|width_adapter_001|data_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datab => \u0|sdram_0|za_data\(3),
	datac => \u0|width_adapter_001|data_reg\(3),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_001|data_reg~1_combout\);

-- Location: LCFF_X32_Y19_N29
\u0|width_adapter_001|data_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_001|data_reg~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|data_reg\(3));

-- Location: LCCOMB_X32_Y19_N30
\u0|width_adapter_001|out_data[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|out_data\(3) = (\u0|width_adapter_001|data_reg\(3)) # ((!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sdram_0|za_data\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \u0|sdram_0|za_data\(3),
	datad => \u0|width_adapter_001|data_reg\(3),
	combout => \u0|width_adapter_001|out_data\(3));

-- Location: LCFF_X32_Y18_N17
\u0|sram_0|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \SRAM_DQ[3]~3\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|readdata\(3));

-- Location: LCCOMB_X32_Y18_N30
\u0|width_adapter_003|data_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|data_reg~1_combout\ = (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\u0|sram_0|readdata\(3)) # (\u0|width_adapter_003|data_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdata\(3),
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datac => \u0|width_adapter_003|data_reg\(3),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_003|data_reg~1_combout\);

-- Location: LCFF_X32_Y18_N31
\u0|width_adapter_003|data_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_003|data_reg~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_003|data_reg\(3));

-- Location: LCCOMB_X32_Y18_N16
\u0|width_adapter_003|out_data[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|out_data\(3) = (\u0|width_adapter_003|data_reg\(3)) # ((!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sram_0|readdata\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sram_0|readdata\(3),
	datad => \u0|width_adapter_003|data_reg\(3),
	combout => \u0|width_adapter_003|out_data\(3));

-- Location: LCCOMB_X31_Y19_N18
\u0|rsp_xbar_mux_001|src_payload~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~56_combout\ = (\u0|rsp_xbar_demux_002|src1_valid~0_combout\ & ((\u0|width_adapter_001|out_data\(3)) # ((\u0|width_adapter_003|out_data\(3) & \u0|rsp_xbar_demux_003|src1_valid~0_combout\)))) # 
-- (!\u0|rsp_xbar_demux_002|src1_valid~0_combout\ & (((\u0|width_adapter_003|out_data\(3) & \u0|rsp_xbar_demux_003|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_002|src1_valid~0_combout\,
	datab => \u0|width_adapter_001|out_data\(3),
	datac => \u0|width_adapter_003|out_data\(3),
	datad => \u0|rsp_xbar_demux_003|src1_valid~0_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~56_combout\);

-- Location: LCCOMB_X30_Y18_N8
\u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~3_combout\ = (\u0|nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\u0|rsp_xbar_mux_001|src_payload~59_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~56_combout\)))) # (!\u0|nios2_qsys_0|av_ld_rshift8~1_combout\ & 
-- (((\u0|nios2_qsys_0|av_ld_byte1_data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_rshift8~1_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~59_combout\,
	datac => \u0|nios2_qsys_0|av_ld_byte1_data\(3),
	datad => \u0|rsp_xbar_mux_001|src_payload~56_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~3_combout\);

-- Location: LCFF_X30_Y18_N9
\u0|nios2_qsys_0|av_ld_byte0_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte0_data\(3));

-- Location: LCCOMB_X30_Y18_N2
\u0|nios2_qsys_0|W_rf_wr_data[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[3]~6_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte0_data\(3))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (\u0|nios2_qsys_0|W_alu_result\(3) & ((!\u0|nios2_qsys_0|E_alu_result~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(3),
	datab => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	datac => \u0|nios2_qsys_0|av_ld_byte0_data\(3),
	datad => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[3]~6_combout\);

-- Location: LCFF_X27_Y21_N29
\u0|nios2_qsys_0|d_writedata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(6));

-- Location: LCCOMB_X27_Y21_N18
\u0|cmd_xbar_mux_001|src_payload~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~24_combout\ = (\u0|cmd_xbar_mux_001|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u0|nios2_qsys_0|d_writedata\(6),
	combout => \u0|cmd_xbar_mux_001|src_payload~24_combout\);

-- Location: M4K_X52_Y24
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y21_N18
\u0|nios2_qsys_0|F_iw[6]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[6]~85_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6) & ((\u0|rsp_xbar_demux|src0_valid~combout\) # ((\u0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6))))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6) & (\u0|rsp_xbar_demux_001|src0_valid~combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6),
	datab => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6),
	datad => \u0|rsp_xbar_demux|src0_valid~combout\,
	combout => \u0|nios2_qsys_0|F_iw[6]~85_combout\);

-- Location: LCCOMB_X31_Y17_N14
\u0|nios2_qsys_0|F_iw[6]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[6]~87_combout\ = (\u0|nios2_qsys_0|D_iw[17]~0_combout\ & ((\u0|nios2_qsys_0|F_iw[6]~86_combout\) # (\u0|nios2_qsys_0|F_iw[6]~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_iw[6]~86_combout\,
	datac => \u0|nios2_qsys_0|F_iw[6]~85_combout\,
	datad => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[6]~87_combout\);

-- Location: LCFF_X31_Y17_N15
\u0|nios2_qsys_0|D_iw[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[6]~87_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(6));

-- Location: LCCOMB_X25_Y19_N12
\u0|nios2_qsys_0|R_src2_lo[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src2_lo[0]~16_combout\ = (!\u0|nios2_qsys_0|R_src2_lo~0_combout\ & ((\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(6)))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datab => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datac => \u0|nios2_qsys_0|D_iw\(6),
	datad => \u0|nios2_qsys_0|R_src2_lo~0_combout\,
	combout => \u0|nios2_qsys_0|R_src2_lo[0]~16_combout\);

-- Location: LCFF_X25_Y19_N13
\u0|nios2_qsys_0|E_src2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src2_lo[0]~16_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(0));

-- Location: LCFF_X22_Y18_N1
\u0|nios2_qsys_0|E_shift_rot_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_cnt[0]~5_combout\,
	sdata => \u0|nios2_qsys_0|E_src2\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_cnt\(0));

-- Location: LCCOMB_X22_Y18_N2
\u0|nios2_qsys_0|E_shift_rot_cnt[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_cnt[1]~7_combout\ = (\u0|nios2_qsys_0|E_shift_rot_cnt\(1) & (\u0|nios2_qsys_0|E_shift_rot_cnt[0]~6\ & VCC)) # (!\u0|nios2_qsys_0|E_shift_rot_cnt\(1) & (!\u0|nios2_qsys_0|E_shift_rot_cnt[0]~6\))
-- \u0|nios2_qsys_0|E_shift_rot_cnt[1]~8\ = CARRY((!\u0|nios2_qsys_0|E_shift_rot_cnt\(1) & !\u0|nios2_qsys_0|E_shift_rot_cnt[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \u0|nios2_qsys_0|E_shift_rot_cnt[0]~6\,
	combout => \u0|nios2_qsys_0|E_shift_rot_cnt[1]~7_combout\,
	cout => \u0|nios2_qsys_0|E_shift_rot_cnt[1]~8\);

-- Location: LCFF_X22_Y18_N3
\u0|nios2_qsys_0|E_shift_rot_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_cnt[1]~7_combout\,
	sdata => \u0|nios2_qsys_0|E_src2\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_cnt\(1));

-- Location: LCCOMB_X22_Y18_N4
\u0|nios2_qsys_0|E_shift_rot_cnt[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_cnt[2]~9_combout\ = (\u0|nios2_qsys_0|E_shift_rot_cnt\(2) & ((GND) # (!\u0|nios2_qsys_0|E_shift_rot_cnt[1]~8\))) # (!\u0|nios2_qsys_0|E_shift_rot_cnt\(2) & (\u0|nios2_qsys_0|E_shift_rot_cnt[1]~8\ $ (GND)))
-- \u0|nios2_qsys_0|E_shift_rot_cnt[2]~10\ = CARRY((\u0|nios2_qsys_0|E_shift_rot_cnt\(2)) # (!\u0|nios2_qsys_0|E_shift_rot_cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \u0|nios2_qsys_0|E_shift_rot_cnt[1]~8\,
	combout => \u0|nios2_qsys_0|E_shift_rot_cnt[2]~9_combout\,
	cout => \u0|nios2_qsys_0|E_shift_rot_cnt[2]~10\);

-- Location: LCFF_X22_Y18_N5
\u0|nios2_qsys_0|E_shift_rot_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_cnt[2]~9_combout\,
	sdata => \u0|nios2_qsys_0|E_src2\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_cnt\(2));

-- Location: LCCOMB_X22_Y18_N6
\u0|nios2_qsys_0|E_shift_rot_cnt[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_cnt[3]~11_combout\ = (\u0|nios2_qsys_0|E_shift_rot_cnt\(3) & (\u0|nios2_qsys_0|E_shift_rot_cnt[2]~10\ & VCC)) # (!\u0|nios2_qsys_0|E_shift_rot_cnt\(3) & (!\u0|nios2_qsys_0|E_shift_rot_cnt[2]~10\))
-- \u0|nios2_qsys_0|E_shift_rot_cnt[3]~12\ = CARRY((!\u0|nios2_qsys_0|E_shift_rot_cnt\(3) & !\u0|nios2_qsys_0|E_shift_rot_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \u0|nios2_qsys_0|E_shift_rot_cnt[2]~10\,
	combout => \u0|nios2_qsys_0|E_shift_rot_cnt[3]~11_combout\,
	cout => \u0|nios2_qsys_0|E_shift_rot_cnt[3]~12\);

-- Location: LCCOMB_X22_Y18_N8
\u0|nios2_qsys_0|E_shift_rot_cnt[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_cnt[4]~13_combout\ = \u0|nios2_qsys_0|E_shift_rot_cnt\(4) $ (\u0|nios2_qsys_0|E_shift_rot_cnt[3]~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|E_shift_rot_cnt\(4),
	cin => \u0|nios2_qsys_0|E_shift_rot_cnt[3]~12\,
	combout => \u0|nios2_qsys_0|E_shift_rot_cnt[4]~13_combout\);

-- Location: LCFF_X22_Y18_N9
\u0|nios2_qsys_0|E_shift_rot_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_cnt[4]~13_combout\,
	sdata => \u0|nios2_qsys_0|E_src2\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_cnt\(4));

-- Location: LCFF_X22_Y18_N7
\u0|nios2_qsys_0|E_shift_rot_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_cnt[3]~11_combout\,
	sdata => \u0|nios2_qsys_0|E_src2\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_cnt\(3));

-- Location: LCCOMB_X30_Y21_N8
\u0|nios2_qsys_0|E_stall~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_stall~1_combout\ = (\u0|nios2_qsys_0|E_shift_rot_cnt\(4)) # (\u0|nios2_qsys_0|E_shift_rot_cnt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|E_shift_rot_cnt\(4),
	datad => \u0|nios2_qsys_0|E_shift_rot_cnt\(3),
	combout => \u0|nios2_qsys_0|E_stall~1_combout\);

-- Location: LCCOMB_X22_Y18_N14
\u0|nios2_qsys_0|E_stall~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_stall~0_combout\ = (\u0|nios2_qsys_0|E_new_inst~regout\) # ((\u0|nios2_qsys_0|E_shift_rot_cnt\(1)) # ((\u0|nios2_qsys_0|E_shift_rot_cnt\(2)) # (\u0|nios2_qsys_0|E_shift_rot_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_new_inst~regout\,
	datab => \u0|nios2_qsys_0|E_shift_rot_cnt\(1),
	datac => \u0|nios2_qsys_0|E_shift_rot_cnt\(2),
	datad => \u0|nios2_qsys_0|E_shift_rot_cnt\(0),
	combout => \u0|nios2_qsys_0|E_stall~0_combout\);

-- Location: LCCOMB_X30_Y21_N26
\u0|nios2_qsys_0|E_stall~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_stall~2_combout\ = (\u0|nios2_qsys_0|E_valid~regout\ & (\u0|nios2_qsys_0|R_ctrl_shift_rot~regout\ & ((\u0|nios2_qsys_0|E_stall~1_combout\) # (\u0|nios2_qsys_0|E_stall~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_valid~regout\,
	datab => \u0|nios2_qsys_0|E_stall~1_combout\,
	datac => \u0|nios2_qsys_0|E_stall~0_combout\,
	datad => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	combout => \u0|nios2_qsys_0|E_stall~2_combout\);

-- Location: LCCOMB_X30_Y19_N28
\u0|nios2_qsys_0|E_stall~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_stall~4_combout\ = (\u0|nios2_qsys_0|E_stall~2_combout\) # ((\u0|nios2_qsys_0|R_ctrl_ld~regout\ & ((\u0|nios2_qsys_0|E_stall~3_combout\) # (\u0|nios2_qsys_0|E_new_inst~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_stall~3_combout\,
	datab => \u0|nios2_qsys_0|E_stall~2_combout\,
	datac => \u0|nios2_qsys_0|E_new_inst~regout\,
	datad => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \u0|nios2_qsys_0|E_stall~4_combout\);

-- Location: LCCOMB_X30_Y19_N30
\u0|nios2_qsys_0|W_valid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_valid~1_combout\ = (\u0|nios2_qsys_0|W_valid~0_combout\ & (!\u0|nios2_qsys_0|E_stall~4_combout\ & ((!\u0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_valid~0_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\,
	datac => \u0|nios2_qsys_0|E_stall~4_combout\,
	datad => \u0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\,
	combout => \u0|nios2_qsys_0|W_valid~1_combout\);

-- Location: LCFF_X30_Y19_N31
\u0|nios2_qsys_0|W_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_valid~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_valid~regout\);

-- Location: LCFF_X21_Y18_N3
\u0|nios2_qsys_0|F_pc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_pc[4]~2_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[4]~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|F_pc\(4));

-- Location: LCFF_X28_Y18_N1
\u0|nios2_qsys_0|E_src1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src1[6]~18_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[4]~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(6));

-- Location: LCCOMB_X21_Y18_N2
\u0|nios2_qsys_0|F_pc[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc[4]~2_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add1~12_combout\))) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Add2~12_combout\,
	datab => \u0|nios2_qsys_0|Add1~12_combout\,
	datad => \u0|nios2_qsys_0|E_alu_sub~regout\,
	combout => \u0|nios2_qsys_0|F_pc[4]~2_combout\);

-- Location: LCCOMB_X23_Y19_N8
\u0|nios2_qsys_0|R_src2_lo[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src2_lo[6]~10_combout\ = (!\u0|nios2_qsys_0|R_src2_lo~0_combout\ & ((\u0|nios2_qsys_0|R_src2_use_imm~regout\ & (\u0|nios2_qsys_0|D_iw\(12))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \u0|nios2_qsys_0|D_iw\(12),
	datac => \u0|nios2_qsys_0|R_src2_lo~0_combout\,
	datad => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \u0|nios2_qsys_0|R_src2_lo[6]~10_combout\);

-- Location: LCFF_X23_Y19_N9
\u0|nios2_qsys_0|E_src2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src2_lo[6]~10_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(6));

-- Location: LCCOMB_X23_Y18_N8
\u0|nios2_qsys_0|E_logic_result[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[6]~20_combout\ = (\u0|nios2_qsys_0|E_src2\(6) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|E_src1\(6) & \u0|nios2_qsys_0|R_logic_op\(0)))))) # (!\u0|nios2_qsys_0|E_src2\(6) & ((\u0|nios2_qsys_0|R_logic_op\(1) & 
-- (\u0|nios2_qsys_0|E_src1\(6))) # (!\u0|nios2_qsys_0|R_logic_op\(1) & (!\u0|nios2_qsys_0|E_src1\(6) & !\u0|nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_logic_op\(1),
	datab => \u0|nios2_qsys_0|E_src2\(6),
	datac => \u0|nios2_qsys_0|E_src1\(6),
	datad => \u0|nios2_qsys_0|R_logic_op\(0),
	combout => \u0|nios2_qsys_0|E_logic_result[6]~20_combout\);

-- Location: LCCOMB_X23_Y20_N6
\u0|nios2_qsys_0|W_alu_result[6]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[6]~18_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|E_logic_result[6]~20_combout\))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|F_pc[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	datab => \u0|nios2_qsys_0|F_pc[4]~2_combout\,
	datad => \u0|nios2_qsys_0|E_logic_result[6]~20_combout\,
	combout => \u0|nios2_qsys_0|W_alu_result[6]~18_combout\);

-- Location: LCCOMB_X24_Y20_N10
\u0|nios2_qsys_0|E_shift_rot_result_nxt[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[6]~20_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(7))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(7),
	datab => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \u0|nios2_qsys_0|E_shift_rot_result\(5),
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[6]~20_combout\);

-- Location: LCFF_X24_Y20_N11
\u0|nios2_qsys_0|E_shift_rot_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[6]~20_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(6));

-- Location: LCFF_X23_Y20_N7
\u0|nios2_qsys_0|W_alu_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[6]~18_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(6));

-- Location: LCCOMB_X22_Y21_N0
\u0|cmd_xbar_mux|src_data[42]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(42) = (\u0|nios2_qsys_0|F_pc\(4) & ((\u0|cmd_xbar_mux|saved_grant\(0)) # ((\u0|cmd_xbar_mux|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(6))))) # (!\u0|nios2_qsys_0|F_pc\(4) & (\u0|cmd_xbar_mux|saved_grant\(1) & 
-- (\u0|nios2_qsys_0|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(4),
	datab => \u0|cmd_xbar_mux|saved_grant\(1),
	datac => \u0|nios2_qsys_0|W_alu_result\(6),
	datad => \u0|cmd_xbar_mux|saved_grant\(0),
	combout => \u0|cmd_xbar_mux|src_data\(42));

-- Location: LCCOMB_X27_Y22_N16
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[9]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[9]~19_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9),
	datac => \u0|cmd_xbar_mux|src_data\(46),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[9]~19_combout\);

-- Location: LCFF_X27_Y22_N17
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[9]~19_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X33_Y18_N10
\u0|nios2_qsys_0|F_iw[9]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[9]~76_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) & ((\u0|rsp_xbar_demux_001|src0_valid~combout\) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9) & 
-- \u0|rsp_xbar_demux|src0_valid~combout\)))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9) & ((\u0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9),
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9),
	datac => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \u0|rsp_xbar_demux|src0_valid~combout\,
	combout => \u0|nios2_qsys_0|F_iw[9]~76_combout\);

-- Location: LCCOMB_X33_Y18_N20
\u0|nios2_qsys_0|F_iw[9]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[9]~78_combout\ = (\u0|nios2_qsys_0|D_iw[17]~0_combout\ & ((\u0|nios2_qsys_0|F_iw[9]~77_combout\) # (\u0|nios2_qsys_0|F_iw[9]~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_iw[9]~77_combout\,
	datac => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datad => \u0|nios2_qsys_0|F_iw[9]~76_combout\,
	combout => \u0|nios2_qsys_0|F_iw[9]~78_combout\);

-- Location: LCFF_X33_Y18_N21
\u0|nios2_qsys_0|D_iw[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[9]~78_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(9));

-- Location: LCCOMB_X24_Y19_N30
\u0|nios2_qsys_0|R_src2_lo[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src2_lo[3]~13_combout\ = (!\u0|nios2_qsys_0|R_src2_lo~0_combout\ & ((\u0|nios2_qsys_0|R_src2_use_imm~regout\ & (\u0|nios2_qsys_0|D_iw\(9))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \u0|nios2_qsys_0|D_iw\(9),
	datac => \u0|nios2_qsys_0|R_src2_lo~0_combout\,
	datad => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \u0|nios2_qsys_0|R_src2_lo[3]~13_combout\);

-- Location: LCFF_X24_Y19_N31
\u0|nios2_qsys_0|E_src2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src2_lo[3]~13_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(3));

-- Location: LCCOMB_X22_Y18_N12
\u0|nios2_qsys_0|E_logic_result[3]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[3]~21_combout\ = (\u0|nios2_qsys_0|E_src2\(3) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|R_logic_op\(0) & \u0|nios2_qsys_0|E_src1\(3)))))) # (!\u0|nios2_qsys_0|E_src2\(3) & ((\u0|nios2_qsys_0|R_logic_op\(1) & 
-- ((\u0|nios2_qsys_0|E_src1\(3)))) # (!\u0|nios2_qsys_0|R_logic_op\(1) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|E_src1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_logic_op\(0),
	datab => \u0|nios2_qsys_0|R_logic_op\(1),
	datac => \u0|nios2_qsys_0|E_src2\(3),
	datad => \u0|nios2_qsys_0|E_src1\(3),
	combout => \u0|nios2_qsys_0|E_logic_result[3]~21_combout\);

-- Location: LCCOMB_X23_Y20_N0
\u0|nios2_qsys_0|W_alu_result[3]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[3]~21_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|E_logic_result[3]~21_combout\)) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|F_pc[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	datab => \u0|nios2_qsys_0|E_logic_result[3]~21_combout\,
	datad => \u0|nios2_qsys_0|F_pc[1]~0_combout\,
	combout => \u0|nios2_qsys_0|W_alu_result[3]~21_combout\);

-- Location: LCCOMB_X24_Y20_N12
\u0|nios2_qsys_0|E_shift_rot_result_nxt[3]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[3]~21_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(4)))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(2),
	datab => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \u0|nios2_qsys_0|E_shift_rot_result\(4),
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[3]~21_combout\);

-- Location: LCFF_X24_Y20_N13
\u0|nios2_qsys_0|E_shift_rot_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[3]~21_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(3));

-- Location: LCFF_X23_Y20_N1
\u0|nios2_qsys_0|W_alu_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[3]~21_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(3));

-- Location: LCCOMB_X23_Y21_N2
\u0|cmd_xbar_mux|src_data[39]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(39) = (\u0|cmd_xbar_mux|saved_grant\(1) & ((\u0|nios2_qsys_0|W_alu_result\(3)) # ((\u0|nios2_qsys_0|F_pc\(1) & \u0|cmd_xbar_mux|saved_grant\(0))))) # (!\u0|cmd_xbar_mux|saved_grant\(1) & (((\u0|nios2_qsys_0|F_pc\(1) & 
-- \u0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|saved_grant\(1),
	datab => \u0|nios2_qsys_0|W_alu_result\(3),
	datac => \u0|nios2_qsys_0|F_pc\(1),
	datad => \u0|cmd_xbar_mux|saved_grant\(0),
	combout => \u0|cmd_xbar_mux|src_data\(39));

-- Location: LCCOMB_X27_Y22_N2
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[12]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[12]~10_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux|src_data\(46),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[12]~10_combout\);

-- Location: LCFF_X27_Y22_N3
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[12]~10_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X21_Y19_N28
\u0|cmd_xbar_mux_001|src_payload~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~12_combout\ = (\u0|nios2_qsys_0|d_writedata\(12) & \u0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_writedata\(12),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_payload~12_combout\);

-- Location: M4K_X13_Y19
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X33_Y19_N30
\u0|nios2_qsys_0|F_iw[12]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[12]~53_combout\ = (\u0|rsp_xbar_demux|src0_valid~combout\ & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12)) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) & 
-- \u0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\u0|rsp_xbar_demux|src0_valid~combout\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) & \u0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12),
	datad => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \u0|nios2_qsys_0|F_iw[12]~53_combout\);

-- Location: LCCOMB_X33_Y19_N26
\u0|nios2_qsys_0|F_iw[12]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[12]~55_combout\ = (\u0|nios2_qsys_0|D_iw[17]~0_combout\ & ((\u0|nios2_qsys_0|F_iw[12]~54_combout\) # (\u0|nios2_qsys_0|F_iw[12]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datac => \u0|nios2_qsys_0|F_iw[12]~54_combout\,
	datad => \u0|nios2_qsys_0|F_iw[12]~53_combout\,
	combout => \u0|nios2_qsys_0|F_iw[12]~55_combout\);

-- Location: LCFF_X33_Y19_N27
\u0|nios2_qsys_0|D_iw[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[12]~55_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(12));

-- Location: LCCOMB_X24_Y20_N6
\u0|nios2_qsys_0|D_ctrl_shift_logical~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout\ = (\u0|nios2_qsys_0|Equal2~5_combout\ & (!\u0|nios2_qsys_0|D_iw\(13) & \u0|nios2_qsys_0|D_iw\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal2~5_combout\,
	datab => \u0|nios2_qsys_0|D_iw\(13),
	datad => \u0|nios2_qsys_0|D_iw\(12),
	combout => \u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout\);

-- Location: LCCOMB_X28_Y19_N28
\u0|nios2_qsys_0|R_src2_use_imm~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src2_use_imm~0_combout\ = (\u0|nios2_qsys_0|R_valid~regout\ & ((\u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout\) # ((\u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout\ & !\u0|nios2_qsys_0|D_iw\(11))))) # (!\u0|nios2_qsys_0|R_valid~regout\ & 
-- (((\u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout\ & !\u0|nios2_qsys_0|D_iw\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_valid~regout\,
	datab => \u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout\,
	datac => \u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(11),
	combout => \u0|nios2_qsys_0|R_src2_use_imm~0_combout\);

-- Location: LCCOMB_X28_Y19_N22
\u0|nios2_qsys_0|R_src2_use_imm~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src2_use_imm~1_combout\ = (\u0|nios2_qsys_0|R_src2_use_imm~0_combout\) # ((\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout\) # ((!\u0|nios2_qsys_0|D_wr_dst_reg~4_combout\ & \u0|nios2_qsys_0|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_wr_dst_reg~4_combout\,
	datab => \u0|nios2_qsys_0|R_src2_use_imm~0_combout\,
	datac => \u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(2),
	combout => \u0|nios2_qsys_0|R_src2_use_imm~1_combout\);

-- Location: LCFF_X28_Y19_N23
\u0|nios2_qsys_0|R_src2_use_imm\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src2_use_imm~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_src2_use_imm~regout\);

-- Location: LCCOMB_X27_Y19_N22
\u0|nios2_qsys_0|E_src2[30]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src2[30]~13_combout\ = (\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(21)))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datab => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datad => \u0|nios2_qsys_0|D_iw\(21),
	combout => \u0|nios2_qsys_0|E_src2[30]~13_combout\);

-- Location: LCFF_X27_Y19_N23
\u0|nios2_qsys_0|E_src2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src2[30]~13_combout\,
	sdata => \u0|nios2_qsys_0|D_iw\(20),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(30));

-- Location: LCCOMB_X22_Y19_N30
\u0|nios2_qsys_0|E_logic_result[30]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[30]~31_combout\ = (\u0|nios2_qsys_0|E_src1\(30) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|R_logic_op\(0) & \u0|nios2_qsys_0|E_src2\(30)))))) # (!\u0|nios2_qsys_0|E_src1\(30) & ((\u0|nios2_qsys_0|E_src2\(30) & 
-- ((\u0|nios2_qsys_0|R_logic_op\(1)))) # (!\u0|nios2_qsys_0|E_src2\(30) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_logic_op\(0),
	datab => \u0|nios2_qsys_0|E_src1\(30),
	datac => \u0|nios2_qsys_0|E_src2\(30),
	datad => \u0|nios2_qsys_0|R_logic_op\(1),
	combout => \u0|nios2_qsys_0|E_logic_result[30]~31_combout\);

-- Location: LCCOMB_X27_Y18_N30
\u0|nios2_qsys_0|R_src1[29]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src1[29]~28_combout\ = (!\u0|nios2_qsys_0|R_src1~19_combout\ & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29) & ((!\u0|nios2_qsys_0|E_valid~regout\) # 
-- (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src1~19_combout\,
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	datac => \u0|nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	datad => \u0|nios2_qsys_0|E_valid~regout\,
	combout => \u0|nios2_qsys_0|R_src1[29]~28_combout\);

-- Location: LCFF_X27_Y18_N31
\u0|nios2_qsys_0|E_src1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src1[29]~28_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(29));

-- Location: LCCOMB_X22_Y16_N20
\u0|nios2_qsys_0|E_logic_result[29]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[29]~32_combout\ = (\u0|nios2_qsys_0|E_src2\(29) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|E_src1\(29) & \u0|nios2_qsys_0|R_logic_op\(0)))))) # (!\u0|nios2_qsys_0|E_src2\(29) & ((\u0|nios2_qsys_0|E_src1\(29) & 
-- ((\u0|nios2_qsys_0|R_logic_op\(1)))) # (!\u0|nios2_qsys_0|E_src1\(29) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(29),
	datab => \u0|nios2_qsys_0|E_src1\(29),
	datac => \u0|nios2_qsys_0|R_logic_op\(0),
	datad => \u0|nios2_qsys_0|R_logic_op\(1),
	combout => \u0|nios2_qsys_0|E_logic_result[29]~32_combout\);

-- Location: LCCOMB_X27_Y18_N2
\u0|nios2_qsys_0|R_src1[31]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src1[31]~26_combout\ = (!\u0|nios2_qsys_0|R_src1~19_combout\ & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31) & ((!\u0|nios2_qsys_0|E_valid~regout\) # 
-- (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src1~19_combout\,
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	datac => \u0|nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	datad => \u0|nios2_qsys_0|E_valid~regout\,
	combout => \u0|nios2_qsys_0|R_src1[31]~26_combout\);

-- Location: LCFF_X27_Y18_N3
\u0|nios2_qsys_0|E_src1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src1[31]~26_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(31));

-- Location: LCCOMB_X24_Y19_N28
\u0|nios2_qsys_0|R_src2_hi[15]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src2_hi[15]~1_combout\ = (\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout\ & (((\u0|nios2_qsys_0|D_iw\(21))))) # (!\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout\ & ((\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(21)))) # 
-- (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datab => \u0|nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	datac => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datad => \u0|nios2_qsys_0|D_iw\(21),
	combout => \u0|nios2_qsys_0|R_src2_hi[15]~1_combout\);

-- Location: LCCOMB_X29_Y15_N0
\u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\ = (\u0|nios2_qsys_0|Equal2~2_combout\ & (\u0|nios2_qsys_0|D_iw\(2) $ (((\u0|nios2_qsys_0|D_iw\(5)))))) # (!\u0|nios2_qsys_0|Equal2~2_combout\ & (\u0|nios2_qsys_0|Equal2~7_combout\ & 
-- (\u0|nios2_qsys_0|D_iw\(2) $ (\u0|nios2_qsys_0|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal2~2_combout\,
	datab => \u0|nios2_qsys_0|D_iw\(2),
	datac => \u0|nios2_qsys_0|Equal2~7_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(5),
	combout => \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCCOMB_X23_Y15_N2
\u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\ = (\u0|nios2_qsys_0|Equal2~11_combout\) # ((\u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\) # ((\u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout\ & !\u0|nios2_qsys_0|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal2~11_combout\,
	datab => \u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	datac => \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(11),
	combout => \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: LCFF_X23_Y15_N3
\u0|nios2_qsys_0|R_ctrl_unsigned_lo_imm16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout\);

-- Location: LCCOMB_X27_Y15_N28
\u0|nios2_qsys_0|R_src2_hi[15]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src2_hi[15]~2_combout\ = (\u0|nios2_qsys_0|R_src2_hi[15]~1_combout\ & (!\u0|nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout\ & !\u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|R_src2_hi[15]~1_combout\,
	datac => \u0|nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout\,
	datad => \u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout\,
	combout => \u0|nios2_qsys_0|R_src2_hi[15]~2_combout\);

-- Location: LCFF_X27_Y15_N29
\u0|nios2_qsys_0|E_src2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src2_hi[15]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(31));

-- Location: LCCOMB_X22_Y19_N28
\u0|nios2_qsys_0|E_logic_result[31]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[31]~30_combout\ = (\u0|nios2_qsys_0|E_src1\(31) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|R_logic_op\(0) & \u0|nios2_qsys_0|E_src2\(31)))))) # (!\u0|nios2_qsys_0|E_src1\(31) & ((\u0|nios2_qsys_0|E_src2\(31) & 
-- ((\u0|nios2_qsys_0|R_logic_op\(1)))) # (!\u0|nios2_qsys_0|E_src2\(31) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_logic_op\(0),
	datab => \u0|nios2_qsys_0|E_src1\(31),
	datac => \u0|nios2_qsys_0|E_src2\(31),
	datad => \u0|nios2_qsys_0|R_logic_op\(1),
	combout => \u0|nios2_qsys_0|E_logic_result[31]~30_combout\);

-- Location: LCCOMB_X22_Y19_N16
\u0|nios2_qsys_0|Equal122~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal122~8_combout\ = (!\u0|nios2_qsys_0|E_logic_result[0]~29_combout\ & (!\u0|nios2_qsys_0|E_logic_result[30]~31_combout\ & (!\u0|nios2_qsys_0|E_logic_result[29]~32_combout\ & !\u0|nios2_qsys_0|E_logic_result[31]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_logic_result[0]~29_combout\,
	datab => \u0|nios2_qsys_0|E_logic_result[30]~31_combout\,
	datac => \u0|nios2_qsys_0|E_logic_result[29]~32_combout\,
	datad => \u0|nios2_qsys_0|E_logic_result[31]~30_combout\,
	combout => \u0|nios2_qsys_0|Equal122~8_combout\);

-- Location: LCCOMB_X23_Y16_N18
\u0|nios2_qsys_0|Equal122~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal122~7_combout\ = (!\u0|nios2_qsys_0|E_logic_result[27]~24_combout\ & (!\u0|nios2_qsys_0|E_logic_result[26]~25_combout\ & (!\u0|nios2_qsys_0|E_logic_result[25]~26_combout\ & !\u0|nios2_qsys_0|E_logic_result[1]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_logic_result[27]~24_combout\,
	datab => \u0|nios2_qsys_0|E_logic_result[26]~25_combout\,
	datac => \u0|nios2_qsys_0|E_logic_result[25]~26_combout\,
	datad => \u0|nios2_qsys_0|E_logic_result[1]~27_combout\,
	combout => \u0|nios2_qsys_0|Equal122~7_combout\);

-- Location: LCCOMB_X25_Y19_N30
\u0|nios2_qsys_0|R_src2_lo[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src2_lo[8]~8_combout\ = (!\u0|nios2_qsys_0|R_src2_lo~0_combout\ & ((\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(14)))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datab => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datac => \u0|nios2_qsys_0|D_iw\(14),
	datad => \u0|nios2_qsys_0|R_src2_lo~0_combout\,
	combout => \u0|nios2_qsys_0|R_src2_lo[8]~8_combout\);

-- Location: LCFF_X25_Y19_N31
\u0|nios2_qsys_0|E_src2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src2_lo[8]~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(8));

-- Location: LCCOMB_X24_Y17_N28
\u0|nios2_qsys_0|E_logic_result[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[8]~16_combout\ = (\u0|nios2_qsys_0|E_src2\(8) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|R_logic_op\(0) & \u0|nios2_qsys_0|E_src1\(8)))))) # (!\u0|nios2_qsys_0|E_src2\(8) & ((\u0|nios2_qsys_0|E_src1\(8) & 
-- ((\u0|nios2_qsys_0|R_logic_op\(1)))) # (!\u0|nios2_qsys_0|E_src1\(8) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_logic_op\(0),
	datab => \u0|nios2_qsys_0|E_src2\(8),
	datac => \u0|nios2_qsys_0|E_src1\(8),
	datad => \u0|nios2_qsys_0|R_logic_op\(1),
	combout => \u0|nios2_qsys_0|E_logic_result[8]~16_combout\);

-- Location: LCCOMB_X23_Y18_N12
\u0|nios2_qsys_0|Equal122~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal122~5_combout\ = (!\u0|nios2_qsys_0|E_logic_result[7]~17_combout\ & (!\u0|nios2_qsys_0|E_logic_result[6]~20_combout\ & (!\u0|nios2_qsys_0|E_logic_result[5]~19_combout\ & !\u0|nios2_qsys_0|E_logic_result[8]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_logic_result[7]~17_combout\,
	datab => \u0|nios2_qsys_0|E_logic_result[6]~20_combout\,
	datac => \u0|nios2_qsys_0|E_logic_result[5]~19_combout\,
	datad => \u0|nios2_qsys_0|E_logic_result[8]~16_combout\,
	combout => \u0|nios2_qsys_0|Equal122~5_combout\);

-- Location: LCCOMB_X27_Y16_N24
\u0|nios2_qsys_0|Equal122~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal122~9_combout\ = (\u0|nios2_qsys_0|Equal122~6_combout\ & (\u0|nios2_qsys_0|Equal122~8_combout\ & (\u0|nios2_qsys_0|Equal122~7_combout\ & \u0|nios2_qsys_0|Equal122~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal122~6_combout\,
	datab => \u0|nios2_qsys_0|Equal122~8_combout\,
	datac => \u0|nios2_qsys_0|Equal122~7_combout\,
	datad => \u0|nios2_qsys_0|Equal122~5_combout\,
	combout => \u0|nios2_qsys_0|Equal122~9_combout\);

-- Location: LCCOMB_X27_Y16_N26
\u0|nios2_qsys_0|D_logic_op_raw[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_logic_op_raw[0]~0_combout\ = (\u0|nios2_qsys_0|Equal2~5_combout\ & ((\u0|nios2_qsys_0|D_iw\(14)))) # (!\u0|nios2_qsys_0|Equal2~5_combout\ & (\u0|nios2_qsys_0|D_iw\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(3),
	datab => \u0|nios2_qsys_0|Equal2~5_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(14),
	combout => \u0|nios2_qsys_0|D_logic_op_raw[0]~0_combout\);

-- Location: LCFF_X27_Y16_N27
\u0|nios2_qsys_0|R_compare_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_logic_op_raw[0]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_compare_op\(0));

-- Location: LCCOMB_X27_Y16_N2
\u0|nios2_qsys_0|E_cmp_result~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_cmp_result~0_combout\ = (\u0|nios2_qsys_0|R_compare_op\(1) & (\u0|nios2_qsys_0|R_compare_op\(0) & ((!\u0|nios2_qsys_0|Equal122~9_combout\) # (!\u0|nios2_qsys_0|Equal122~4_combout\)))) # (!\u0|nios2_qsys_0|R_compare_op\(1) & 
-- (\u0|nios2_qsys_0|Equal122~4_combout\ & (\u0|nios2_qsys_0|Equal122~9_combout\ & !\u0|nios2_qsys_0|R_compare_op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal122~4_combout\,
	datab => \u0|nios2_qsys_0|R_compare_op\(1),
	datac => \u0|nios2_qsys_0|Equal122~9_combout\,
	datad => \u0|nios2_qsys_0|R_compare_op\(0),
	combout => \u0|nios2_qsys_0|E_cmp_result~0_combout\);

-- Location: LCCOMB_X27_Y16_N0
\u0|nios2_qsys_0|E_cmp_result~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_cmp_result~1_combout\ = (\u0|nios2_qsys_0|E_cmp_result~0_combout\) # ((\u0|nios2_qsys_0|E_arith_result[32]~9_combout\ & (\u0|nios2_qsys_0|R_compare_op\(1) & !\u0|nios2_qsys_0|R_compare_op\(0))) # 
-- (!\u0|nios2_qsys_0|E_arith_result[32]~9_combout\ & (!\u0|nios2_qsys_0|R_compare_op\(1) & \u0|nios2_qsys_0|R_compare_op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_arith_result[32]~9_combout\,
	datab => \u0|nios2_qsys_0|R_compare_op\(1),
	datac => \u0|nios2_qsys_0|E_cmp_result~0_combout\,
	datad => \u0|nios2_qsys_0|R_compare_op\(0),
	combout => \u0|nios2_qsys_0|E_cmp_result~1_combout\);

-- Location: LCFF_X27_Y16_N1
\u0|nios2_qsys_0|W_cmp_result\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_cmp_result~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_cmp_result~regout\);

-- Location: LCFF_X28_Y19_N1
\u0|nios2_qsys_0|R_ctrl_br\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_ctrl_br~regout\);

-- Location: LCCOMB_X27_Y18_N8
\u0|nios2_qsys_0|F_pc_no_crst_nxt[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_no_crst_nxt[0]~0_combout\ = (!\u0|nios2_qsys_0|R_ctrl_uncond_cti_non_br~regout\ & ((!\u0|nios2_qsys_0|R_ctrl_br~regout\) # (!\u0|nios2_qsys_0|W_cmp_result~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_uncond_cti_non_br~regout\,
	datab => \u0|nios2_qsys_0|W_cmp_result~regout\,
	datac => \u0|nios2_qsys_0|R_ctrl_br~regout\,
	combout => \u0|nios2_qsys_0|F_pc_no_crst_nxt[0]~0_combout\);

-- Location: LCCOMB_X23_Y20_N22
\u0|nios2_qsys_0|E_arith_result[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_arith_result[2]~6_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add1~4_combout\)) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_sub~regout\,
	datac => \u0|nios2_qsys_0|Add1~4_combout\,
	datad => \u0|nios2_qsys_0|Add2~4_combout\,
	combout => \u0|nios2_qsys_0|E_arith_result[2]~6_combout\);

-- Location: LCCOMB_X23_Y20_N12
\u0|nios2_qsys_0|F_pc_no_crst_nxt[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_no_crst_nxt[0]~1_combout\ = (!\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|nios2_qsys_0|F_pc_no_crst_nxt[0]~0_combout\ & (\u0|nios2_qsys_0|F_pc_plus_one[0]~0_combout\)) # 
-- (!\u0|nios2_qsys_0|F_pc_no_crst_nxt[0]~0_combout\ & ((\u0|nios2_qsys_0|E_arith_result[2]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \u0|nios2_qsys_0|F_pc_plus_one[0]~0_combout\,
	datac => \u0|nios2_qsys_0|F_pc_no_crst_nxt[0]~0_combout\,
	datad => \u0|nios2_qsys_0|E_arith_result[2]~6_combout\,
	combout => \u0|nios2_qsys_0|F_pc_no_crst_nxt[0]~1_combout\);

-- Location: LCFF_X23_Y20_N13
\u0|nios2_qsys_0|F_pc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_pc_no_crst_nxt[0]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|F_pc\(0));

-- Location: LCCOMB_X23_Y21_N6
\u0|cmd_xbar_mux_001|src_data[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_data\(38) = (\u0|nios2_qsys_0|W_alu_result\(2) & ((\u0|cmd_xbar_mux_001|saved_grant\(1)) # ((\u0|cmd_xbar_mux_001|saved_grant\(0) & \u0|nios2_qsys_0|F_pc\(0))))) # (!\u0|nios2_qsys_0|W_alu_result\(2) & 
-- (((\u0|cmd_xbar_mux_001|saved_grant\(0) & \u0|nios2_qsys_0|F_pc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(2),
	datab => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \u0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \u0|nios2_qsys_0|F_pc\(0),
	combout => \u0|cmd_xbar_mux_001|src_data\(38));

-- Location: M4K_X52_Y19
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y21_N8
\u0|nios2_qsys_0|F_iw[5]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[5]~112_combout\ = ((!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5) & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))) # (!\u0|nios2_qsys_0|D_iw[17]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datab => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5),
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_qsys_0|F_iw[5]~112_combout\);

-- Location: LCCOMB_X33_Y19_N20
\u0|nios2_qsys_0|F_iw[5]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[5]~57_combout\ = (\u0|nios2_qsys_0|F_iw[5]~56_combout\) # ((\u0|nios2_qsys_0|F_iw[5]~112_combout\) # ((\u0|rsp_xbar_demux_001|src0_valid~combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \u0|nios2_qsys_0|F_iw[5]~56_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5),
	datad => \u0|nios2_qsys_0|F_iw[5]~112_combout\,
	combout => \u0|nios2_qsys_0|F_iw[5]~57_combout\);

-- Location: LCFF_X33_Y19_N21
\u0|nios2_qsys_0|D_iw[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[5]~57_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(5));

-- Location: LCCOMB_X29_Y15_N10
\u0|nios2_qsys_0|D_ctrl_alu_force_xor~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\ = (\u0|nios2_qsys_0|Equal2~2_combout\) # ((\u0|nios2_qsys_0|D_iw\(5) & (\u0|nios2_qsys_0|Equal2~3_combout\)) # (!\u0|nios2_qsys_0|D_iw\(5) & ((\u0|nios2_qsys_0|Equal2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal2~2_combout\,
	datab => \u0|nios2_qsys_0|Equal2~3_combout\,
	datac => \u0|nios2_qsys_0|Equal2~4_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(5),
	combout => \u0|nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\);

-- Location: LCCOMB_X28_Y15_N16
\u0|nios2_qsys_0|D_ctrl_alu_force_xor~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\ = (\u0|nios2_qsys_0|D_iw\(5) & ((\u0|nios2_qsys_0|D_iw\(16) & (!\u0|nios2_qsys_0|D_iw\(15))) # (!\u0|nios2_qsys_0|D_iw\(16) & ((\u0|nios2_qsys_0|D_iw\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(15),
	datab => \u0|nios2_qsys_0|D_iw\(5),
	datac => \u0|nios2_qsys_0|D_iw\(14),
	datad => \u0|nios2_qsys_0|D_iw\(16),
	combout => \u0|nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\);

-- Location: LCCOMB_X28_Y15_N26
\u0|nios2_qsys_0|D_ctrl_alu_force_xor~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\ = (\u0|nios2_qsys_0|Equal2~0_combout\ & ((\u0|nios2_qsys_0|D_iw\(2)) # ((\u0|nios2_qsys_0|Equal101~0_combout\ & \u0|nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(2),
	datab => \u0|nios2_qsys_0|Equal101~0_combout\,
	datac => \u0|nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\,
	datad => \u0|nios2_qsys_0|Equal2~0_combout\,
	combout => \u0|nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\);

-- Location: LCCOMB_X28_Y15_N28
\u0|nios2_qsys_0|D_ctrl_alu_force_xor~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\ = (\u0|nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\) # ((\u0|nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\) # ((\u0|nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\ & !\u0|nios2_qsys_0|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\,
	datab => \u0|nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\,
	datac => \u0|nios2_qsys_0|D_iw\(2),
	datad => \u0|nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\,
	combout => \u0|nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\);

-- Location: LCCOMB_X28_Y15_N10
\u0|nios2_qsys_0|D_logic_op[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_logic_op[0]~1_combout\ = (\u0|nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\) # ((\u0|nios2_qsys_0|Equal2~5_combout\ & (\u0|nios2_qsys_0|D_iw\(14))) # (!\u0|nios2_qsys_0|Equal2~5_combout\ & ((\u0|nios2_qsys_0|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal2~5_combout\,
	datab => \u0|nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\,
	datac => \u0|nios2_qsys_0|D_iw\(14),
	datad => \u0|nios2_qsys_0|D_iw\(3),
	combout => \u0|nios2_qsys_0|D_logic_op[0]~1_combout\);

-- Location: LCFF_X28_Y15_N11
\u0|nios2_qsys_0|R_logic_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_logic_op[0]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_logic_op\(0));

-- Location: LCCOMB_X25_Y18_N4
\u0|nios2_qsys_0|E_src1[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src1[2]~22_combout\ = (\u0|nios2_qsys_0|R_src1~18_combout\ & ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2)))) # (!\u0|nios2_qsys_0|R_src1~18_combout\ & (\u0|nios2_qsys_0|D_iw\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(6),
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	datad => \u0|nios2_qsys_0|R_src1~18_combout\,
	combout => \u0|nios2_qsys_0|E_src1[2]~22_combout\);

-- Location: LCFF_X25_Y18_N5
\u0|nios2_qsys_0|E_src1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src1[2]~22_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[0]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(2));

-- Location: LCCOMB_X23_Y18_N2
\u0|nios2_qsys_0|E_logic_result[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[2]~22_combout\ = (\u0|nios2_qsys_0|E_src1\(2) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|R_logic_op\(0) & \u0|nios2_qsys_0|E_src2\(2)))))) # (!\u0|nios2_qsys_0|E_src1\(2) & ((\u0|nios2_qsys_0|R_logic_op\(1) & 
-- ((\u0|nios2_qsys_0|E_src2\(2)))) # (!\u0|nios2_qsys_0|R_logic_op\(1) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|E_src2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_logic_op\(1),
	datab => \u0|nios2_qsys_0|R_logic_op\(0),
	datac => \u0|nios2_qsys_0|E_src1\(2),
	datad => \u0|nios2_qsys_0|E_src2\(2),
	combout => \u0|nios2_qsys_0|E_logic_result[2]~22_combout\);

-- Location: LCCOMB_X23_Y20_N10
\u0|nios2_qsys_0|W_alu_result[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[2]~22_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|E_logic_result[2]~22_combout\)) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|E_arith_result[2]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	datab => \u0|nios2_qsys_0|E_logic_result[2]~22_combout\,
	datad => \u0|nios2_qsys_0|E_arith_result[2]~6_combout\,
	combout => \u0|nios2_qsys_0|W_alu_result[2]~22_combout\);

-- Location: LCCOMB_X24_Y20_N14
\u0|nios2_qsys_0|E_shift_rot_result_nxt[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[2]~22_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(3)))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(1),
	datab => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	datad => \u0|nios2_qsys_0|E_shift_rot_result\(3),
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[2]~22_combout\);

-- Location: LCFF_X24_Y20_N15
\u0|nios2_qsys_0|E_shift_rot_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[2]~22_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(2));

-- Location: LCFF_X23_Y20_N11
\u0|nios2_qsys_0|W_alu_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[2]~22_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(2));

-- Location: LCCOMB_X38_Y18_N20
\u0|green_leds|data_out[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds|data_out[2]~feeder_combout\ = \u0|nios2_qsys_0|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|d_writedata\(2),
	combout => \u0|green_leds|data_out[2]~feeder_combout\);

-- Location: LCFF_X38_Y18_N21
\u0|green_leds|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|green_leds|data_out[2]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|green_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|green_leds|data_out\(2));

-- Location: LCCOMB_X38_Y18_N4
\u0|green_leds|readdata[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds|readdata\(2) = (!\u0|nios2_qsys_0|W_alu_result\(2) & (\u0|green_leds|data_out\(2) & !\u0|nios2_qsys_0|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(2),
	datac => \u0|green_leds|data_out\(2),
	datad => \u0|nios2_qsys_0|W_alu_result\(3),
	combout => \u0|green_leds|readdata\(2));

-- Location: LCFF_X38_Y18_N5
\u0|green_leds_s1_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|green_leds|readdata\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|green_leds_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X37_Y18_N6
\u0|rsp_xbar_mux_001|src_payload~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~54_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2) & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # ((\u0|green_leds_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|green_leds_s1_translator|av_readdata_pre\(2))))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2) & (\u0|green_leds_s1_translator|read_latency_shift_reg\(0) & ((\u0|green_leds_s1_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2),
	datab => \u0|green_leds_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|green_leds_s1_translator|av_readdata_pre\(2),
	combout => \u0|rsp_xbar_mux_001|src_payload~54_combout\);

-- Location: LCCOMB_X27_Y20_N12
\u0|cmd_xbar_mux_001|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~8_combout\ = (\u0|cmd_xbar_mux_001|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u0|nios2_qsys_0|d_writedata\(2),
	combout => \u0|cmd_xbar_mux_001|src_payload~8_combout\);

-- Location: M4K_X26_Y16
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X33_Y18_N26
\u0|rsp_xbar_mux_001|src_payload~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~150_combout\ = (\u0|rsp_xbar_mux_001|src_payload~54_combout\) # ((\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~54_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2),
	combout => \u0|rsp_xbar_mux_001|src_payload~150_combout\);

-- Location: LCCOMB_X33_Y17_N28
\u0|width_adapter_005|data_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~0_combout\ = (\u0|width_adapter_005|data_reg\(2)) # ((!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\ & 
-- (\u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(2) & !\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|data_reg\(2),
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(2),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_005|data_reg~0_combout\);

-- Location: LCCOMB_X33_Y18_N16
\u0|rsp_xbar_mux_001|src_payload~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~55_combout\ = (\u0|rsp_xbar_mux_001|src_payload~149_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~150_combout\) # ((\u0|width_adapter_005|data_reg~0_combout\ & \u0|width_adapter_005|out_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~149_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~150_combout\,
	datac => \u0|width_adapter_005|data_reg~0_combout\,
	datad => \u0|width_adapter_005|out_valid~0_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~55_combout\);

-- Location: LCCOMB_X32_Y17_N2
\u0|width_adapter_003|data_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|data_reg~3_combout\ = (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\u0|sram_0|readdata\(2)) # (\u0|width_adapter_003|data_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datab => \u0|sram_0|readdata\(2),
	datac => \u0|width_adapter_003|data_reg\(2),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_003|data_reg~3_combout\);

-- Location: LCFF_X32_Y17_N3
\u0|width_adapter_003|data_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_003|data_reg~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_003|data_reg\(2));

-- Location: LCCOMB_X32_Y17_N4
\u0|width_adapter_003|out_data[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|out_data\(2) = (\u0|width_adapter_003|data_reg\(2)) # ((!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sram_0|readdata\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sram_0|readdata\(2),
	datad => \u0|width_adapter_003|data_reg\(2),
	combout => \u0|width_adapter_003|out_data\(2));

-- Location: LCCOMB_X33_Y18_N30
\u0|rsp_xbar_mux_001|src_payload~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~52_combout\ = (\u0|width_adapter_001|out_data\(2) & ((\u0|rsp_xbar_demux_002|src1_valid~0_combout\) # ((\u0|width_adapter_003|out_data\(2) & \u0|rsp_xbar_demux_003|src1_valid~0_combout\)))) # 
-- (!\u0|width_adapter_001|out_data\(2) & (((\u0|width_adapter_003|out_data\(2) & \u0|rsp_xbar_demux_003|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_001|out_data\(2),
	datab => \u0|rsp_xbar_demux_002|src1_valid~0_combout\,
	datac => \u0|width_adapter_003|out_data\(2),
	datad => \u0|rsp_xbar_demux_003|src1_valid~0_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~52_combout\);

-- Location: LCCOMB_X30_Y18_N20
\u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~2_combout\ = (\u0|nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\u0|rsp_xbar_mux_001|src_payload~55_combout\) # (\u0|rsp_xbar_mux_001|src_payload~52_combout\)))) # (!\u0|nios2_qsys_0|av_ld_rshift8~1_combout\ & 
-- (\u0|nios2_qsys_0|av_ld_byte1_data\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_byte1_data\(2),
	datab => \u0|rsp_xbar_mux_001|src_payload~55_combout\,
	datac => \u0|nios2_qsys_0|av_ld_rshift8~1_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~52_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~2_combout\);

-- Location: LCFF_X30_Y18_N21
\u0|nios2_qsys_0|av_ld_byte0_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte0_data\(2));

-- Location: LCCOMB_X30_Y18_N30
\u0|nios2_qsys_0|W_rf_wr_data[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[2]~5_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte0_data\(2))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (!\u0|nios2_qsys_0|E_alu_result~14_combout\ & (\u0|nios2_qsys_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	datab => \u0|nios2_qsys_0|W_alu_result\(2),
	datac => \u0|nios2_qsys_0|av_ld_byte0_data\(2),
	datad => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[2]~5_combout\);

-- Location: LCCOMB_X25_Y19_N0
\u0|nios2_qsys_0|d_writedata[24]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|d_writedata[24]~0_combout\ = (\u0|nios2_qsys_0|Equal133~0_combout\ & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0))) # (!\u0|nios2_qsys_0|Equal133~0_combout\ & 
-- ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal133~0_combout\,
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \u0|nios2_qsys_0|d_writedata[24]~0_combout\);

-- Location: LCFF_X30_Y21_N29
\u0|nios2_qsys_0|d_writedata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata[24]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(8));

-- Location: LCCOMB_X30_Y21_N28
\u0|cmd_xbar_mux_001|src_payload~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~22_combout\ = (\u0|cmd_xbar_mux_001|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(8),
	combout => \u0|cmd_xbar_mux_001|src_payload~22_combout\);

-- Location: M4K_X13_Y17
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y22_N26
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[8]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[8]~20_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8),
	datac => \u0|cmd_xbar_mux|src_data\(46),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[8]~20_combout\);

-- Location: LCFF_X27_Y22_N27
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[8]~20_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X33_Y20_N0
\u0|nios2_qsys_0|F_iw[8]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[8]~79_combout\ = (\u0|rsp_xbar_demux|src0_valid~combout\ & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8)) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) & 
-- \u0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\u0|rsp_xbar_demux|src0_valid~combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) & ((\u0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8),
	datad => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \u0|nios2_qsys_0|F_iw[8]~79_combout\);

-- Location: LCCOMB_X32_Y15_N30
\u0|width_adapter_001|data_reg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|data_reg~13_combout\ = (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\u0|sdram_0|za_data\(8)) # (\u0|width_adapter_001|data_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|za_data\(8),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datac => \u0|width_adapter_001|data_reg\(8),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_001|data_reg~13_combout\);

-- Location: LCFF_X32_Y15_N31
\u0|width_adapter_001|data_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_001|data_reg~13_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|data_reg\(8));

-- Location: LCCOMB_X32_Y15_N8
\u0|width_adapter_001|out_data[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|out_data\(8) = (\u0|width_adapter_001|data_reg\(8)) # ((!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sdram_0|za_data\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sdram_0|za_data\(8),
	datad => \u0|width_adapter_001|data_reg\(8),
	combout => \u0|width_adapter_001|out_data\(8));

-- Location: LCCOMB_X32_Y20_N0
\u0|width_adapter_003|data_reg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|data_reg~13_combout\ = (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\u0|sram_0|readdata\(8)) # (\u0|width_adapter_003|data_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datab => \u0|sram_0|readdata\(8),
	datac => \u0|width_adapter_003|data_reg\(8),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_003|data_reg~13_combout\);

-- Location: LCFF_X32_Y20_N1
\u0|width_adapter_003|data_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_003|data_reg~13_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_003|data_reg\(8));

-- Location: LCCOMB_X32_Y20_N10
\u0|width_adapter_003|out_data[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|out_data\(8) = (\u0|width_adapter_003|data_reg\(8)) # ((!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sram_0|readdata\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sram_0|readdata\(8),
	datad => \u0|width_adapter_003|data_reg\(8),
	combout => \u0|width_adapter_003|out_data\(8));

-- Location: LCCOMB_X33_Y20_N26
\u0|nios2_qsys_0|F_iw[8]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[8]~80_combout\ = (\u0|rsp_xbar_demux_002|src0_valid~0_combout\ & ((\u0|width_adapter_001|out_data\(8)) # ((\u0|rsp_xbar_demux_003|src0_valid~0_combout\ & \u0|width_adapter_003|out_data\(8))))) # 
-- (!\u0|rsp_xbar_demux_002|src0_valid~0_combout\ & (\u0|rsp_xbar_demux_003|src0_valid~0_combout\ & ((\u0|width_adapter_003|out_data\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_002|src0_valid~0_combout\,
	datab => \u0|rsp_xbar_demux_003|src0_valid~0_combout\,
	datac => \u0|width_adapter_001|out_data\(8),
	datad => \u0|width_adapter_003|out_data\(8),
	combout => \u0|nios2_qsys_0|F_iw[8]~80_combout\);

-- Location: LCCOMB_X33_Y20_N2
\u0|nios2_qsys_0|F_iw[8]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[8]~81_combout\ = (\u0|nios2_qsys_0|D_iw[17]~0_combout\ & ((\u0|nios2_qsys_0|F_iw[8]~79_combout\) # (\u0|nios2_qsys_0|F_iw[8]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datab => \u0|nios2_qsys_0|F_iw[8]~79_combout\,
	datad => \u0|nios2_qsys_0|F_iw[8]~80_combout\,
	combout => \u0|nios2_qsys_0|F_iw[8]~81_combout\);

-- Location: LCFF_X33_Y20_N3
\u0|nios2_qsys_0|D_iw[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[8]~81_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(8));

-- Location: LCCOMB_X27_Y17_N4
\u0|nios2_qsys_0|E_src1[4]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src1[4]~20_combout\ = (\u0|nios2_qsys_0|R_src1~18_combout\ & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4))) # (!\u0|nios2_qsys_0|R_src1~18_combout\ & ((\u0|nios2_qsys_0|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	datab => \u0|nios2_qsys_0|R_src1~18_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(8),
	combout => \u0|nios2_qsys_0|E_src1[4]~20_combout\);

-- Location: LCCOMB_X21_Y18_N14
\u0|nios2_qsys_0|F_pc_plus_one[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_plus_one[2]~4_combout\ = (\u0|nios2_qsys_0|F_pc\(2) & (\u0|nios2_qsys_0|F_pc_plus_one[1]~3\ $ (GND))) # (!\u0|nios2_qsys_0|F_pc\(2) & (!\u0|nios2_qsys_0|F_pc_plus_one[1]~3\ & VCC))
-- \u0|nios2_qsys_0|F_pc_plus_one[2]~5\ = CARRY((\u0|nios2_qsys_0|F_pc\(2) & !\u0|nios2_qsys_0|F_pc_plus_one[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_pc\(2),
	datad => VCC,
	cin => \u0|nios2_qsys_0|F_pc_plus_one[1]~3\,
	combout => \u0|nios2_qsys_0|F_pc_plus_one[2]~4_combout\,
	cout => \u0|nios2_qsys_0|F_pc_plus_one[2]~5\);

-- Location: LCFF_X27_Y17_N5
\u0|nios2_qsys_0|E_src1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src1[4]~20_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[2]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(4));

-- Location: LCCOMB_X21_Y18_N0
\u0|nios2_qsys_0|F_pc[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc[2]~1_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add1~8_combout\))) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Add2~8_combout\,
	datab => \u0|nios2_qsys_0|Add1~8_combout\,
	datad => \u0|nios2_qsys_0|E_alu_sub~regout\,
	combout => \u0|nios2_qsys_0|F_pc[2]~1_combout\);

-- Location: LCFF_X21_Y18_N1
\u0|nios2_qsys_0|F_pc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_pc[2]~1_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[2]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|F_pc\(2));

-- Location: LCCOMB_X24_Y18_N26
\u0|nios2_qsys_0|F_pc_no_crst_nxt[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_no_crst_nxt[3]~2_combout\ = (\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\) # ((\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_qsys_0|F_pc_plus_one[3]~6_combout\))) # (!\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_qsys_0|E_arith_result[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_arith_result[5]~5_combout\,
	datab => \u0|nios2_qsys_0|F_pc_plus_one[3]~6_combout\,
	datac => \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	datad => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	combout => \u0|nios2_qsys_0|F_pc_no_crst_nxt[3]~2_combout\);

-- Location: LCFF_X24_Y18_N27
\u0|nios2_qsys_0|F_pc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_pc_no_crst_nxt[3]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|F_pc\(3));

-- Location: LCCOMB_X22_Y21_N22
\u0|cmd_xbar_mux|src_data[41]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(41) = (\u0|cmd_xbar_mux|saved_grant\(0) & ((\u0|nios2_qsys_0|F_pc\(3)) # ((\u0|nios2_qsys_0|W_alu_result\(5) & \u0|cmd_xbar_mux|saved_grant\(1))))) # (!\u0|cmd_xbar_mux|saved_grant\(0) & (((\u0|nios2_qsys_0|W_alu_result\(5) & 
-- \u0|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|saved_grant\(0),
	datab => \u0|nios2_qsys_0|F_pc\(3),
	datac => \u0|nios2_qsys_0|W_alu_result\(5),
	datad => \u0|cmd_xbar_mux|saved_grant\(1),
	combout => \u0|cmd_xbar_mux|src_data\(41));

-- Location: LCCOMB_X25_Y21_N18
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\ = (!\u0|cmd_xbar_mux|src_data\(40) & (!\u0|cmd_xbar_mux|src_data\(41) & (!\u0|cmd_xbar_mux|src_data\(39) & 
-- !\u0|cmd_xbar_mux|src_data\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|src_data\(40),
	datab => \u0|cmd_xbar_mux|src_data\(41),
	datac => \u0|cmd_xbar_mux|src_data\(39),
	datad => \u0|cmd_xbar_mux|src_data\(42),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X25_Y21_N28
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\ & (!\u0|cmd_xbar_mux|src_data\(43) & !\u0|cmd_xbar_mux|src_data\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	datac => \u0|cmd_xbar_mux|src_data\(43),
	datad => \u0|cmd_xbar_mux|src_data\(44),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X29_Y22_N20
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ & 
-- \u0|cmd_xbar_mux|src_data\(38))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	datad => \u0|cmd_xbar_mux|src_data\(38),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\);

-- Location: LCCOMB_X29_Y22_N14
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ = (\u0|cmd_xbar_mux|WideOr1~combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|comb~0_combout\ & (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\ & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|WideOr1~combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|comb~0_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: LCFF_X29_Y22_N25
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(12));

-- Location: LCCOMB_X29_Y22_N18
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ & (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(12) & 
-- \u0|cmd_xbar_mux|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(12),
	datad => \u0|cmd_xbar_mux|src_data\(38),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\);

-- Location: LCCOMB_X34_Y21_N12
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[11]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[11]~8_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \u0|cmd_xbar_mux|src_data\(46),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[11]~8_combout\);

-- Location: LCFF_X34_Y21_N13
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[11]~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X31_Y20_N24
\u0|nios2_qsys_0|F_iw[11]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[11]~110_combout\ = ((\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11)))) # (!\u0|nios2_qsys_0|D_iw[17]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11),
	combout => \u0|nios2_qsys_0|F_iw[11]~110_combout\);

-- Location: LCCOMB_X31_Y20_N4
\u0|nios2_qsys_0|F_iw[11]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[11]~50_combout\ = (\u0|nios2_qsys_0|F_iw[11]~49_combout\) # ((\u0|nios2_qsys_0|F_iw[11]~110_combout\) # ((\u0|rsp_xbar_demux_001|src0_valid~combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_iw[11]~49_combout\,
	datab => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u0|nios2_qsys_0|F_iw[11]~110_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11),
	combout => \u0|nios2_qsys_0|F_iw[11]~50_combout\);

-- Location: LCFF_X31_Y20_N5
\u0|nios2_qsys_0|D_iw[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[11]~50_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(11));

-- Location: LCCOMB_X28_Y18_N30
\u0|nios2_qsys_0|Equal2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal2~8_combout\ = (\u0|nios2_qsys_0|D_iw\(12) & (!\u0|nios2_qsys_0|D_iw\(11) & (\u0|nios2_qsys_0|D_ctrl_retaddr~0_combout\ & !\u0|nios2_qsys_0|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(12),
	datab => \u0|nios2_qsys_0|D_iw\(11),
	datac => \u0|nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(16),
	combout => \u0|nios2_qsys_0|Equal2~8_combout\);

-- Location: LCCOMB_X23_Y15_N22
\u0|nios2_qsys_0|D_ctrl_logic~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_logic~8_combout\ = (\u0|nios2_qsys_0|Equal2~8_combout\) # ((\u0|nios2_qsys_0|D_iw\(2) & ((\u0|nios2_qsys_0|Equal2~4_combout\) # (!\u0|nios2_qsys_0|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_ctrl_logic~9_combout\,
	datab => \u0|nios2_qsys_0|Equal2~8_combout\,
	datac => \u0|nios2_qsys_0|Equal2~4_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(2),
	combout => \u0|nios2_qsys_0|D_ctrl_logic~8_combout\);

-- Location: LCFF_X23_Y15_N23
\u0|nios2_qsys_0|R_ctrl_logic\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_ctrl_logic~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_ctrl_logic~regout\);

-- Location: LCCOMB_X28_Y17_N6
\u0|nios2_qsys_0|E_arith_result[14]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_arith_result[14]~3_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add1~28_combout\)) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add2~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_sub~regout\,
	datac => \u0|nios2_qsys_0|Add1~28_combout\,
	datad => \u0|nios2_qsys_0|Add2~28_combout\,
	combout => \u0|nios2_qsys_0|E_arith_result[14]~3_combout\);

-- Location: LCCOMB_X24_Y17_N20
\u0|nios2_qsys_0|W_alu_result[14]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[14]~10_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|E_logic_result[14]~9_combout\)) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|E_arith_result[14]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_logic_result[14]~9_combout\,
	datab => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	datad => \u0|nios2_qsys_0|E_arith_result[14]~3_combout\,
	combout => \u0|nios2_qsys_0|W_alu_result[14]~10_combout\);

-- Location: LCFF_X24_Y17_N21
\u0|nios2_qsys_0|W_alu_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[14]~10_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(14),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(14));

-- Location: LCCOMB_X25_Y15_N18
\u0|addr_router_001|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal2~1_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(15) & \u0|nios2_qsys_0|W_alu_result\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(15),
	datac => \u0|nios2_qsys_0|W_alu_result\(14),
	combout => \u0|addr_router_001|Equal2~1_combout\);

-- Location: LCCOMB_X25_Y16_N8
\u0|addr_router_001|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal1~0_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(21) & (!\u0|nios2_qsys_0|W_alu_result\(23) & (!\u0|nios2_qsys_0|W_alu_result\(22) & \u0|nios2_qsys_0|W_alu_result\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(21),
	datab => \u0|nios2_qsys_0|W_alu_result\(23),
	datac => \u0|nios2_qsys_0|W_alu_result\(22),
	datad => \u0|nios2_qsys_0|W_alu_result\(24),
	combout => \u0|addr_router_001|Equal1~0_combout\);

-- Location: LCCOMB_X25_Y15_N12
\u0|addr_router_001|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal2~2_combout\ = (\u0|addr_router_001|Equal2~0_combout\ & (!\u0|nios2_qsys_0|W_alu_result\(16) & (\u0|addr_router_001|Equal2~1_combout\ & \u0|addr_router_001|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal2~0_combout\,
	datab => \u0|nios2_qsys_0|W_alu_result\(16),
	datac => \u0|addr_router_001|Equal2~1_combout\,
	datad => \u0|addr_router_001|Equal1~0_combout\,
	combout => \u0|addr_router_001|Equal2~2_combout\);

-- Location: LCCOMB_X27_Y20_N30
\u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\ = (\u0|cmd_xbar_mux_001|update_grant~1_combout\ & ((\u0|cmd_xbar_mux_001|src_valid~0_combout\) # ((\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & 
-- \u0|addr_router_001|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \u0|cmd_xbar_mux_001|update_grant~1_combout\,
	datac => \u0|addr_router_001|Equal2~2_combout\,
	datad => \u0|cmd_xbar_mux_001|src_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\);

-- Location: LCFF_X28_Y20_N11
\u0|cmd_xbar_mux_001|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux_001|arb|top_priority_reg\(0));

-- Location: LCCOMB_X27_Y20_N20
\u0|cmd_xbar_mux_001|arb|grant[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|arb|grant[1]~0_combout\ = (\u0|cmd_xbar_demux_001|src1_valid~0_combout\ & ((\u0|cmd_xbar_mux_001|arb|top_priority_reg\(1)) # ((!\u0|cmd_xbar_mux_001|src_valid~0_combout\ & !\u0|cmd_xbar_mux_001|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datab => \u0|cmd_xbar_mux_001|src_valid~0_combout\,
	datac => \u0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datad => \u0|cmd_xbar_demux_001|src1_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_001|arb|grant[1]~0_combout\);

-- Location: LCFF_X27_Y20_N21
\u0|cmd_xbar_mux_001|saved_grant[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux_001|saved_grant\(1));

-- Location: LCCOMB_X25_Y22_N28
\u0|cmd_xbar_mux_001|src_payload~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~15_combout\ = (\u0|nios2_qsys_0|d_writedata\(16) & \u0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|d_writedata\(16),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_payload~15_combout\);

-- Location: M4K_X26_Y23
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y21_N16
\u0|nios2_qsys_0|F_iw[16]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[16]~62_combout\ = (\u0|nios2_qsys_0|F_iw[16]~113_combout\) # ((\u0|nios2_qsys_0|F_iw[16]~61_combout\) # ((\u0|rsp_xbar_demux_001|src0_valid~combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_iw[16]~113_combout\,
	datab => \u0|nios2_qsys_0|F_iw[16]~61_combout\,
	datac => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16),
	combout => \u0|nios2_qsys_0|F_iw[16]~62_combout\);

-- Location: LCFF_X32_Y21_N17
\u0|nios2_qsys_0|D_iw[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[16]~62_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(16));

-- Location: LCCOMB_X28_Y18_N12
\u0|nios2_qsys_0|D_ctrl_break~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_break~0_combout\ = (!\u0|nios2_qsys_0|D_iw\(12) & (\u0|nios2_qsys_0|D_iw\(16) & (\u0|nios2_qsys_0|D_ctrl_retaddr~0_combout\ & \u0|nios2_qsys_0|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(12),
	datab => \u0|nios2_qsys_0|D_iw\(16),
	datac => \u0|nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(15),
	combout => \u0|nios2_qsys_0|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X28_Y17_N2
\u0|nios2_qsys_0|D_ctrl_break~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_break~1_combout\ = (\u0|nios2_qsys_0|D_ctrl_break~0_combout\ & !\u0|nios2_qsys_0|D_iw\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|D_ctrl_break~0_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(14),
	combout => \u0|nios2_qsys_0|D_ctrl_break~1_combout\);

-- Location: LCFF_X28_Y17_N3
\u0|nios2_qsys_0|R_ctrl_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_ctrl_break~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_ctrl_break~regout\);

-- Location: LCCOMB_X28_Y17_N20
\u0|nios2_qsys_0|F_pc_no_crst_nxt[12]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_no_crst_nxt[12]~5_combout\ = (!\u0|nios2_qsys_0|R_ctrl_break~regout\ & ((\u0|nios2_qsys_0|F_pc_no_crst_nxt[0]~0_combout\ & (\u0|nios2_qsys_0|F_pc_plus_one[12]~24_combout\)) # (!\u0|nios2_qsys_0|F_pc_no_crst_nxt[0]~0_combout\ & 
-- ((\u0|nios2_qsys_0|E_arith_result[14]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc_no_crst_nxt[0]~0_combout\,
	datab => \u0|nios2_qsys_0|R_ctrl_break~regout\,
	datac => \u0|nios2_qsys_0|F_pc_plus_one[12]~24_combout\,
	datad => \u0|nios2_qsys_0|E_arith_result[14]~3_combout\,
	combout => \u0|nios2_qsys_0|F_pc_no_crst_nxt[12]~5_combout\);

-- Location: LCCOMB_X24_Y18_N22
\u0|nios2_qsys_0|F_pc_no_crst_nxt[12]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_no_crst_nxt[12]~6_combout\ = (!\u0|nios2_qsys_0|F_pc_no_crst_nxt[12]~5_combout\ & !\u0|nios2_qsys_0|R_ctrl_exception~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|F_pc_no_crst_nxt[12]~5_combout\,
	datad => \u0|nios2_qsys_0|R_ctrl_exception~regout\,
	combout => \u0|nios2_qsys_0|F_pc_no_crst_nxt[12]~6_combout\);

-- Location: LCFF_X24_Y18_N23
\u0|nios2_qsys_0|F_pc[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_pc_no_crst_nxt[12]~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|F_pc\(12));

-- Location: LCCOMB_X24_Y18_N18
\u0|nios2_qsys_0|F_pc_no_crst_nxt[13]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_no_crst_nxt[13]~7_combout\ = (\u0|nios2_qsys_0|R_ctrl_break~regout\) # ((\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ & (\u0|nios2_qsys_0|F_pc_plus_one[13]~26_combout\)) # (!\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ & 
-- ((\u0|nios2_qsys_0|E_arith_result[15]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc_plus_one[13]~26_combout\,
	datab => \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	datac => \u0|nios2_qsys_0|E_arith_result[15]~2_combout\,
	datad => \u0|nios2_qsys_0|R_ctrl_break~regout\,
	combout => \u0|nios2_qsys_0|F_pc_no_crst_nxt[13]~7_combout\);

-- Location: LCCOMB_X24_Y18_N24
\u0|nios2_qsys_0|F_pc_no_crst_nxt[13]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_no_crst_nxt[13]~8_combout\ = (\u0|nios2_qsys_0|F_pc_no_crst_nxt[13]~7_combout\ & !\u0|nios2_qsys_0|R_ctrl_exception~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_pc_no_crst_nxt[13]~7_combout\,
	datad => \u0|nios2_qsys_0|R_ctrl_exception~regout\,
	combout => \u0|nios2_qsys_0|F_pc_no_crst_nxt[13]~8_combout\);

-- Location: LCFF_X24_Y18_N25
\u0|nios2_qsys_0|F_pc[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_pc_no_crst_nxt[13]~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|F_pc\(13));

-- Location: LCCOMB_X20_Y17_N12
\u0|addr_router|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router|Equal3~0_combout\ = (!\u0|nios2_qsys_0|F_pc\(10) & (\u0|nios2_qsys_0|F_pc\(12) & (\u0|nios2_qsys_0|F_pc\(9) & \u0|nios2_qsys_0|F_pc\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(10),
	datab => \u0|nios2_qsys_0|F_pc\(12),
	datac => \u0|nios2_qsys_0|F_pc\(9),
	datad => \u0|nios2_qsys_0|F_pc\(13),
	combout => \u0|addr_router|Equal3~0_combout\);

-- Location: LCCOMB_X24_Y15_N12
\u0|addr_router|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router|Equal3~1_combout\ = (\u0|addr_router|Equal3~0_combout\ & (!\u0|nios2_qsys_0|F_pc\(11) & \u0|addr_router|Equal2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|addr_router|Equal3~0_combout\,
	datac => \u0|nios2_qsys_0|F_pc\(11),
	datad => \u0|addr_router|Equal2~1_combout\,
	combout => \u0|addr_router|Equal3~1_combout\);

-- Location: LCCOMB_X24_Y14_N10
\u0|nios2_qsys_0_instruction_master_translator|read_accepted~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_instruction_master_translator|read_accepted~3_combout\ = (\u0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout\) # ((\u0|addr_router|Equal3~1_combout\ & (\u0|cmd_xbar_mux|saved_grant\(0) & 
-- !\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout\,
	datab => \u0|addr_router|Equal3~1_combout\,
	datac => \u0|cmd_xbar_mux|saved_grant\(0),
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	combout => \u0|nios2_qsys_0_instruction_master_translator|read_accepted~3_combout\);

-- Location: LCCOMB_X31_Y21_N16
\u0|nios2_qsys_0_instruction_master_translator|read_accepted~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_instruction_master_translator|read_accepted~4_combout\ = (!\u0|rsp_xbar_mux|WideOr1~combout\ & ((\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout\) # 
-- ((\u0|nios2_qsys_0_instruction_master_translator|read_accepted~3_combout\ & !\u0|nios2_qsys_0|i_read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux|WideOr1~combout\,
	datab => \u0|nios2_qsys_0_instruction_master_translator|read_accepted~3_combout\,
	datac => \u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout\,
	datad => \u0|nios2_qsys_0|i_read~regout\,
	combout => \u0|nios2_qsys_0_instruction_master_translator|read_accepted~4_combout\);

-- Location: LCFF_X31_Y21_N17
\u0|nios2_qsys_0_instruction_master_translator|read_accepted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0_instruction_master_translator|read_accepted~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout\);

-- Location: LCCOMB_X22_Y15_N26
\u0|addr_router|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router|Equal2~2_combout\ = (!\u0|nios2_qsys_0|F_pc\(13) & !\u0|nios2_qsys_0|F_pc\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|F_pc\(13),
	datad => \u0|nios2_qsys_0|F_pc\(12),
	combout => \u0|addr_router|Equal2~2_combout\);

-- Location: LCCOMB_X24_Y15_N4
\u0|cmd_xbar_demux|src2_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux|src2_valid~0_combout\ = (\u0|nios2_qsys_0|F_pc\(11)) # (!\u0|addr_router|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|addr_router|Equal3~0_combout\,
	datac => \u0|nios2_qsys_0|F_pc\(11),
	combout => \u0|cmd_xbar_demux|src2_valid~0_combout\);

-- Location: LCCOMB_X24_Y15_N6
\u0|cmd_xbar_demux|src2_valid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux|src2_valid~1_combout\ = (\u0|addr_router|Equal1~1_combout\ & (((!\u0|addr_router|Equal2~2_combout\ & \u0|cmd_xbar_demux|src2_valid~0_combout\)) # (!\u0|addr_router|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router|Equal1~1_combout\,
	datab => \u0|addr_router|Equal2~2_combout\,
	datac => \u0|cmd_xbar_demux|src2_valid~0_combout\,
	datad => \u0|addr_router|Equal2~1_combout\,
	combout => \u0|cmd_xbar_demux|src2_valid~1_combout\);

-- Location: LCCOMB_X31_Y16_N2
\u0|cmd_xbar_mux_002|WideOr1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|WideOr1~3_combout\ = (\u0|cmd_xbar_mux_002|saved_grant\(0) & (!\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout\ & (\u0|cmd_xbar_demux|src2_valid~1_combout\ & !\u0|nios2_qsys_0|i_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(0),
	datab => \u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout\,
	datac => \u0|cmd_xbar_demux|src2_valid~1_combout\,
	datad => \u0|nios2_qsys_0|i_read~regout\,
	combout => \u0|cmd_xbar_mux_002|WideOr1~3_combout\);

-- Location: LCCOMB_X34_Y17_N6
\u0|addr_router_001|Equal5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal5~0_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(6) & (\u0|nios2_qsys_0|W_alu_result\(5) & (\u0|addr_router_001|Equal3~1_combout\ & \u0|addr_router_001|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(6),
	datab => \u0|nios2_qsys_0|W_alu_result\(5),
	datac => \u0|addr_router_001|Equal3~1_combout\,
	datad => \u0|addr_router_001|Equal4~1_combout\,
	combout => \u0|addr_router_001|Equal5~0_combout\);

-- Location: LCCOMB_X31_Y16_N0
\u0|addr_router_001|src_channel[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|src_channel[2]~0_combout\ = (\u0|addr_router_001|Equal5~0_combout\) # ((\u0|addr_router_001|Equal7~0_combout\ & ((!\u0|nios2_qsys_0|W_alu_result\(4)) # (!\u0|nios2_qsys_0|W_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(3),
	datab => \u0|addr_router_001|Equal5~0_combout\,
	datac => \u0|addr_router_001|Equal7~0_combout\,
	datad => \u0|nios2_qsys_0|W_alu_result\(4),
	combout => \u0|addr_router_001|src_channel[2]~0_combout\);

-- Location: LCCOMB_X31_Y16_N22
\u0|cmd_xbar_mux_002|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|WideOr1~combout\ = (\u0|cmd_xbar_mux_002|WideOr1~3_combout\) # ((\u0|cmd_xbar_mux_002|WideOr1~2_combout\ & (!\u0|addr_router_001|src_channel[2]~1_combout\ & !\u0|addr_router_001|src_channel[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|WideOr1~2_combout\,
	datab => \u0|addr_router_001|src_channel[2]~1_combout\,
	datac => \u0|cmd_xbar_mux_002|WideOr1~3_combout\,
	datad => \u0|addr_router_001|src_channel[2]~0_combout\,
	combout => \u0|cmd_xbar_mux_002|WideOr1~combout\);

-- Location: LCCOMB_X24_Y14_N0
\u0|cmd_xbar_mux_002|update_grant~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|update_grant~0_combout\ = (\u0|cmd_xbar_mux_002|WideOr1~combout\ & (\u0|cmd_xbar_mux_002|last_cycle~0_combout\ & ((\u0|cmd_xbar_mux_002|src_payload\(0))))) # (!\u0|cmd_xbar_mux_002|WideOr1~combout\ & 
-- (((!\u0|cmd_xbar_mux_002|packet_in_progress~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|last_cycle~0_combout\,
	datab => \u0|cmd_xbar_mux_002|packet_in_progress~regout\,
	datac => \u0|cmd_xbar_mux_002|src_payload\(0),
	datad => \u0|cmd_xbar_mux_002|WideOr1~combout\,
	combout => \u0|cmd_xbar_mux_002|update_grant~0_combout\);

-- Location: LCFF_X24_Y15_N3
\u0|cmd_xbar_mux_002|saved_grant[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|arb|grant[0]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cmd_xbar_mux_002|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux_002|saved_grant\(0));

-- Location: LCCOMB_X24_Y14_N4
\u0|cmd_xbar_mux_002|src_payload[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_payload\(0) = (\u0|cmd_xbar_mux_002|saved_grant\(1)) # (\u0|cmd_xbar_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|cmd_xbar_mux_002|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_002|src_payload\(0));

-- Location: LCFF_X24_Y14_N5
\u0|width_adapter|endofpacket_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_payload\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|ALT_INV_use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|endofpacket_reg~regout\);

-- Location: LCCOMB_X24_Y14_N2
\u0|width_adapter|out_endofpacket~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_endofpacket~0_combout\ = (\u0|width_adapter|count\(0) & (\u0|width_adapter|endofpacket_reg~regout\ & \u0|width_adapter|use_reg~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|count\(0),
	datac => \u0|width_adapter|endofpacket_reg~regout\,
	datad => \u0|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|out_endofpacket~0_combout\);

-- Location: LCCOMB_X28_Y13_N4
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][83]~regout\)) # 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & ((\u0|width_adapter|out_endofpacket~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][83]~regout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \u0|width_adapter|out_endofpacket~0_combout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\);

-- Location: LCCOMB_X27_Y13_N16
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\ = ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\u0|sdram_0|za_valid~regout\) # 
-- (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\)))) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|za_valid~regout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\);

-- Location: LCFF_X28_Y13_N5
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]~regout\);

-- Location: LCCOMB_X28_Y13_N20
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]~regout\)) # 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|width_adapter|out_endofpacket~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]~regout\,
	datac => \u0|width_adapter|out_endofpacket~0_combout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\);

-- Location: LCCOMB_X15_Y13_N28
\u0|sdram_0|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector1~0_combout\ = (\u0|sdram_0|i_state.000~regout\ & (!\u0|sdram_0|i_state.011~regout\ & ((\u0|sdram_0|i_cmd\(2)) # (!\u0|sdram_0|i_state.101~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_state.000~regout\,
	datab => \u0|sdram_0|i_state.101~regout\,
	datac => \u0|sdram_0|i_cmd\(2),
	datad => \u0|sdram_0|i_state.011~regout\,
	combout => \u0|sdram_0|Selector1~0_combout\);

-- Location: LCFF_X15_Y13_N29
\u0|sdram_0|i_cmd[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector1~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|i_cmd\(2));

-- Location: LCFF_X17_Y13_N31
\u0|sdram_0|m_state.000000010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector25~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_state.000000010~regout\);

-- Location: LCCOMB_X16_Y12_N4
\u0|sdram_0|Selector25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector25~4_combout\ = (\u0|sdram_0|init_done~regout\ & !\u0|sdram_0|m_state.000000001~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|init_done~regout\,
	datac => \u0|sdram_0|m_state.000000001~regout\,
	combout => \u0|sdram_0|Selector25~4_combout\);

-- Location: LCCOMB_X17_Y13_N2
\u0|sdram_0|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector23~0_combout\ = (\u0|sdram_0|ack_refresh_request~regout\ & (((\u0|sdram_0|m_state.000000001~regout\) # (!\u0|sdram_0|init_done~regout\)))) # (!\u0|sdram_0|ack_refresh_request~regout\ & (\u0|sdram_0|m_state.010000000~regout\ & 
-- ((\u0|sdram_0|m_state.000000001~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.010000000~regout\,
	datab => \u0|sdram_0|init_done~regout\,
	datac => \u0|sdram_0|ack_refresh_request~regout\,
	datad => \u0|sdram_0|m_state.000000001~regout\,
	combout => \u0|sdram_0|Selector23~0_combout\);

-- Location: LCFF_X17_Y13_N3
\u0|sdram_0|ack_refresh_request\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector23~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|ack_refresh_request~regout\);

-- Location: LCCOMB_X17_Y13_N26
\u0|sdram_0|refresh_request~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|refresh_request~0_combout\ = (\u0|sdram_0|init_done~regout\ & (!\u0|sdram_0|ack_refresh_request~regout\ & ((\u0|sdram_0|refresh_request~regout\) # (\u0|sdram_0|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|init_done~regout\,
	datab => \u0|sdram_0|ack_refresh_request~regout\,
	datac => \u0|sdram_0|refresh_request~regout\,
	datad => \u0|sdram_0|Equal0~3_combout\,
	combout => \u0|sdram_0|refresh_request~0_combout\);

-- Location: LCFF_X17_Y13_N27
\u0|sdram_0|refresh_request\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|refresh_request~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|refresh_request~regout\);

-- Location: LCCOMB_X17_Y12_N26
\u0|sdram_0|Selector32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector32~0_combout\ = (\u0|sdram_0|m_state.100000000~regout\ & !\u0|sdram_0|refresh_request~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.100000000~regout\,
	datac => \u0|sdram_0|refresh_request~regout\,
	combout => \u0|sdram_0|Selector32~0_combout\);

-- Location: LCCOMB_X18_Y13_N10
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries[0]~1_combout\ = \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~3_combout\ $ (\u0|sdram_0|f_select~combout\ $ 
-- (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~3_combout\,
	datab => \u0|sdram_0|f_select~combout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(0),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries[0]~1_combout\);

-- Location: LCFF_X18_Y13_N11
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries[0]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(0));

-- Location: LCCOMB_X18_Y13_N4
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(1)) # (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(1),
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(0),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\);

-- Location: LCCOMB_X17_Y12_N2
\u0|sdram_0|Selector27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector27~1_combout\ = (\u0|sdram_0|m_state.100000000~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\ & (!\u0|sdram_0|refresh_request~regout\ & \u0|sdram_0|pending~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.100000000~regout\,
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\,
	datac => \u0|sdram_0|refresh_request~regout\,
	datad => \u0|sdram_0|pending~13_combout\,
	combout => \u0|sdram_0|Selector27~1_combout\);

-- Location: LCCOMB_X22_Y15_N12
\u0|cmd_xbar_mux_002|src_data[50]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_data\(50) = (\u0|cmd_xbar_mux_002|saved_grant\(0) & (((\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(14))) # (!\u0|nios2_qsys_0|F_pc\(12)))) # (!\u0|cmd_xbar_mux_002|saved_grant\(0) & 
-- (\u0|cmd_xbar_mux_002|saved_grant\(1) & (\u0|nios2_qsys_0|W_alu_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(0),
	datab => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u0|nios2_qsys_0|W_alu_result\(14),
	datad => \u0|nios2_qsys_0|F_pc\(12),
	combout => \u0|cmd_xbar_mux_002|src_data\(50));

-- Location: LCCOMB_X27_Y13_N28
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\u0|sdram_0|za_valid~regout\) # 
-- (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|sdram_0|za_valid~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\);

-- Location: LCCOMB_X22_Y13_N10
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7)))) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6))))) # 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & (((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & !\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\);

-- Location: LCFF_X22_Y13_N11
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7));

-- Location: LCCOMB_X22_Y13_N22
\u0|width_adapter|data_reg[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|data_reg[3]~0_combout\ = ((!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & ((!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal0~0_combout\)))) # (!\u0|width_adapter|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal0~0_combout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\,
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datad => \u0|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|data_reg[3]~0_combout\);

-- Location: LCFF_X22_Y15_N13
\u0|width_adapter|address_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_data\(50),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|address_reg\(14));

-- Location: LCCOMB_X19_Y15_N4
\u0|width_adapter|out_data[32]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[32]~6_combout\ = (\u0|width_adapter|use_reg~regout\ & ((\u0|width_adapter|address_reg\(14)))) # (!\u0|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_002|src_data\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|src_data\(50),
	datac => \u0|width_adapter|use_reg~regout\,
	datad => \u0|width_adapter|address_reg\(14),
	combout => \u0|width_adapter|out_data[32]~6_combout\);

-- Location: LCCOMB_X23_Y13_N10
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (\u0|cmd_xbar_mux_002|saved_grant\(1) & ((\u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\) # ((\u0|cmd_xbar_mux_002|saved_grant\(0) & 
-- \u0|nios2_qsys_0_instruction_master_translator|uav_read~combout\)))) # (!\u0|cmd_xbar_mux_002|saved_grant\(1) & (\u0|cmd_xbar_mux_002|saved_grant\(0) & ((\u0|nios2_qsys_0_instruction_master_translator|uav_read~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u0|cmd_xbar_mux_002|saved_grant\(0),
	datac => \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datad => \u0|nios2_qsys_0_instruction_master_translator|uav_read~combout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X18_Y13_N0
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal0~0_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(1) & !\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(1),
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(0),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y13_N10
\u0|width_adapter|out_data[17]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[17]~0_combout\ = (!\u0|width_adapter|use_reg~regout\ & \u0|cmd_xbar_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|width_adapter|use_reg~regout\,
	datad => \u0|cmd_xbar_mux_002|saved_grant\(0),
	combout => \u0|width_adapter|out_data[17]~0_combout\);

-- Location: LCCOMB_X24_Y13_N20
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~1_combout\ = (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal0~0_combout\ & ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\) # 
-- ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\) # (\u0|width_adapter|out_data[17]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal0~0_combout\,
	datad => \u0|width_adapter|out_data[17]~0_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~1_combout\);

-- Location: LCCOMB_X18_Y13_N2
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~4_combout\ = (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & 
-- (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~1_combout\ & \u0|cmd_xbar_mux_002|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~1_combout\,
	datad => \u0|cmd_xbar_mux_002|WideOr1~combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~4_combout\);

-- Location: LCCOMB_X22_Y13_N4
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & \u0|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datad => \u0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X18_Y13_N30
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ = (((!\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)) # 
-- (!\u0|cmd_xbar_mux_002|WideOr1~combout\)) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\,
	datab => \u0|cmd_xbar_mux_002|WideOr1~combout\,
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datad => \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\);

-- Location: LCCOMB_X19_Y14_N0
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|wr_address~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|wr_address~0_combout\ = \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|wr_address~regout\ $ (((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~4_combout\) # 
-- ((!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal0~0_combout\ & !\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal0~0_combout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|wr_address~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~4_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|wr_address~0_combout\);

-- Location: LCFF_X19_Y14_N1
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|wr_address\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|wr_address~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|wr_address~regout\);

-- Location: LCCOMB_X19_Y14_N2
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|wr_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~4_combout\) # 
-- ((!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal0~0_combout\ & !\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal0~0_combout\,
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~4_combout\,
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|wr_address~regout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\);

-- Location: LCFF_X19_Y15_N5
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[32]~6_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(31));

-- Location: LCCOMB_X20_Y15_N16
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[31]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[31]~6_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(31)))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(31),
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(31),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[31]~6_combout\);

-- Location: LCCOMB_X19_Y14_N12
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\ = (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|wr_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~4_combout\) # 
-- ((!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal0~0_combout\ & !\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal0~0_combout\,
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~4_combout\,
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|wr_address~regout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\);

-- Location: LCFF_X19_Y12_N9
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	sload => VCC,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(40));

-- Location: LCCOMB_X18_Y12_N28
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[40]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[40]~1_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(40))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(40),
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(40),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[40]~1_combout\);

-- Location: LCCOMB_X17_Y12_N10
\u0|sdram_0|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector28~0_combout\ = (\u0|sdram_0|m_next.000010000~regout\ & ((\u0|sdram_0|Selector27~0_combout\) # ((\u0|sdram_0|Selector27~1_combout\ & !\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[40]~1_combout\)))) # 
-- (!\u0|sdram_0|m_next.000010000~regout\ & (\u0|sdram_0|Selector27~1_combout\ & ((!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[40]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_next.000010000~regout\,
	datab => \u0|sdram_0|Selector27~1_combout\,
	datac => \u0|sdram_0|Selector27~0_combout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[40]~1_combout\,
	combout => \u0|sdram_0|Selector28~0_combout\);

-- Location: LCCOMB_X17_Y12_N4
\u0|sdram_0|Selector27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector27~3_combout\ = (!\u0|sdram_0|WideOr9~0_combout\ & ((\u0|sdram_0|refresh_request~regout\) # ((\u0|sdram_0|m_state.000000001~regout\ & \u0|sdram_0|pending~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|refresh_request~regout\,
	datab => \u0|sdram_0|m_state.000000001~regout\,
	datac => \u0|sdram_0|WideOr9~0_combout\,
	datad => \u0|sdram_0|pending~combout\,
	combout => \u0|sdram_0|Selector27~3_combout\);

-- Location: LCCOMB_X17_Y12_N22
\u0|sdram_0|Selector27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector27~5_combout\ = ((\u0|sdram_0|m_state.100000000~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\) # (\u0|sdram_0|refresh_request~regout\)))) # (!\u0|sdram_0|WideOr8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.100000000~regout\,
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\,
	datac => \u0|sdram_0|refresh_request~regout\,
	datad => \u0|sdram_0|WideOr8~0_combout\,
	combout => \u0|sdram_0|Selector27~5_combout\);

-- Location: LCCOMB_X17_Y12_N8
\u0|sdram_0|Selector27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector27~6_combout\ = (\u0|sdram_0|Selector27~4_combout\) # ((\u0|sdram_0|Selector24~0_combout\) # ((\u0|sdram_0|Selector27~3_combout\) # (\u0|sdram_0|Selector27~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|Selector27~4_combout\,
	datab => \u0|sdram_0|Selector24~0_combout\,
	datac => \u0|sdram_0|Selector27~3_combout\,
	datad => \u0|sdram_0|Selector27~5_combout\,
	combout => \u0|sdram_0|Selector27~6_combout\);

-- Location: LCFF_X17_Y12_N11
\u0|sdram_0|m_state.000010000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector28~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0|Selector27~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_state.000010000~regout\);

-- Location: LCCOMB_X17_Y12_N20
\u0|sdram_0|active_rnw~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|active_rnw~2_combout\ = (\u0|sdram_0|refresh_request~regout\) # ((\u0|sdram_0|pending~combout\) # ((!\u0|sdram_0|m_state.000001000~regout\ & !\u0|sdram_0|m_state.000010000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000001000~regout\,
	datab => \u0|sdram_0|m_state.000010000~regout\,
	datac => \u0|sdram_0|refresh_request~regout\,
	datad => \u0|sdram_0|pending~combout\,
	combout => \u0|sdram_0|active_rnw~2_combout\);

-- Location: LCCOMB_X16_Y12_N22
\u0|sdram_0|active_rnw~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|active_rnw~3_combout\ = (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & (((!\u0|sdram_0|active_rnw~4_combout\ & !\u0|sdram_0|Selector29~0_combout\)) # (!\u0|sdram_0|active_rnw~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|active_rnw~4_combout\,
	datab => \u0|sdram_0|active_rnw~2_combout\,
	datac => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datad => \u0|sdram_0|Selector29~0_combout\,
	combout => \u0|sdram_0|active_rnw~3_combout\);

-- Location: LCFF_X20_Y15_N17
\u0|sdram_0|active_addr[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[31]~6_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_addr\(13));

-- Location: LCCOMB_X22_Y15_N22
\u0|cmd_xbar_mux_002|src_data[49]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_data\(49) = (\u0|cmd_xbar_mux_002|saved_grant\(0) & ((\u0|nios2_qsys_0|F_pc\(11)) # ((\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(13))))) # (!\u0|cmd_xbar_mux_002|saved_grant\(0) & 
-- (\u0|cmd_xbar_mux_002|saved_grant\(1) & ((\u0|nios2_qsys_0|W_alu_result\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(0),
	datab => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u0|nios2_qsys_0|F_pc\(11),
	datad => \u0|nios2_qsys_0|W_alu_result\(13),
	combout => \u0|cmd_xbar_mux_002|src_data\(49));

-- Location: LCCOMB_X19_Y15_N16
\u0|width_adapter|out_data[31]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[31]~7_combout\ = (\u0|width_adapter|use_reg~regout\ & (\u0|width_adapter|address_reg\(13))) # (!\u0|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_002|src_data\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|address_reg\(13),
	datab => \u0|cmd_xbar_mux_002|src_data\(49),
	datac => \u0|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|out_data[31]~7_combout\);

-- Location: LCFF_X19_Y15_N17
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[31]~7_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(30));

-- Location: LCCOMB_X20_Y15_N14
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[30]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[30]~7_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(30)))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(30),
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(30),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[30]~7_combout\);

-- Location: LCFF_X20_Y15_N15
\u0|sdram_0|active_addr[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[30]~7_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_addr\(12));

-- Location: LCCOMB_X20_Y15_N26
\u0|sdram_0|pending~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|pending~5_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[31]~6_combout\ & (\u0|sdram_0|active_addr\(13) & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[30]~7_combout\ $ 
-- (!\u0|sdram_0|active_addr\(12))))) # (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[31]~6_combout\ & (!\u0|sdram_0|active_addr\(13) & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[30]~7_combout\ $ 
-- (!\u0|sdram_0|active_addr\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[31]~6_combout\,
	datab => \u0|sdram_0|active_addr\(13),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[30]~7_combout\,
	datad => \u0|sdram_0|active_addr\(12),
	combout => \u0|sdram_0|pending~5_combout\);

-- Location: LCCOMB_X20_Y17_N20
\u0|cmd_xbar_mux_002|src_data[48]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_data\(48) = (\u0|nios2_qsys_0|F_pc\(10) & ((\u0|cmd_xbar_mux_002|saved_grant\(0)) # ((\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(12))))) # (!\u0|nios2_qsys_0|F_pc\(10) & 
-- (((\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(10),
	datab => \u0|cmd_xbar_mux_002|saved_grant\(0),
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|nios2_qsys_0|W_alu_result\(12),
	combout => \u0|cmd_xbar_mux_002|src_data\(48));

-- Location: LCFF_X20_Y17_N21
\u0|width_adapter|address_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_data\(48),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|address_reg\(12));

-- Location: LCCOMB_X19_Y15_N12
\u0|width_adapter|out_data[30]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[30]~4_combout\ = (\u0|width_adapter|use_reg~regout\ & ((\u0|width_adapter|address_reg\(12)))) # (!\u0|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_002|src_data\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_002|src_data\(48),
	datac => \u0|width_adapter|use_reg~regout\,
	datad => \u0|width_adapter|address_reg\(12),
	combout => \u0|width_adapter|out_data[30]~4_combout\);

-- Location: LCCOMB_X19_Y15_N22
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[29]~feeder_combout\ = \u0|width_adapter|out_data[30]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|out_data[30]~4_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[29]~feeder_combout\);

-- Location: LCFF_X19_Y15_N23
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[29]~feeder_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(29));

-- Location: LCFF_X19_Y15_N13
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[30]~4_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(29));

-- Location: LCCOMB_X19_Y13_N10
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[29]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[29]~4_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(29)))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(29),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(29),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[29]~4_combout\);

-- Location: LCFF_X19_Y13_N11
\u0|sdram_0|active_addr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[29]~4_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_addr\(11));

-- Location: LCCOMB_X20_Y17_N22
\u0|cmd_xbar_mux_002|src_data[47]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_data\(47) = (\u0|cmd_xbar_mux_002|saved_grant\(1) & ((\u0|nios2_qsys_0|W_alu_result\(11)) # ((\u0|nios2_qsys_0|F_pc\(9) & \u0|cmd_xbar_mux_002|saved_grant\(0))))) # (!\u0|cmd_xbar_mux_002|saved_grant\(1) & 
-- (((\u0|nios2_qsys_0|F_pc\(9) & \u0|cmd_xbar_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u0|nios2_qsys_0|W_alu_result\(11),
	datac => \u0|nios2_qsys_0|F_pc\(9),
	datad => \u0|cmd_xbar_mux_002|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_002|src_data\(47));

-- Location: LCFF_X20_Y17_N23
\u0|width_adapter|address_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_data\(47),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|address_reg\(11));

-- Location: LCCOMB_X19_Y15_N24
\u0|width_adapter|out_data[29]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[29]~5_combout\ = (\u0|width_adapter|use_reg~regout\ & (\u0|width_adapter|address_reg\(11))) # (!\u0|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_002|src_data\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter|address_reg\(11),
	datac => \u0|width_adapter|use_reg~regout\,
	datad => \u0|cmd_xbar_mux_002|src_data\(47),
	combout => \u0|width_adapter|out_data[29]~5_combout\);

-- Location: LCFF_X19_Y15_N19
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|width_adapter|out_data[29]~5_combout\,
	sload => VCC,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(28));

-- Location: LCFF_X19_Y15_N25
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[29]~5_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(28));

-- Location: LCCOMB_X19_Y13_N16
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[28]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[28]~5_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(28)))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(28),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(28),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[28]~5_combout\);

-- Location: LCCOMB_X19_Y13_N4
\u0|sdram_0|pending~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|pending~4_combout\ = (\u0|sdram_0|active_addr\(10) & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[28]~5_combout\ & (\u0|sdram_0|active_addr\(11) $ 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[29]~4_combout\)))) # (!\u0|sdram_0|active_addr\(10) & (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[28]~5_combout\ & (\u0|sdram_0|active_addr\(11) $ 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[29]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|active_addr\(10),
	datab => \u0|sdram_0|active_addr\(11),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[28]~5_combout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[29]~4_combout\,
	combout => \u0|sdram_0|pending~4_combout\);

-- Location: LCCOMB_X20_Y17_N10
\u0|cmd_xbar_mux_002|src_data[46]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_data\(46) = (\u0|nios2_qsys_0|F_pc\(8) & ((\u0|cmd_xbar_mux_002|saved_grant\(0)) # ((\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(10))))) # (!\u0|nios2_qsys_0|F_pc\(8) & 
-- (((\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(8),
	datab => \u0|cmd_xbar_mux_002|saved_grant\(0),
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|nios2_qsys_0|W_alu_result\(10),
	combout => \u0|cmd_xbar_mux_002|src_data\(46));

-- Location: LCCOMB_X19_Y15_N8
\u0|width_adapter|out_data[28]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[28]~3_combout\ = (\u0|width_adapter|use_reg~regout\ & (\u0|width_adapter|address_reg\(10))) # (!\u0|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_002|src_data\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|address_reg\(10),
	datac => \u0|width_adapter|use_reg~regout\,
	datad => \u0|cmd_xbar_mux_002|src_data\(46),
	combout => \u0|width_adapter|out_data[28]~3_combout\);

-- Location: LCCOMB_X19_Y15_N2
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[27]~feeder_combout\ = \u0|width_adapter|out_data[28]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|out_data[28]~3_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[27]~feeder_combout\);

-- Location: LCFF_X19_Y15_N3
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[27]~feeder_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(27));

-- Location: LCCOMB_X20_Y15_N24
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[27]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[27]~3_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(27))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(27),
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(27),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[27]~3_combout\);

-- Location: LCFF_X20_Y15_N25
\u0|sdram_0|active_addr[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[27]~3_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_addr\(9));

-- Location: LCCOMB_X25_Y16_N22
\u0|cmd_xbar_mux_002|src_data[58]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_data\(58) = (\u0|nios2_qsys_0|W_alu_result\(22) & ((\u0|cmd_xbar_mux_002|saved_grant\(1)) # ((\u0|cmd_xbar_mux_002|saved_grant\(0) & \u0|nios2_qsys_0|F_pc\(20))))) # (!\u0|nios2_qsys_0|W_alu_result\(22) & 
-- (\u0|cmd_xbar_mux_002|saved_grant\(0) & ((\u0|nios2_qsys_0|F_pc\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(22),
	datab => \u0|cmd_xbar_mux_002|saved_grant\(0),
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|nios2_qsys_0|F_pc\(20),
	combout => \u0|cmd_xbar_mux_002|src_data\(58));

-- Location: LCFF_X25_Y16_N23
\u0|width_adapter|address_reg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_data\(58),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|address_reg\(22));

-- Location: LCCOMB_X19_Y15_N28
\u0|width_adapter|out_data[40]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[40]~2_combout\ = (\u0|width_adapter|use_reg~regout\ & ((\u0|width_adapter|address_reg\(22)))) # (!\u0|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_002|src_data\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_002|src_data\(58),
	datac => \u0|width_adapter|use_reg~regout\,
	datad => \u0|width_adapter|address_reg\(22),
	combout => \u0|width_adapter|out_data[40]~2_combout\);

-- Location: LCCOMB_X19_Y15_N6
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[39]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[39]~feeder_combout\ = \u0|width_adapter|out_data[40]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|out_data[40]~2_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[39]~feeder_combout\);

-- Location: LCFF_X19_Y15_N7
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[39]~feeder_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(39));

-- Location: LCFF_X19_Y15_N29
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[40]~2_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(39));

-- Location: LCCOMB_X20_Y15_N18
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[39]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[39]~2_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(39)))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(39),
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(39),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[39]~2_combout\);

-- Location: LCCOMB_X20_Y15_N28
\u0|sdram_0|pending~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|pending~3_combout\ = (\u0|sdram_0|active_addr\(21) & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[39]~2_combout\ & (\u0|sdram_0|active_addr\(9) $ 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[27]~3_combout\)))) # (!\u0|sdram_0|active_addr\(21) & (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[39]~2_combout\ & (\u0|sdram_0|active_addr\(9) $ 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[27]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|active_addr\(21),
	datab => \u0|sdram_0|active_addr\(9),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[27]~3_combout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[39]~2_combout\,
	combout => \u0|sdram_0|pending~3_combout\);

-- Location: LCCOMB_X20_Y15_N12
\u0|sdram_0|pending~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|pending~6_combout\ = (\u0|sdram_0|pending~2_combout\ & (\u0|sdram_0|pending~5_combout\ & (\u0|sdram_0|pending~4_combout\ & \u0|sdram_0|pending~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|pending~2_combout\,
	datab => \u0|sdram_0|pending~5_combout\,
	datac => \u0|sdram_0|pending~4_combout\,
	datad => \u0|sdram_0|pending~3_combout\,
	combout => \u0|sdram_0|pending~6_combout\);

-- Location: LCCOMB_X18_Y13_N12
\u0|sdram_0|pending\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|pending~combout\ = (((!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(0) & !\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(1))) # (!\u0|sdram_0|pending~11_combout\)) # (!\u0|sdram_0|pending~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(0),
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(1),
	datac => \u0|sdram_0|pending~6_combout\,
	datad => \u0|sdram_0|pending~11_combout\,
	combout => \u0|sdram_0|pending~combout\);

-- Location: LCCOMB_X17_Y12_N14
\u0|sdram_0|Selector26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector26~1_combout\ = (\u0|sdram_0|m_state.000001000~regout\ & ((\u0|sdram_0|m_state.000000100~regout\) # ((\u0|sdram_0|refresh_request~regout\)))) # (!\u0|sdram_0|m_state.000001000~regout\ & (\u0|sdram_0|m_state.000010000~regout\ & 
-- ((\u0|sdram_0|m_state.000000100~regout\) # (\u0|sdram_0|refresh_request~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000001000~regout\,
	datab => \u0|sdram_0|m_state.000000100~regout\,
	datac => \u0|sdram_0|refresh_request~regout\,
	datad => \u0|sdram_0|m_state.000010000~regout\,
	combout => \u0|sdram_0|Selector26~1_combout\);

-- Location: LCCOMB_X17_Y12_N18
\u0|sdram_0|Selector26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector26~2_combout\ = (\u0|sdram_0|Selector26~0_combout\) # (((!\u0|sdram_0|pending~combout\ & \u0|sdram_0|Selector26~1_combout\)) # (!\u0|sdram_0|WideOr8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|Selector26~0_combout\,
	datab => \u0|sdram_0|pending~combout\,
	datac => \u0|sdram_0|Selector26~1_combout\,
	datad => \u0|sdram_0|WideOr8~0_combout\,
	combout => \u0|sdram_0|Selector26~2_combout\);

-- Location: LCFF_X17_Y12_N19
\u0|sdram_0|m_state.000000100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector26~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_state.000000100~regout\);

-- Location: LCCOMB_X17_Y12_N30
\u0|sdram_0|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector24~0_combout\ = (!\u0|sdram_0|m_count\(1) & \u0|sdram_0|m_state.000000100~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_count\(1),
	datad => \u0|sdram_0|m_state.000000100~regout\,
	combout => \u0|sdram_0|Selector24~0_combout\);

-- Location: LCCOMB_X17_Y12_N24
\u0|sdram_0|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector27~0_combout\ = (\u0|sdram_0|Selector24~0_combout\ & (((!\u0|sdram_0|refresh_request~regout\ & !\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\)) # (!\u0|sdram_0|m_state.100000000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.100000000~regout\,
	datab => \u0|sdram_0|Selector24~0_combout\,
	datac => \u0|sdram_0|refresh_request~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\,
	combout => \u0|sdram_0|Selector27~0_combout\);

-- Location: LCCOMB_X17_Y12_N16
\u0|sdram_0|Selector27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector27~2_combout\ = (\u0|sdram_0|m_next.000001000~regout\ & ((\u0|sdram_0|Selector27~0_combout\) # ((\u0|sdram_0|Selector27~1_combout\ & \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[40]~1_combout\)))) # 
-- (!\u0|sdram_0|m_next.000001000~regout\ & (\u0|sdram_0|Selector27~1_combout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[40]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_next.000001000~regout\,
	datab => \u0|sdram_0|Selector27~1_combout\,
	datac => \u0|sdram_0|Selector27~0_combout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[40]~1_combout\,
	combout => \u0|sdram_0|Selector27~2_combout\);

-- Location: LCFF_X17_Y12_N17
\u0|sdram_0|m_state.000001000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector27~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0|Selector27~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_state.000001000~regout\);

-- Location: LCCOMB_X17_Y12_N28
\u0|sdram_0|WideOr9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|WideOr9~0_combout\ = (!\u0|sdram_0|m_state.000010000~regout\ & !\u0|sdram_0|m_state.000001000~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datac => \u0|sdram_0|m_state.000001000~regout\,
	combout => \u0|sdram_0|WideOr9~0_combout\);

-- Location: LCCOMB_X17_Y12_N6
\u0|sdram_0|Selector32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector32~1_combout\ = (\u0|sdram_0|Selector32~0_combout\ & (((!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\) # (!\u0|sdram_0|WideOr9~0_combout\)))) # (!\u0|sdram_0|Selector32~0_combout\ & 
-- (!\u0|sdram_0|WideOr9~0_combout\ & ((!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\) # (!\u0|sdram_0|pending~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|pending~13_combout\,
	datab => \u0|sdram_0|Selector32~0_combout\,
	datac => \u0|sdram_0|WideOr9~0_combout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\,
	combout => \u0|sdram_0|Selector32~1_combout\);

-- Location: LCFF_X17_Y12_N7
\u0|sdram_0|m_state.100000000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector32~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_state.100000000~regout\);

-- Location: LCCOMB_X18_Y12_N22
\u0|sdram_0|m_next~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|m_next~17_combout\ = (\u0|sdram_0|refresh_request~regout\) # ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\ & ((!\u0|sdram_0|pending~6_combout\) # (!\u0|sdram_0|pending~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\,
	datab => \u0|sdram_0|pending~11_combout\,
	datac => \u0|sdram_0|refresh_request~regout\,
	datad => \u0|sdram_0|pending~6_combout\,
	combout => \u0|sdram_0|m_next~17_combout\);

-- Location: LCCOMB_X15_Y12_N20
\u0|sdram_0|Selector38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector38~0_combout\ = (\u0|sdram_0|m_state.100000000~regout\ & !\u0|sdram_0|m_next~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_0|m_state.100000000~regout\,
	datad => \u0|sdram_0|m_next~17_combout\,
	combout => \u0|sdram_0|Selector38~0_combout\);

-- Location: LCCOMB_X18_Y12_N16
\u0|sdram_0|m_next~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|m_next~18_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\ & (\u0|sdram_0|pending~11_combout\ & (\u0|sdram_0|refresh_request~regout\ & \u0|sdram_0|pending~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\,
	datab => \u0|sdram_0|pending~11_combout\,
	datac => \u0|sdram_0|refresh_request~regout\,
	datad => \u0|sdram_0|pending~6_combout\,
	combout => \u0|sdram_0|m_next~18_combout\);

-- Location: LCCOMB_X15_Y12_N24
\u0|sdram_0|Selector36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector36~0_combout\ = ((\u0|sdram_0|Selector38~0_combout\) # ((!\u0|sdram_0|WideOr9~0_combout\ & !\u0|sdram_0|m_next~18_combout\))) # (!\u0|sdram_0|Selector33~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|WideOr9~0_combout\,
	datab => \u0|sdram_0|Selector33~0_combout\,
	datac => \u0|sdram_0|Selector38~0_combout\,
	datad => \u0|sdram_0|m_next~18_combout\,
	combout => \u0|sdram_0|Selector36~0_combout\);

-- Location: LCCOMB_X16_Y12_N14
\u0|sdram_0|Selector36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector36~1_combout\ = (\u0|sdram_0|Selector25~4_combout\ & ((\u0|sdram_0|refresh_request~regout\) # ((\u0|sdram_0|m_next.010000000~regout\)))) # (!\u0|sdram_0|Selector25~4_combout\ & (((\u0|sdram_0|m_next.010000000~regout\ & 
-- \u0|sdram_0|Selector36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|refresh_request~regout\,
	datab => \u0|sdram_0|Selector25~4_combout\,
	datac => \u0|sdram_0|m_next.010000000~regout\,
	datad => \u0|sdram_0|Selector36~0_combout\,
	combout => \u0|sdram_0|Selector36~1_combout\);

-- Location: LCFF_X16_Y12_N15
\u0|sdram_0|m_next.010000000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector36~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_next.010000000~regout\);

-- Location: LCCOMB_X16_Y12_N24
\u0|sdram_0|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector30~0_combout\ = (!\u0|sdram_0|m_count\(1) & \u0|sdram_0|m_state.000100000~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_0|m_count\(1),
	datad => \u0|sdram_0|m_state.000100000~regout\,
	combout => \u0|sdram_0|Selector30~0_combout\);

-- Location: LCCOMB_X16_Y12_N16
\u0|sdram_0|Selector30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector30~1_combout\ = (\u0|sdram_0|Selector30~0_combout\) # ((\u0|sdram_0|refresh_request~regout\ & (\u0|sdram_0|init_done~regout\ & !\u0|sdram_0|m_state.000000001~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|refresh_request~regout\,
	datab => \u0|sdram_0|init_done~regout\,
	datac => \u0|sdram_0|m_state.000000001~regout\,
	datad => \u0|sdram_0|Selector30~0_combout\,
	combout => \u0|sdram_0|Selector30~1_combout\);

-- Location: LCFF_X16_Y12_N17
\u0|sdram_0|m_state.001000000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector30~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_state.001000000~regout\);

-- Location: LCCOMB_X16_Y12_N10
\u0|sdram_0|Selector38~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector38~3_combout\ = (\u0|sdram_0|m_state.001000000~regout\) # ((!\u0|sdram_0|m_state.000000001~regout\ & ((!\u0|sdram_0|init_done~regout\) # (!\u0|sdram_0|refresh_request~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|refresh_request~regout\,
	datab => \u0|sdram_0|init_done~regout\,
	datac => \u0|sdram_0|m_state.000000001~regout\,
	datad => \u0|sdram_0|m_state.001000000~regout\,
	combout => \u0|sdram_0|Selector38~3_combout\);

-- Location: LCCOMB_X15_Y12_N22
\u0|sdram_0|Selector39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector39~1_combout\ = (\u0|sdram_0|m_count\(0) & ((\u0|sdram_0|m_state.000000001~regout\) # ((!\u0|sdram_0|refresh_request~regout\) # (!\u0|sdram_0|init_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000000001~regout\,
	datab => \u0|sdram_0|m_count\(0),
	datac => \u0|sdram_0|init_done~regout\,
	datad => \u0|sdram_0|refresh_request~regout\,
	combout => \u0|sdram_0|Selector39~1_combout\);

-- Location: LCCOMB_X15_Y12_N8
\u0|sdram_0|Selector39~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector39~2_combout\ = (!\u0|sdram_0|m_state.000100000~regout\ & ((!\u0|sdram_0|m_state.000000100~regout\) # (!\u0|sdram_0|m_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|m_count\(1),
	datac => \u0|sdram_0|m_state.000000100~regout\,
	datad => \u0|sdram_0|m_state.000100000~regout\,
	combout => \u0|sdram_0|Selector39~2_combout\);

-- Location: LCCOMB_X15_Y12_N26
\u0|sdram_0|Selector39~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector39~3_combout\ = (\u0|sdram_0|Selector39~1_combout\ & (\u0|sdram_0|Selector39~2_combout\ & ((!\u0|sdram_0|m_next~18_combout\) # (!\u0|sdram_0|m_state.000001000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000001000~regout\,
	datab => \u0|sdram_0|Selector39~1_combout\,
	datac => \u0|sdram_0|Selector39~2_combout\,
	datad => \u0|sdram_0|m_next~18_combout\,
	combout => \u0|sdram_0|Selector39~3_combout\);

-- Location: LCCOMB_X15_Y12_N4
\u0|sdram_0|Selector39~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector39~4_combout\ = (\u0|sdram_0|m_state.000100000~regout\ & (\u0|sdram_0|m_count\(1) & ((!\u0|sdram_0|m_count\(0))))) # (!\u0|sdram_0|m_state.000100000~regout\ & (((\u0|sdram_0|m_count\(1) & !\u0|sdram_0|m_count\(0))) # 
-- (!\u0|sdram_0|m_state.000000100~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000100000~regout\,
	datab => \u0|sdram_0|m_count\(1),
	datac => \u0|sdram_0|m_state.000000100~regout\,
	datad => \u0|sdram_0|m_count\(0),
	combout => \u0|sdram_0|Selector39~4_combout\);

-- Location: LCCOMB_X16_Y12_N28
\u0|sdram_0|WideOr10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|WideOr10~0_combout\ = (\u0|sdram_0|m_state.000000001~regout\ & !\u0|sdram_0|m_state.001000000~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|m_state.000000001~regout\,
	datac => \u0|sdram_0|m_state.001000000~regout\,
	combout => \u0|sdram_0|WideOr10~0_combout\);

-- Location: LCCOMB_X15_Y12_N2
\u0|sdram_0|Selector39~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector39~5_combout\ = (\u0|sdram_0|Selector39~3_combout\) # ((\u0|sdram_0|Selector39~0_combout\ & (\u0|sdram_0|Selector39~4_combout\ & \u0|sdram_0|WideOr10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|Selector39~0_combout\,
	datab => \u0|sdram_0|Selector39~3_combout\,
	datac => \u0|sdram_0|Selector39~4_combout\,
	datad => \u0|sdram_0|WideOr10~0_combout\,
	combout => \u0|sdram_0|Selector39~5_combout\);

-- Location: LCFF_X15_Y12_N3
\u0|sdram_0|m_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector39~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_count\(0));

-- Location: LCCOMB_X15_Y12_N28
\u0|sdram_0|Selector38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector38~1_combout\ = (\u0|sdram_0|m_count\(1) & (\u0|sdram_0|m_count\(0) & ((\u0|sdram_0|m_state.000100000~regout\) # (\u0|sdram_0|m_state.000000100~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000100000~regout\,
	datab => \u0|sdram_0|m_count\(1),
	datac => \u0|sdram_0|m_state.000000100~regout\,
	datad => \u0|sdram_0|m_count\(0),
	combout => \u0|sdram_0|Selector38~1_combout\);

-- Location: LCCOMB_X15_Y12_N14
\u0|sdram_0|Selector38~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector38~2_combout\ = (\u0|sdram_0|m_state.010000000~regout\) # ((\u0|sdram_0|Selector38~1_combout\) # ((\u0|sdram_0|m_state.000001000~regout\ & \u0|sdram_0|m_next~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.010000000~regout\,
	datab => \u0|sdram_0|Selector38~1_combout\,
	datac => \u0|sdram_0|m_state.000001000~regout\,
	datad => \u0|sdram_0|m_next~18_combout\,
	combout => \u0|sdram_0|Selector38~2_combout\);

-- Location: LCCOMB_X15_Y12_N0
\u0|sdram_0|Selector38~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector38~4_combout\ = (\u0|sdram_0|Selector38~2_combout\) # ((\u0|sdram_0|m_count\(1) & ((\u0|sdram_0|Selector38~3_combout\) # (!\u0|sdram_0|Selector39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|Selector39~0_combout\,
	datab => \u0|sdram_0|Selector38~3_combout\,
	datac => \u0|sdram_0|m_count\(1),
	datad => \u0|sdram_0|Selector38~2_combout\,
	combout => \u0|sdram_0|Selector38~4_combout\);

-- Location: LCFF_X15_Y12_N1
\u0|sdram_0|m_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector38~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_count\(1));

-- Location: LCCOMB_X16_Y12_N2
\u0|sdram_0|Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector31~0_combout\ = (\u0|sdram_0|m_next.010000000~regout\ & (!\u0|sdram_0|m_count\(1) & \u0|sdram_0|m_state.000000100~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|m_next.010000000~regout\,
	datac => \u0|sdram_0|m_count\(1),
	datad => \u0|sdram_0|m_state.000000100~regout\,
	combout => \u0|sdram_0|Selector31~0_combout\);

-- Location: LCFF_X16_Y12_N3
\u0|sdram_0|m_state.010000000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector31~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_state.010000000~regout\);

-- Location: LCCOMB_X20_Y12_N14
\u0|sdram_0|WideOr8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|WideOr8~0_combout\ = (!\u0|sdram_0|m_state.001000000~regout\ & (!\u0|sdram_0|m_state.000000010~regout\ & !\u0|sdram_0|m_state.010000000~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.001000000~regout\,
	datac => \u0|sdram_0|m_state.000000010~regout\,
	datad => \u0|sdram_0|m_state.010000000~regout\,
	combout => \u0|sdram_0|WideOr8~0_combout\);

-- Location: LCCOMB_X15_Y13_N2
\u0|sdram_0|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector20~0_combout\ = (\u0|sdram_0|m_state.000000001~regout\ & (((!\u0|sdram_0|WideOr8~0_combout\)))) # (!\u0|sdram_0|m_state.000000001~regout\ & (\u0|sdram_0|i_cmd\(2) & ((!\u0|sdram_0|init_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000000001~regout\,
	datab => \u0|sdram_0|i_cmd\(2),
	datac => \u0|sdram_0|WideOr8~0_combout\,
	datad => \u0|sdram_0|init_done~regout\,
	combout => \u0|sdram_0|Selector20~0_combout\);

-- Location: LCFF_X15_Y13_N3
\u0|sdram_0|m_cmd[2]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector20~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_cmd[2]~_Duplicate_1_regout\);

-- Location: LCCOMB_X15_Y13_N14
\u0|sdram_0|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector3~0_combout\ = (!\u0|sdram_0|i_state.010~regout\ & (\u0|sdram_0|WideOr6~0_combout\ & ((\u0|sdram_0|i_cmd\(0)) # (!\u0|sdram_0|i_state.101~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_state.010~regout\,
	datab => \u0|sdram_0|WideOr6~0_combout\,
	datac => \u0|sdram_0|i_cmd\(0),
	datad => \u0|sdram_0|i_state.101~regout\,
	combout => \u0|sdram_0|Selector3~0_combout\);

-- Location: LCFF_X15_Y13_N15
\u0|sdram_0|i_cmd[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector3~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|i_cmd\(0));

-- Location: LCCOMB_X15_Y13_N24
\u0|sdram_0|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector22~0_combout\ = (!\u0|sdram_0|m_state.000000001~regout\ & ((\u0|sdram_0|init_done~regout\) # (!\u0|sdram_0|i_cmd\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|i_cmd\(0),
	datac => \u0|sdram_0|m_state.000000001~regout\,
	datad => \u0|sdram_0|init_done~regout\,
	combout => \u0|sdram_0|Selector22~0_combout\);

-- Location: LCCOMB_X18_Y12_N30
\u0|sdram_0|always5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|always5~0_combout\ = ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\ & (\u0|sdram_0|pending~11_combout\ & \u0|sdram_0|pending~6_combout\))) # (!\u0|sdram_0|f_pop~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\,
	datab => \u0|sdram_0|f_pop~regout\,
	datac => \u0|sdram_0|pending~11_combout\,
	datad => \u0|sdram_0|pending~6_combout\,
	combout => \u0|sdram_0|always5~0_combout\);

-- Location: LCCOMB_X15_Y13_N4
\u0|sdram_0|Selector22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector22~1_combout\ = (!\u0|sdram_0|Selector22~0_combout\ & ((\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|always5~0_combout\))) # (!\u0|sdram_0|m_state.000010000~regout\ & (!\u0|sdram_0|WideOr10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|WideOr10~0_combout\,
	datab => \u0|sdram_0|m_state.000010000~regout\,
	datac => \u0|sdram_0|Selector22~0_combout\,
	datad => \u0|sdram_0|always5~0_combout\,
	combout => \u0|sdram_0|Selector22~1_combout\);

-- Location: LCFF_X15_Y13_N5
\u0|sdram_0|m_cmd[0]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector22~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_cmd[0]~_Duplicate_1_regout\);

-- Location: LCCOMB_X15_Y13_N0
\u0|sdram_0|Selector21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector21~1_combout\ = (\u0|sdram_0|WideOr9~0_combout\ & (\u0|sdram_0|Selector21~0_combout\)) # (!\u0|sdram_0|WideOr9~0_combout\ & (\u0|sdram_0|always5~0_combout\ & ((\u0|sdram_0|Selector21~0_combout\) # 
-- (\u0|sdram_0|m_state.000000001~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|Selector21~0_combout\,
	datab => \u0|sdram_0|WideOr9~0_combout\,
	datac => \u0|sdram_0|m_state.000000001~regout\,
	datad => \u0|sdram_0|always5~0_combout\,
	combout => \u0|sdram_0|Selector21~1_combout\);

-- Location: LCFF_X15_Y13_N1
\u0|sdram_0|m_cmd[1]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector21~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_cmd[1]~_Duplicate_1_regout\);

-- Location: LCCOMB_X15_Y13_N30
\u0|sdram_0|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Equal4~0_combout\ = (!\u0|sdram_0|m_cmd[2]~_Duplicate_1_regout\ & (!\u0|sdram_0|m_cmd[0]~_Duplicate_1_regout\ & \u0|sdram_0|m_cmd[1]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|m_cmd[2]~_Duplicate_1_regout\,
	datac => \u0|sdram_0|m_cmd[0]~_Duplicate_1_regout\,
	datad => \u0|sdram_0|m_cmd[1]~_Duplicate_1_regout\,
	combout => \u0|sdram_0|Equal4~0_combout\);

-- Location: LCFF_X15_Y13_N31
\u0|sdram_0|rd_valid[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Equal4~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|rd_valid\(0));

-- Location: LCCOMB_X14_Y13_N2
\u0|sdram_0|rd_valid[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|rd_valid[1]~feeder_combout\ = \u0|sdram_0|rd_valid\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_0|rd_valid\(0),
	combout => \u0|sdram_0|rd_valid[1]~feeder_combout\);

-- Location: LCFF_X14_Y13_N3
\u0|sdram_0|rd_valid[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|rd_valid[1]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|rd_valid\(1));

-- Location: LCCOMB_X14_Y13_N8
\u0|sdram_0|rd_valid[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|rd_valid[2]~feeder_combout\ = \u0|sdram_0|rd_valid\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_0|rd_valid\(1),
	combout => \u0|sdram_0|rd_valid[2]~feeder_combout\);

-- Location: LCFF_X14_Y13_N9
\u0|sdram_0|rd_valid[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|rd_valid[2]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|rd_valid\(2));

-- Location: LCFF_X27_Y13_N25
\u0|sdram_0|za_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|sdram_0|rd_valid\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|za_valid~regout\);

-- Location: LCCOMB_X27_Y13_N0
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ = ((\u0|sdram_0|za_valid~regout\) # (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\)) # 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|sdram_0|za_valid~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\);

-- Location: LCFF_X28_Y13_N21
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\);

-- Location: LCCOMB_X32_Y19_N14
\u0|width_adapter_001|data_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|data_reg~4_combout\ = (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\u0|sdram_0|za_data\(1)) # (\u0|width_adapter_001|data_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|za_data\(1),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datac => \u0|width_adapter_001|data_reg\(1),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_001|data_reg~4_combout\);

-- Location: LCFF_X32_Y19_N15
\u0|width_adapter_001|data_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_001|data_reg~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|data_reg\(1));

-- Location: LCCOMB_X32_Y19_N24
\u0|width_adapter_001|out_data[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|out_data\(1) = (\u0|width_adapter_001|data_reg\(1)) # ((\u0|sdram_0|za_data\(1) & !\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|za_data\(1),
	datac => \u0|width_adapter_001|data_reg\(1),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_001|out_data\(1));

-- Location: LCCOMB_X31_Y20_N8
\u0|rsp_xbar_mux_001|src_payload~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~46_combout\ = (\u0|width_adapter_003|out_data\(1) & ((\u0|rsp_xbar_demux_003|src1_valid~0_combout\) # ((\u0|width_adapter_001|out_data\(1) & \u0|rsp_xbar_demux_002|src1_valid~0_combout\)))) # 
-- (!\u0|width_adapter_003|out_data\(1) & (\u0|width_adapter_001|out_data\(1) & (\u0|rsp_xbar_demux_002|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_003|out_data\(1),
	datab => \u0|width_adapter_001|out_data\(1),
	datac => \u0|rsp_xbar_demux_002|src1_valid~0_combout\,
	datad => \u0|rsp_xbar_demux_003|src1_valid~0_combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~46_combout\);

-- Location: LCCOMB_X30_Y18_N24
\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~1_combout\ = (\u0|nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\u0|rsp_xbar_mux_001|src_payload~51_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~46_combout\)))) # (!\u0|nios2_qsys_0|av_ld_rshift8~1_combout\ & 
-- (((\u0|nios2_qsys_0|av_ld_byte1_data\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~51_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~46_combout\,
	datac => \u0|nios2_qsys_0|av_ld_rshift8~1_combout\,
	datad => \u0|nios2_qsys_0|av_ld_byte1_data\(1),
	combout => \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~1_combout\);

-- Location: LCFF_X30_Y18_N25
\u0|nios2_qsys_0|av_ld_byte0_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte0_data\(1));

-- Location: LCCOMB_X25_Y19_N22
\u0|nios2_qsys_0|E_control_rd_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_control_rd_data[0]~0_combout\ = (!\u0|nios2_qsys_0|D_iw\(7) & (!\u0|nios2_qsys_0|D_iw\(6) & \u0|nios2_qsys_0|D_iw\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|D_iw\(7),
	datac => \u0|nios2_qsys_0|D_iw\(6),
	datad => \u0|nios2_qsys_0|D_iw\(8),
	combout => \u0|nios2_qsys_0|E_control_rd_data[0]~0_combout\);

-- Location: LCCOMB_X29_Y19_N20
\u0|nios2_qsys_0|W_ienable_reg_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_ienable_reg_nxt~0_combout\ = (\u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout\ & (\u0|nios2_qsys_0|D_iw\(6) & (\u0|nios2_qsys_0|D_iw\(7) & !\u0|nios2_qsys_0|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout\,
	datab => \u0|nios2_qsys_0|D_iw\(6),
	datac => \u0|nios2_qsys_0|D_iw\(7),
	datad => \u0|nios2_qsys_0|D_iw\(8),
	combout => \u0|nios2_qsys_0|W_ienable_reg_nxt~0_combout\);

-- Location: LCCOMB_X29_Y19_N30
\u0|nios2_qsys_0|W_ienable_reg_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_ienable_reg_nxt~1_combout\ = (\u0|nios2_qsys_0|W_ienable_reg_nxt~0_combout\ & \u0|nios2_qsys_0|E_valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|W_ienable_reg_nxt~0_combout\,
	datad => \u0|nios2_qsys_0|E_valid~regout\,
	combout => \u0|nios2_qsys_0|W_ienable_reg_nxt~1_combout\);

-- Location: LCFF_X29_Y19_N27
\u0|nios2_qsys_0|W_ienable_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|E_src1\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_qsys_0|W_ienable_reg_nxt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_ienable_reg\(1));

-- Location: LCCOMB_X35_Y19_N20
\u0|jtag_uart_0|ien_AE~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|ien_AE~feeder_combout\ = \u0|nios2_qsys_0|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|d_writedata\(1),
	combout => \u0|jtag_uart_0|ien_AE~feeder_combout\);

-- Location: LCFF_X35_Y19_N21
\u0|jtag_uart_0|ien_AE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|ien_AE~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|ien_AF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|ien_AE~regout\);

-- Location: LCCOMB_X36_Y21_N0
\u0|jtag_uart_0|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan0~0_combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datac => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	combout => \u0|jtag_uart_0|LessThan0~0_combout\);

-- Location: LCCOMB_X37_Y21_N26
\u0|jtag_uart_0|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan0~1_combout\ = (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & (!\u0|jtag_uart_0|LessThan0~0_combout\ & 
-- !\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datac => \u0|jtag_uart_0|LessThan0~0_combout\,
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \u0|jtag_uart_0|LessThan0~1_combout\);

-- Location: LCFF_X37_Y21_N27
\u0|jtag_uart_0|fifo_AE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|LessThan0~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|fifo_AE~regout\);

-- Location: LCCOMB_X37_Y18_N12
\u0|jtag_uart_0|av_readdata[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata\(9) = (\u0|jtag_uart_0|ien_AE~regout\ & \u0|jtag_uart_0|fifo_AE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|ien_AE~regout\,
	datac => \u0|jtag_uart_0|fifo_AE~regout\,
	combout => \u0|jtag_uart_0|av_readdata\(9));

-- Location: LCCOMB_X29_Y22_N12
\u0|nios2_qsys_0|W_ipending_reg_nxt[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_ipending_reg_nxt[1]~0_combout\ = (\u0|nios2_qsys_0|W_ienable_reg\(1) & (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(1) & 
-- ((\u0|jtag_uart_0|av_readdata[8]~0_combout\) # (\u0|jtag_uart_0|av_readdata\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|av_readdata[8]~0_combout\,
	datab => \u0|nios2_qsys_0|W_ienable_reg\(1),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(1),
	datad => \u0|jtag_uart_0|av_readdata\(9),
	combout => \u0|nios2_qsys_0|W_ipending_reg_nxt[1]~0_combout\);

-- Location: LCFF_X29_Y22_N13
\u0|nios2_qsys_0|W_ipending_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_ipending_reg_nxt[1]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_ipending_reg\(1));

-- Location: LCCOMB_X28_Y16_N26
\u0|nios2_qsys_0|E_control_rd_data[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_control_rd_data[1]~5_combout\ = (\u0|nios2_qsys_0|E_control_rd_data[1]~4_combout\) # ((\u0|nios2_qsys_0|E_control_rd_data[0]~0_combout\ & \u0|nios2_qsys_0|W_ipending_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_control_rd_data[1]~4_combout\,
	datac => \u0|nios2_qsys_0|E_control_rd_data[0]~0_combout\,
	datad => \u0|nios2_qsys_0|W_ipending_reg\(1),
	combout => \u0|nios2_qsys_0|E_control_rd_data[1]~5_combout\);

-- Location: LCFF_X28_Y16_N27
\u0|nios2_qsys_0|W_control_rd_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_control_rd_data[1]~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_control_rd_data\(1));

-- Location: LCCOMB_X28_Y16_N20
\u0|nios2_qsys_0|W_rf_wr_data[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[1]~3_combout\ = (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout\ & ((\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\ & (\u0|nios2_qsys_0|W_control_rd_data\(1))) # (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\ & 
-- ((\u0|nios2_qsys_0|W_alu_result\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	datab => \u0|nios2_qsys_0|W_control_rd_data\(1),
	datac => \u0|nios2_qsys_0|W_alu_result\(1),
	datad => \u0|nios2_qsys_0|R_ctrl_br_cmp~regout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[1]~3_combout\);

-- Location: LCCOMB_X30_Y18_N18
\u0|nios2_qsys_0|W_rf_wr_data[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[1]~4_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (\u0|nios2_qsys_0|av_ld_byte0_data\(1))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & ((\u0|nios2_qsys_0|W_rf_wr_data[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	datac => \u0|nios2_qsys_0|av_ld_byte0_data\(1),
	datad => \u0|nios2_qsys_0|W_rf_wr_data[1]~3_combout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[1]~4_combout\);

-- Location: LCFF_X25_Y19_N27
\u0|nios2_qsys_0|d_writedata[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|d_writedata[25]~1_combout\,
	sdata => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(25));

-- Location: LCCOMB_X21_Y22_N4
\u0|cmd_xbar_mux_001|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~6_combout\ = (\u0|nios2_qsys_0|d_writedata\(25) & \u0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|d_writedata\(25),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_payload~6_combout\);

-- Location: M4K_X13_Y18
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y18_N2
\u0|nios2_qsys_0|F_iw[25]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[25]~35_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25) & ((\u0|rsp_xbar_demux|src0_valid~combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) & 
-- \u0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) & ((\u0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25),
	datac => \u0|rsp_xbar_demux|src0_valid~combout\,
	datad => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \u0|nios2_qsys_0|F_iw[25]~35_combout\);

-- Location: LCCOMB_X32_Y18_N14
\u0|nios2_qsys_0|F_iw[25]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[25]~36_combout\ = (\u0|rsp_xbar_mux|src_payload~1_combout\ & ((\u0|sdram_0|za_data\(9)) # ((\u0|rsp_xbar_mux|src_payload~0_combout\ & \u0|sram_0|readdata\(9))))) # (!\u0|rsp_xbar_mux|src_payload~1_combout\ & 
-- (\u0|rsp_xbar_mux|src_payload~0_combout\ & (\u0|sram_0|readdata\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datab => \u0|rsp_xbar_mux|src_payload~0_combout\,
	datac => \u0|sram_0|readdata\(9),
	datad => \u0|sdram_0|za_data\(9),
	combout => \u0|nios2_qsys_0|F_iw[25]~36_combout\);

-- Location: LCCOMB_X29_Y18_N30
\u0|nios2_qsys_0|F_iw[25]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[25]~37_combout\ = (\u0|nios2_qsys_0|D_iw[17]~0_combout\ & ((\u0|nios2_qsys_0|F_iw[25]~35_combout\) # (\u0|nios2_qsys_0|F_iw[25]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_iw[25]~35_combout\,
	datac => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datad => \u0|nios2_qsys_0|F_iw[25]~36_combout\,
	combout => \u0|nios2_qsys_0|F_iw[25]~37_combout\);

-- Location: LCFF_X29_Y18_N31
\u0|nios2_qsys_0|D_iw[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[25]~37_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(25));

-- Location: LCCOMB_X23_Y19_N30
\u0|nios2_qsys_0|E_st_data[23]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_st_data[23]~7_combout\ = (\u0|nios2_qsys_0|D_iw\(4) & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23))) # (!\u0|nios2_qsys_0|D_iw\(4) & 
-- ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datac => \u0|nios2_qsys_0|D_iw\(4),
	datad => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \u0|nios2_qsys_0|E_st_data[23]~7_combout\);

-- Location: LCFF_X23_Y19_N31
\u0|nios2_qsys_0|d_writedata[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_st_data[23]~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(23));

-- Location: LCCOMB_X23_Y22_N4
\u0|cmd_xbar_mux_001|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~4_combout\ = (\u0|nios2_qsys_0|d_writedata\(23) & \u0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_writedata\(23),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_payload~4_combout\);

-- Location: M4K_X26_Y28
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LCCOMB_X33_Y21_N10
\u0|nios2_qsys_0|F_iw[23]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[23]~29_combout\ = (\u0|rsp_xbar_demux|src0_valid~combout\ & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23)) # ((\u0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23))))) # (!\u0|rsp_xbar_demux|src0_valid~combout\ & (\u0|rsp_xbar_demux_001|src0_valid~combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23),
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23),
	combout => \u0|nios2_qsys_0|F_iw[23]~29_combout\);

-- Location: LCCOMB_X32_Y17_N24
\u0|nios2_qsys_0|F_iw[23]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[23]~30_combout\ = (\u0|rsp_xbar_mux|src_payload~1_combout\ & ((\u0|sdram_0|za_data\(7)) # ((\u0|sram_0|readdata\(7) & \u0|rsp_xbar_mux|src_payload~0_combout\)))) # (!\u0|rsp_xbar_mux|src_payload~1_combout\ & 
-- (((\u0|sram_0|readdata\(7) & \u0|rsp_xbar_mux|src_payload~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datab => \u0|sdram_0|za_data\(7),
	datac => \u0|sram_0|readdata\(7),
	datad => \u0|rsp_xbar_mux|src_payload~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[23]~30_combout\);

-- Location: LCCOMB_X29_Y18_N28
\u0|nios2_qsys_0|F_iw[23]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[23]~31_combout\ = (\u0|nios2_qsys_0|D_iw[17]~0_combout\ & ((\u0|nios2_qsys_0|F_iw[23]~29_combout\) # (\u0|nios2_qsys_0|F_iw[23]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_iw[23]~29_combout\,
	datac => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datad => \u0|nios2_qsys_0|F_iw[23]~30_combout\,
	combout => \u0|nios2_qsys_0|F_iw[23]~31_combout\);

-- Location: LCFF_X29_Y18_N29
\u0|nios2_qsys_0|D_iw[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[23]~31_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(23));

-- Location: LCCOMB_X27_Y19_N10
\u0|nios2_qsys_0|E_src2[16]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src2[16]~8_combout\ = (\u0|nios2_qsys_0|R_src2_use_imm~regout\ & (\u0|nios2_qsys_0|D_iw\(21))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(21),
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datad => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	combout => \u0|nios2_qsys_0|E_src2[16]~8_combout\);

-- Location: LCFF_X27_Y19_N11
\u0|nios2_qsys_0|E_src2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src2[16]~8_combout\,
	sdata => \u0|nios2_qsys_0|D_iw\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(16));

-- Location: LCCOMB_X25_Y17_N0
\u0|nios2_qsys_0|E_logic_result[16]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[16]~11_combout\ = (\u0|nios2_qsys_0|E_src2\(16) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|R_logic_op\(0) & \u0|nios2_qsys_0|E_src1\(16)))))) # (!\u0|nios2_qsys_0|E_src2\(16) & 
-- ((\u0|nios2_qsys_0|R_logic_op\(1) & ((\u0|nios2_qsys_0|E_src1\(16)))) # (!\u0|nios2_qsys_0|R_logic_op\(1) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|E_src1\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_logic_op\(0),
	datab => \u0|nios2_qsys_0|E_src2\(16),
	datac => \u0|nios2_qsys_0|R_logic_op\(1),
	datad => \u0|nios2_qsys_0|E_src1\(16),
	combout => \u0|nios2_qsys_0|E_logic_result[16]~11_combout\);

-- Location: LCCOMB_X24_Y17_N30
\u0|nios2_qsys_0|W_alu_result[16]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[16]~8_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|E_logic_result[16]~11_combout\)) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|F_pc[14]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	datab => \u0|nios2_qsys_0|E_logic_result[16]~11_combout\,
	datad => \u0|nios2_qsys_0|F_pc[14]~9_combout\,
	combout => \u0|nios2_qsys_0|W_alu_result[16]~8_combout\);

-- Location: LCCOMB_X25_Y17_N10
\u0|nios2_qsys_0|E_shift_rot_result_nxt[16]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[16]~11_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(17)))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(15),
	datab => \u0|nios2_qsys_0|E_shift_rot_result\(17),
	datad => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[16]~11_combout\);

-- Location: LCFF_X25_Y17_N11
\u0|nios2_qsys_0|E_shift_rot_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[16]~11_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(16),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(16));

-- Location: LCFF_X24_Y17_N31
\u0|nios2_qsys_0|W_alu_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[16]~8_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(16),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(16));

-- Location: LCCOMB_X24_Y21_N8
\u0|addr_router_001|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal3~0_combout\ = (\u0|nios2_qsys_0|W_alu_result\(15) & (!\u0|nios2_qsys_0|W_alu_result\(14) & !\u0|nios2_qsys_0|W_alu_result\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|W_alu_result\(15),
	datac => \u0|nios2_qsys_0|W_alu_result\(14),
	datad => \u0|nios2_qsys_0|W_alu_result\(13),
	combout => \u0|addr_router_001|Equal3~0_combout\);

-- Location: LCCOMB_X25_Y15_N22
\u0|addr_router_001|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal3~1_combout\ = (\u0|addr_router_001|Equal2~0_combout\ & (!\u0|nios2_qsys_0|W_alu_result\(16) & (\u0|addr_router_001|Equal3~0_combout\ & \u0|addr_router_001|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal2~0_combout\,
	datab => \u0|nios2_qsys_0|W_alu_result\(16),
	datac => \u0|addr_router_001|Equal3~0_combout\,
	datad => \u0|addr_router_001|Equal1~0_combout\,
	combout => \u0|addr_router_001|Equal3~1_combout\);

-- Location: LCCOMB_X25_Y20_N16
\u0|addr_router_001|Equal3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal3~2_combout\ = (\u0|nios2_qsys_0|W_alu_result\(11) & (!\u0|nios2_qsys_0|W_alu_result\(12) & \u0|addr_router_001|Equal3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(11),
	datab => \u0|nios2_qsys_0|W_alu_result\(12),
	datac => \u0|addr_router_001|Equal3~1_combout\,
	combout => \u0|addr_router_001|Equal3~2_combout\);

-- Location: LCCOMB_X34_Y19_N24
\u0|cmd_xbar_demux_001|WideOr0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|WideOr0~4_combout\ = (\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2_combout\) # ((\u0|cmd_xbar_mux|saved_grant\(1) & 
-- (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & \u0|addr_router_001|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|saved_grant\(1),
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datac => \u0|addr_router_001|Equal3~2_combout\,
	datad => \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2_combout\,
	combout => \u0|cmd_xbar_demux_001|WideOr0~4_combout\);

-- Location: LCCOMB_X34_Y17_N22
\u0|switch_s1_translator|wait_latency_counter[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switch_s1_translator|wait_latency_counter[1]~0_combout\ = (\u0|addr_router_001|Equal5~0_combout\ & (!\u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\u0|nios2_qsys_0|W_alu_result\(4) & 
-- \u0|green_leds_s1_translator|wait_latency_counter[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal5~0_combout\,
	datab => \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|nios2_qsys_0|W_alu_result\(4),
	datad => \u0|green_leds_s1_translator|wait_latency_counter[0]~7_combout\,
	combout => \u0|switch_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X34_Y17_N24
\u0|switch_s1_translator|wait_latency_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switch_s1_translator|wait_latency_counter~2_combout\ = (!\u0|switch_s1_translator|wait_latency_counter\(0) & (\u0|switch_s1_translator|wait_latency_counter[1]~0_combout\ & ((\u0|switch_s1_translator|wait_latency_counter\(1)) # 
-- (!\u0|switch_s1_translator|av_waitrequest_generated~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switch_s1_translator|wait_latency_counter\(1),
	datab => \u0|switch_s1_translator|av_waitrequest_generated~0_combout\,
	datac => \u0|switch_s1_translator|wait_latency_counter\(0),
	datad => \u0|switch_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \u0|switch_s1_translator|wait_latency_counter~2_combout\);

-- Location: LCFF_X34_Y17_N25
\u0|switch_s1_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|switch_s1_translator|wait_latency_counter~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switch_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X34_Y17_N8
\u0|switch_s1_translator|av_waitrequest_generated~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switch_s1_translator|av_waitrequest_generated~0_combout\ = \u0|switch_s1_translator|wait_latency_counter\(0) $ (((\u0|addr_router_001|Equal5~2_combout\ & (!\u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal5~2_combout\,
	datab => \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|switch_s1_translator|wait_latency_counter\(0),
	datad => \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\,
	combout => \u0|switch_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X34_Y17_N20
\u0|switch_s1_translator|wait_latency_counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switch_s1_translator|wait_latency_counter~1_combout\ = (\u0|switch_s1_translator|wait_latency_counter[1]~0_combout\ & ((\u0|switch_s1_translator|wait_latency_counter\(0) & (!\u0|switch_s1_translator|av_waitrequest_generated~0_combout\ & 
-- !\u0|switch_s1_translator|wait_latency_counter\(1))) # (!\u0|switch_s1_translator|wait_latency_counter\(0) & ((\u0|switch_s1_translator|wait_latency_counter\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switch_s1_translator|wait_latency_counter\(0),
	datab => \u0|switch_s1_translator|av_waitrequest_generated~0_combout\,
	datac => \u0|switch_s1_translator|wait_latency_counter\(1),
	datad => \u0|switch_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \u0|switch_s1_translator|wait_latency_counter~1_combout\);

-- Location: LCFF_X34_Y17_N21
\u0|switch_s1_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|switch_s1_translator|wait_latency_counter~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switch_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X36_Y16_N0
\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ = (\u0|switch_s1_translator|waitrequest_reset_override~regout\ & (\u0|nios2_qsys_0|d_read~regout\ & !\u0|nios2_qsys_0_data_master_translator|read_accepted~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	datac => \u0|nios2_qsys_0|d_read~regout\,
	datad => \u0|nios2_qsys_0_data_master_translator|read_accepted~regout\,
	combout => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\);

-- Location: LCCOMB_X34_Y17_N26
\u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (\u0|addr_router_001|Equal5~2_combout\ & (\u0|switch_s1_translator|av_waitrequest_generated~0_combout\ & (!\u0|switch_s1_translator|wait_latency_counter\(1) & 
-- \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal5~2_combout\,
	datab => \u0|switch_s1_translator|av_waitrequest_generated~0_combout\,
	datac => \u0|switch_s1_translator|wait_latency_counter\(1),
	datad => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	combout => \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X34_Y17_N4
\u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (((\u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) 
-- # (!\u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # ((!\u0|switch_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switch_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: LCFF_X34_Y17_N5
\u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X34_Y17_N30
\u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\u0|switch_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\)))) # (!\u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switch_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCFF_X34_Y17_N31
\u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X34_Y17_N14
\u0|switch_s1_translator|read_latency_shift_reg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switch_s1_translator|read_latency_shift_reg~5_combout\ = (\u0|switch_s1_translator|waitrequest_reset_override~regout\ & (\u0|switch_s1_translator|wait_latency_counter\(0) $ (((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\ 
-- & !\u0|nios2_qsys_0_data_master_translator|write_accepted~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\,
	datab => \u0|nios2_qsys_0_data_master_translator|write_accepted~regout\,
	datac => \u0|switch_s1_translator|wait_latency_counter\(0),
	datad => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	combout => \u0|switch_s1_translator|read_latency_shift_reg~5_combout\);

-- Location: LCCOMB_X30_Y17_N18
\u0|addr_router_001|Equal5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal5~1_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(6) & (!\u0|nios2_qsys_0|W_alu_result\(4) & (!\u0|nios2_qsys_0|W_alu_result\(8) & !\u0|nios2_qsys_0|W_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(6),
	datab => \u0|nios2_qsys_0|W_alu_result\(4),
	datac => \u0|nios2_qsys_0|W_alu_result\(8),
	datad => \u0|nios2_qsys_0|W_alu_result\(7),
	combout => \u0|addr_router_001|Equal5~1_combout\);

-- Location: LCCOMB_X34_Y17_N10
\u0|addr_router_001|Equal5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal5~2_combout\ = (\u0|addr_router_001|Equal4~0_combout\ & (\u0|nios2_qsys_0|W_alu_result\(5) & (\u0|addr_router_001|Equal3~1_combout\ & \u0|addr_router_001|Equal5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal4~0_combout\,
	datab => \u0|nios2_qsys_0|W_alu_result\(5),
	datac => \u0|addr_router_001|Equal3~1_combout\,
	datad => \u0|addr_router_001|Equal5~1_combout\,
	combout => \u0|addr_router_001|Equal5~2_combout\);

-- Location: LCCOMB_X34_Y17_N18
\u0|switch_s1_translator|read_latency_shift_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switch_s1_translator|read_latency_shift_reg~4_combout\ = (!\u0|switch_s1_translator|wait_latency_counter\(1) & (!\u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u0|switch_s1_translator|read_latency_shift_reg~5_combout\ & \u0|addr_router_001|Equal5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switch_s1_translator|wait_latency_counter\(1),
	datab => \u0|switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|switch_s1_translator|read_latency_shift_reg~5_combout\,
	datad => \u0|addr_router_001|Equal5~2_combout\,
	combout => \u0|switch_s1_translator|read_latency_shift_reg~4_combout\);

-- Location: LCCOMB_X36_Y16_N2
\u0|cmd_xbar_demux_001|WideOr0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|WideOr0~5_combout\ = (\u0|switch_s1_translator|read_latency_shift_reg~4_combout\) # ((\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ & 
-- (\u0|switch_s1_translator|waitrequest_reset_override~regout\ & !\u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datab => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	datac => \u0|switch_s1_translator|read_latency_shift_reg~4_combout\,
	datad => \u0|green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|cmd_xbar_demux_001|WideOr0~5_combout\);

-- Location: LCCOMB_X34_Y19_N0
\u0|cmd_xbar_demux_001|WideOr0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|WideOr0~13_combout\ = (\u0|cmd_xbar_demux_001|WideOr0~12_combout\) # ((\u0|cmd_xbar_demux_001|WideOr0~4_combout\) # (\u0|cmd_xbar_demux_001|WideOr0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_demux_001|WideOr0~12_combout\,
	datac => \u0|cmd_xbar_demux_001|WideOr0~4_combout\,
	datad => \u0|cmd_xbar_demux_001|WideOr0~5_combout\,
	combout => \u0|cmd_xbar_demux_001|WideOr0~13_combout\);

-- Location: LCCOMB_X34_Y19_N10
\u0|nios2_qsys_0_data_master_translator|read_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_data_master_translator|read_accepted~0_combout\ = (\u0|rsp_xbar_mux_001|WideOr1~3_combout\ & ((\u0|nios2_qsys_0_data_master_translator|read_accepted~regout\) # ((\u0|nios2_qsys_0|d_read~regout\ & 
-- \u0|cmd_xbar_demux_001|WideOr0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_read~regout\,
	datab => \u0|cmd_xbar_demux_001|WideOr0~13_combout\,
	datac => \u0|nios2_qsys_0_data_master_translator|read_accepted~regout\,
	datad => \u0|rsp_xbar_mux_001|WideOr1~3_combout\,
	combout => \u0|nios2_qsys_0_data_master_translator|read_accepted~0_combout\);

-- Location: LCFF_X34_Y19_N11
\u0|nios2_qsys_0_data_master_translator|read_accepted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0_data_master_translator|read_accepted~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_data_master_translator|read_accepted~regout\);

-- Location: LCCOMB_X34_Y16_N14
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~4_combout\ = (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\u0|nios2_qsys_0_data_master_translator|read_accepted~regout\ & (\u0|nios2_qsys_0|d_read~regout\ & \u0|addr_router_001|Equal10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u0|nios2_qsys_0_data_master_translator|read_accepted~regout\,
	datac => \u0|nios2_qsys_0|d_read~regout\,
	datad => \u0|addr_router_001|Equal10~1_combout\,
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~4_combout\);

-- Location: LCCOMB_X34_Y16_N0
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # ((!\u0|character_lcd_0_avalon_lcd_slave_translator|read_latency_shift_reg\(0) & 
-- !\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]~regout\,
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X34_Y16_N26
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~4_combout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LCFF_X34_Y16_N27
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X34_Y16_N4
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & 
-- (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ & \u0|addr_router_001|Equal10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datad => \u0|addr_router_001|Equal10~1_combout\,
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X34_Y16_N16
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & (((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- !\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCFF_X34_Y16_N17
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X35_Y16_N28
\u0|addr_router_001|Equal10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal10~0_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(2) & (!\u0|nios2_qsys_0|W_alu_result\(4) & (!\u0|nios2_qsys_0|W_alu_result\(3) & \u0|nios2_qsys_0|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(2),
	datab => \u0|nios2_qsys_0|W_alu_result\(4),
	datac => \u0|nios2_qsys_0|W_alu_result\(3),
	datad => \u0|nios2_qsys_0|W_alu_result\(6),
	combout => \u0|addr_router_001|Equal10~0_combout\);

-- Location: LCCOMB_X35_Y16_N2
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~2_combout\ = (\u0|width_adapter_004|out_data[8]~0_combout\ & (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u0|nios2_qsys_0|W_alu_result\(5) & \u0|addr_router_001|Equal10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_004|out_data[8]~0_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|nios2_qsys_0|W_alu_result\(5),
	datad => \u0|addr_router_001|Equal10~0_combout\,
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~2_combout\);

-- Location: LCCOMB_X35_Y16_N4
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~3_combout\ = (\u0|addr_router_001|Equal3~1_combout\ & (\u0|addr_router_001|Equal4~1_combout\ & (\u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ & 
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal3~1_combout\,
	datab => \u0|addr_router_001|Equal4~1_combout\,
	datac => \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~2_combout\,
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~3_combout\);

-- Location: LCCOMB_X17_Y20_N4
\u0|character_lcd_0|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Selector2~1_combout\ = (\u0|character_lcd_0|Selector2~0_combout\) # ((\u0|character_lcd_0_avalon_lcd_slave_translator|av_begintransfer~0_combout\ & 
-- ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\) # (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_begintransfer~0_combout\,
	datac => \u0|character_lcd_0|Selector2~0_combout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~3_combout\,
	combout => \u0|character_lcd_0|Selector2~1_combout\);

-- Location: LCFF_X17_Y20_N5
\u0|character_lcd_0|s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Selector2~1_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY~regout\);

-- Location: LCCOMB_X16_Y20_N22
\u0|character_lcd_0|s_lcd_controller~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|s_lcd_controller~14_combout\ = (!\u0|character_lcd_0|Char_LCD_Comm|transfer_complete~regout\ & (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & 
-- ((\u0|character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY~regout\) # (\u0|character_lcd_0|s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|transfer_complete~regout\,
	datab => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datac => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY~regout\,
	datad => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY~regout\,
	combout => \u0|character_lcd_0|s_lcd_controller~14_combout\);

-- Location: LCFF_X16_Y20_N23
\u0|character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|s_lcd_controller~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY~regout\);

-- Location: LCCOMB_X17_Y20_N8
\u0|character_lcd_0|s_lcd_controller~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|s_lcd_controller~16_combout\ = (\u0|character_lcd_0|s_lcd_controller.LCD_STATE_6_COMPLETE~regout\) # (!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_6_COMPLETE~regout\,
	datac => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|character_lcd_0|s_lcd_controller~16_combout\);

-- Location: LCCOMB_X17_Y20_N20
\u0|character_lcd_0|s_lcd_controller~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|s_lcd_controller~17_combout\ = (!\u0|character_lcd_0|s_lcd_controller~16_combout\ & ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\) # 
-- ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~3_combout\) # (!\u0|character_lcd_0_avalon_lcd_slave_translator|av_begintransfer~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator|av_begintransfer~0_combout\,
	datac => \u0|character_lcd_0|s_lcd_controller~16_combout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~3_combout\,
	combout => \u0|character_lcd_0|s_lcd_controller~17_combout\);

-- Location: LCFF_X17_Y20_N21
\u0|character_lcd_0|s_lcd_controller.LCD_STATE_0_IDLE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|s_lcd_controller~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_0_IDLE~regout\);

-- Location: LCCOMB_X17_Y20_N18
\u0|character_lcd_0|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Selector1~0_combout\ = (\u0|character_lcd_0|initialize_lcd_display~regout\ & (((!\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE~regout\ & \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\)) # 
-- (!\u0|character_lcd_0|s_lcd_controller.LCD_STATE_0_IDLE~regout\))) # (!\u0|character_lcd_0|initialize_lcd_display~regout\ & (!\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE~regout\ & 
-- (\u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|initialize_lcd_display~regout\,
	datab => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE~regout\,
	datac => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\,
	datad => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_0_IDLE~regout\,
	combout => \u0|character_lcd_0|Selector1~0_combout\);

-- Location: LCFF_X17_Y20_N19
\u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Selector1~0_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\);

-- Location: LCCOMB_X16_Y20_N26
\u0|character_lcd_0|send_data~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|send_data~0_combout\ = (\u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\ & (\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND~regout\)) # 
-- (!\u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\ & (((\u0|character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY~regout\) # (\u0|character_lcd_0|s_lcd_controller.LCD_STATE_5_TRANSFER~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND~regout\,
	datab => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY~regout\,
	datac => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_5_TRANSFER~regout\,
	datad => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\,
	combout => \u0|character_lcd_0|send_data~0_combout\);

-- Location: LCCOMB_X5_Y24_N18
\u0|character_lcd_0|Char_LCD_Comm|s_lcd~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|s_lcd~9_combout\ = ((\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_3_END~regout\ & !\u0|character_lcd_0|send_data~0_combout\)) # (!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datab => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_3_END~regout\,
	datad => \u0|character_lcd_0|send_data~0_combout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|s_lcd~9_combout\);

-- Location: LCCOMB_X5_Y24_N24
\u0|character_lcd_0|Char_LCD_Comm|s_lcd~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|s_lcd~10_combout\ = (!\u0|character_lcd_0|Char_LCD_Comm|s_lcd~9_combout\ & ((\u0|character_lcd_0|Char_LCD_Comm|always1~2_combout\) # (\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|always1~2_combout\,
	datab => \u0|character_lcd_0|Char_LCD_Comm|s_lcd~9_combout\,
	datac => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|s_lcd~10_combout\);

-- Location: LCFF_X5_Y24_N25
\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|s_lcd~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE~regout\);

-- Location: LCCOMB_X5_Y24_N28
\u0|character_lcd_0|Char_LCD_Comm|state_0_counter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|state_0_counter~0_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION~regout\ & (!\u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(1) & 
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION~regout\,
	datac => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(1),
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter~0_combout\);

-- Location: LCFF_X5_Y24_N29
\u0|character_lcd_0|Char_LCD_Comm|state_0_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(1));

-- Location: LCCOMB_X5_Y24_N30
\u0|character_lcd_0|Char_LCD_Comm|state_0_counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|state_0_counter~1_combout\ = (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & (\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION~regout\ & 
-- (\u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(2) $ (\u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datab => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION~regout\,
	datac => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(2),
	datad => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(1),
	combout => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter~1_combout\);

-- Location: LCFF_X5_Y24_N31
\u0|character_lcd_0|Char_LCD_Comm|state_0_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(2));

-- Location: LCCOMB_X5_Y24_N2
\u0|character_lcd_0|Char_LCD_Comm|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|Add1~0_combout\ = \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(3) $ (((\u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(2) & \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(2),
	datac => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(3),
	datad => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(1),
	combout => \u0|character_lcd_0|Char_LCD_Comm|Add1~0_combout\);

-- Location: LCCOMB_X5_Y24_N16
\u0|character_lcd_0|Char_LCD_Comm|state_0_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|state_0_counter~2_combout\ = (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & (\u0|character_lcd_0|Char_LCD_Comm|Add1~0_combout\ & 
-- \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datab => \u0|character_lcd_0|Char_LCD_Comm|Add1~0_combout\,
	datad => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter~2_combout\);

-- Location: LCFF_X5_Y24_N17
\u0|character_lcd_0|Char_LCD_Comm|state_0_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(3));

-- Location: LCCOMB_X5_Y24_N20
\u0|character_lcd_0|Char_LCD_Comm|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|Selector1~0_combout\ = (!\u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(4) & (\u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(2) & (!\u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(3) & 
-- \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(4),
	datab => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(2),
	datac => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(3),
	datad => \u0|character_lcd_0|Char_LCD_Comm|state_0_counter\(1),
	combout => \u0|character_lcd_0|Char_LCD_Comm|Selector1~0_combout\);

-- Location: LCCOMB_X5_Y24_N26
\u0|character_lcd_0|Char_LCD_Comm|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|Selector0~0_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|always1~2_combout\ & (((\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION~regout\ & !\u0|character_lcd_0|Char_LCD_Comm|Selector1~0_combout\)) # 
-- (!\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE~regout\))) # (!\u0|character_lcd_0|Char_LCD_Comm|always1~2_combout\ & (((\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION~regout\ & 
-- !\u0|character_lcd_0|Char_LCD_Comm|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|always1~2_combout\,
	datab => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE~regout\,
	datac => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION~regout\,
	datad => \u0|character_lcd_0|Char_LCD_Comm|Selector1~0_combout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|Selector0~0_combout\);

-- Location: LCFF_X5_Y24_N27
\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|Selector0~0_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION~regout\);

-- Location: LCCOMB_X3_Y24_N2
\u0|character_lcd_0|Char_LCD_Comm|state_1_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|state_1_counter~3_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE~regout\ & (!\u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(1) & 
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE~regout\,
	datac => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(1),
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter~3_combout\);

-- Location: LCFF_X3_Y24_N3
\u0|character_lcd_0|Char_LCD_Comm|state_1_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(1));

-- Location: LCCOMB_X3_Y24_N28
\u0|character_lcd_0|Char_LCD_Comm|state_1_counter~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|state_1_counter~4_combout\ = (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & (\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE~regout\ & 
-- (\u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(2) $ (\u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datab => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE~regout\,
	datac => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(2),
	datad => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(1),
	combout => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter~4_combout\);

-- Location: LCFF_X3_Y24_N29
\u0|character_lcd_0|Char_LCD_Comm|state_1_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(2));

-- Location: LCCOMB_X3_Y24_N8
\u0|character_lcd_0|Char_LCD_Comm|state_1_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|state_1_counter~2_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|LCD_EN~0_combout\ & (\u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(3) $ (((\u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(1) & 
-- \u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|LCD_EN~0_combout\,
	datab => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(1),
	datac => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(3),
	datad => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(2),
	combout => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter~2_combout\);

-- Location: LCFF_X3_Y24_N9
\u0|character_lcd_0|Char_LCD_Comm|state_1_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(3));

-- Location: LCCOMB_X3_Y24_N30
\u0|character_lcd_0|Char_LCD_Comm|state_1_counter~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|state_1_counter~5_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|Add2~0_combout\ & (\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE~regout\ & 
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|Add2~0_combout\,
	datac => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE~regout\,
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter~5_combout\);

-- Location: LCFF_X3_Y24_N31
\u0|character_lcd_0|Char_LCD_Comm|state_1_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(4));

-- Location: LCCOMB_X3_Y24_N6
\u0|character_lcd_0|Char_LCD_Comm|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|Selector2~0_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(1) & (\u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(2) & (\u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(3) & 
-- \u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(1),
	datab => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(2),
	datac => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(3),
	datad => \u0|character_lcd_0|Char_LCD_Comm|state_1_counter\(4),
	combout => \u0|character_lcd_0|Char_LCD_Comm|Selector2~0_combout\);

-- Location: LCCOMB_X5_Y24_N0
\u0|character_lcd_0|Char_LCD_Comm|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|Selector1~1_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|Selector1~0_combout\ & ((\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION~regout\) # 
-- ((\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE~regout\ & !\u0|character_lcd_0|Char_LCD_Comm|Selector2~0_combout\)))) # (!\u0|character_lcd_0|Char_LCD_Comm|Selector1~0_combout\ & 
-- (((\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE~regout\ & !\u0|character_lcd_0|Char_LCD_Comm|Selector2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|Selector1~0_combout\,
	datab => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION~regout\,
	datac => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE~regout\,
	datad => \u0|character_lcd_0|Char_LCD_Comm|Selector2~0_combout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|Selector1~1_combout\);

-- Location: LCFF_X5_Y24_N1
\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|Selector1~1_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE~regout\);

-- Location: LCCOMB_X3_Y24_N18
\u0|character_lcd_0|Char_LCD_Comm|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|Selector2~1_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|Selector3~0_combout\ & (\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE~regout\ & ((\u0|character_lcd_0|Char_LCD_Comm|Selector2~0_combout\)))) # 
-- (!\u0|character_lcd_0|Char_LCD_Comm|Selector3~0_combout\ & ((\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD~regout\) # ((\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE~regout\ & 
-- \u0|character_lcd_0|Char_LCD_Comm|Selector2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|Selector3~0_combout\,
	datab => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE~regout\,
	datac => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD~regout\,
	datad => \u0|character_lcd_0|Char_LCD_Comm|Selector2~0_combout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|Selector2~1_combout\);

-- Location: LCFF_X3_Y24_N19
\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|Selector2~1_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD~regout\);

-- Location: LCCOMB_X3_Y24_N24
\u0|character_lcd_0|Char_LCD_Comm|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|Selector3~1_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|Selector3~0_combout\ & ((\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD~regout\) # ((\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_3_END~regout\ & 
-- \u0|character_lcd_0|send_data~0_combout\)))) # (!\u0|character_lcd_0|Char_LCD_Comm|Selector3~0_combout\ & (((\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_3_END~regout\ & \u0|character_lcd_0|send_data~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|Selector3~0_combout\,
	datab => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD~regout\,
	datac => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_3_END~regout\,
	datad => \u0|character_lcd_0|send_data~0_combout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|Selector3~1_combout\);

-- Location: LCFF_X3_Y24_N25
\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_3_END\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|Selector3~1_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_3_END~regout\);

-- Location: LCCOMB_X5_Y24_N22
\u0|character_lcd_0|Char_LCD_Comm|transfer_complete~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|transfer_complete~0_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_3_END~regout\ & \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_3_END~regout\,
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|transfer_complete~0_combout\);

-- Location: LCFF_X5_Y24_N23
\u0|character_lcd_0|Char_LCD_Comm|transfer_complete\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|transfer_complete~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|transfer_complete~regout\);

-- Location: LCCOMB_X16_Y20_N8
\u0|character_lcd_0|s_lcd_controller~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|s_lcd_controller~12_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|transfer_complete~regout\ & ((\u0|character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER~regout\) # ((!\u0|character_lcd_0|Char_LCD_Comm|data_out\(7) & 
-- \u0|character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|data_out\(7),
	datab => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER~regout\,
	datac => \u0|character_lcd_0|Char_LCD_Comm|transfer_complete~regout\,
	datad => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY~regout\,
	combout => \u0|character_lcd_0|s_lcd_controller~12_combout\);

-- Location: LCCOMB_X16_Y20_N2
\u0|character_lcd_0|s_lcd_controller~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|s_lcd_controller~13_combout\ = (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & \u0|character_lcd_0|s_lcd_controller~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datac => \u0|character_lcd_0|s_lcd_controller~12_combout\,
	combout => \u0|character_lcd_0|s_lcd_controller~13_combout\);

-- Location: LCFF_X16_Y20_N3
\u0|character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|s_lcd_controller~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER~regout\);

-- Location: LCCOMB_X16_Y20_N24
\u0|character_lcd_0|s_lcd_controller~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|s_lcd_controller~15_combout\ = (!\u0|character_lcd_0|Char_LCD_Comm|transfer_complete~regout\ & (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & 
-- ((\u0|character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER~regout\) # (\u0|character_lcd_0|s_lcd_controller.LCD_STATE_5_TRANSFER~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Comm|transfer_complete~regout\,
	datab => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER~regout\,
	datac => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_5_TRANSFER~regout\,
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|character_lcd_0|s_lcd_controller~15_combout\);

-- Location: LCFF_X16_Y20_N25
\u0|character_lcd_0|s_lcd_controller.LCD_STATE_5_TRANSFER\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|s_lcd_controller~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_5_TRANSFER~regout\);

-- Location: LCCOMB_X17_Y20_N24
\u0|character_lcd_0|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Selector6~0_combout\ = (\u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\ & ((\u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE~regout\) # 
-- ((\u0|character_lcd_0|s_lcd_controller.LCD_STATE_5_TRANSFER~regout\ & \u0|character_lcd_0|Char_LCD_Comm|transfer_complete~regout\)))) # (!\u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\ & 
-- (\u0|character_lcd_0|s_lcd_controller.LCD_STATE_5_TRANSFER~regout\ & ((\u0|character_lcd_0|Char_LCD_Comm|transfer_complete~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\,
	datab => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_5_TRANSFER~regout\,
	datac => \u0|character_lcd_0|Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE~regout\,
	datad => \u0|character_lcd_0|Char_LCD_Comm|transfer_complete~regout\,
	combout => \u0|character_lcd_0|Selector6~0_combout\);

-- Location: LCFF_X17_Y20_N25
\u0|character_lcd_0|s_lcd_controller.LCD_STATE_6_COMPLETE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Selector6~0_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_6_COMPLETE~regout\);

-- Location: LCCOMB_X34_Y16_N12
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|cp_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ = (!\u0|character_lcd_0|s_lcd_controller.LCD_STATE_6_COMPLETE~regout\ & (\u0|width_adapter_004|out_data[8]~0_combout\ & 
-- ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\) # (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	datab => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_6_COMPLETE~regout\,
	datac => \u0|width_adapter_004|out_data[8]~0_combout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~3_combout\,
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\);

-- Location: LCCOMB_X22_Y20_N26
\u0|width_adapter_004|data_reg[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg[8]~0_combout\ = ((!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & !\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))) 
-- # (!\u0|width_adapter_004|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_004|use_reg~regout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|width_adapter_004|data_reg[8]~0_combout\);

-- Location: LCFF_X22_Y20_N7
\u0|width_adapter_004|address_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|out_data[9]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|address_reg\(0));

-- Location: LCCOMB_X22_Y20_N16
\u0|width_adapter_004|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|Add2~0_combout\ = \u0|width_adapter_004|address_reg\(1) $ (\u0|width_adapter_004|address_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|width_adapter_004|address_reg\(1),
	datad => \u0|width_adapter_004|address_reg\(0),
	combout => \u0|width_adapter_004|Add2~0_combout\);

-- Location: LCFF_X22_Y20_N17
\u0|width_adapter_004|address_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|Add2~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter_004|ALT_INV_use_reg~regout\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|address_reg\(1));

-- Location: LCFF_X34_Y15_N3
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]~regout\);

-- Location: LCCOMB_X34_Y15_N2
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ = (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]~regout\)))) # (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u0|width_adapter_004|address_reg\(1) & ((\u0|width_adapter_004|use_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u0|width_adapter_004|address_reg\(1),
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]~regout\,
	datad => \u0|width_adapter_004|use_reg~regout\,
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\);

-- Location: LCFF_X34_Y15_N23
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]~regout\);

-- Location: LCCOMB_X35_Y15_N18
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\ = (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]~regout\ & 
-- !\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]~regout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~regout\,
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\);

-- Location: LCFF_X35_Y15_N19
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1));

-- Location: LCCOMB_X35_Y15_N8
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ = (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]~regout\))) # (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1),
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]~regout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\);

-- Location: LCCOMB_X35_Y15_N2
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ = (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]~regout\)) # (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]~regout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0),
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\);

-- Location: LCCOMB_X35_Y15_N24
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~1_combout\ = \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ $ 
-- (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\,
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~1_combout\);

-- Location: LCFF_X35_Y15_N25
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem[0][40]~regout\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1));

-- Location: LCCOMB_X34_Y15_N22
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ = (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]~regout\)))) # (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1)) # 
-- ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1),
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]~regout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1),
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\);

-- Location: LCCOMB_X34_Y15_N30
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\u0|width_adapter_004|use_reg~regout\ & (!\u0|width_adapter_004|count\(1) & 
-- (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \u0|width_adapter_004|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_004|use_reg~regout\,
	datab => \u0|width_adapter_004|count\(1),
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|width_adapter_004|count\(0),
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCFF_X34_Y15_N25
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout\);

-- Location: LCCOMB_X34_Y15_N12
\u0|width_adapter_004|endofpacket_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|endofpacket_reg~0_combout\ = (\u0|width_adapter_004|endofpacket_reg~regout\) # (!\u0|width_adapter_004|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_004|use_reg~regout\,
	datac => \u0|width_adapter_004|endofpacket_reg~regout\,
	combout => \u0|width_adapter_004|endofpacket_reg~0_combout\);

-- Location: LCFF_X34_Y15_N13
\u0|width_adapter_004|endofpacket_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|endofpacket_reg~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|endofpacket_reg~regout\);

-- Location: LCCOMB_X34_Y15_N24
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout\) # ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ & 
-- \u0|width_adapter_004|endofpacket_reg~regout\)))) # (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ & ((\u0|width_adapter_004|endofpacket_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout\,
	datad => \u0|width_adapter_004|endofpacket_reg~regout\,
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCFF_X34_Y15_N29
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\);

-- Location: LCCOMB_X34_Y15_N28
\u0|width_adapter_005|out_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|out_valid~0_combout\ = (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\) 
-- # ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	datab => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	combout => \u0|width_adapter_005|out_valid~0_combout\);

-- Location: LCCOMB_X36_Y16_N22
\u0|switch_s1_translator|read_latency_shift_reg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switch_s1_translator|read_latency_shift_reg~6_combout\ = (\u0|switch_s1_translator|read_latency_shift_reg~4_combout\ & (\u0|nios2_qsys_0|d_read~regout\ & !\u0|nios2_qsys_0_data_master_translator|read_accepted~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switch_s1_translator|read_latency_shift_reg~4_combout\,
	datac => \u0|nios2_qsys_0|d_read~regout\,
	datad => \u0|nios2_qsys_0_data_master_translator|read_accepted~regout\,
	combout => \u0|switch_s1_translator|read_latency_shift_reg~6_combout\);

-- Location: LCFF_X36_Y16_N23
\u0|switch_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|switch_s1_translator|read_latency_shift_reg~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switch_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X35_Y18_N16
\u0|rsp_xbar_mux_001|WideOr1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|WideOr1~1_combout\ = (!\u0|green_leds_s1_translator|read_latency_shift_reg\(0) & (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & !\u0|switch_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|green_leds_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|switch_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|WideOr1~1_combout\);

-- Location: LCCOMB_X35_Y18_N12
\u0|rsp_xbar_mux_001|WideOr1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|WideOr1~2_combout\ = (\u0|rsp_xbar_mux_001|WideOr1~0_combout\ & (!\u0|rsp_xbar_demux_001|src1_valid~combout\ & (\u0|rsp_xbar_mux_001|WideOr1~1_combout\ & !\u0|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|WideOr1~0_combout\,
	datab => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \u0|rsp_xbar_mux_001|WideOr1~1_combout\,
	datad => \u0|rsp_xbar_demux|src1_valid~combout\,
	combout => \u0|rsp_xbar_mux_001|WideOr1~2_combout\);

-- Location: LCCOMB_X33_Y19_N24
\u0|rsp_xbar_mux_001|WideOr1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|WideOr1~3_combout\ = (!\u0|rsp_xbar_demux_003|src1_valid~0_combout\ & (!\u0|width_adapter_005|out_valid~0_combout\ & (!\u0|rsp_xbar_demux_002|src1_valid~0_combout\ & \u0|rsp_xbar_mux_001|WideOr1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_003|src1_valid~0_combout\,
	datab => \u0|width_adapter_005|out_valid~0_combout\,
	datac => \u0|rsp_xbar_demux_002|src1_valid~0_combout\,
	datad => \u0|rsp_xbar_mux_001|WideOr1~2_combout\,
	combout => \u0|rsp_xbar_mux_001|WideOr1~3_combout\);

-- Location: LCCOMB_X30_Y19_N10
\u0|nios2_qsys_0|d_read_nxt\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|d_read_nxt~combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & ((\u0|nios2_qsys_0|E_new_inst~regout\) # ((\u0|nios2_qsys_0|d_read~regout\ & \u0|rsp_xbar_mux_001|WideOr1~3_combout\)))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & 
-- (((\u0|nios2_qsys_0|d_read~regout\ & \u0|rsp_xbar_mux_001|WideOr1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	datab => \u0|nios2_qsys_0|E_new_inst~regout\,
	datac => \u0|nios2_qsys_0|d_read~regout\,
	datad => \u0|rsp_xbar_mux_001|WideOr1~3_combout\,
	combout => \u0|nios2_qsys_0|d_read_nxt~combout\);

-- Location: LCFF_X30_Y19_N11
\u0|nios2_qsys_0|d_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|d_read_nxt~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_read~regout\);

-- Location: LCCOMB_X36_Y16_N24
\u0|nios2_qsys_0_data_master_translator|uav_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ = (\u0|nios2_qsys_0|d_read~regout\ & !\u0|nios2_qsys_0_data_master_translator|read_accepted~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_read~regout\,
	datad => \u0|nios2_qsys_0_data_master_translator|read_accepted~regout\,
	combout => \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\);

-- Location: LCCOMB_X32_Y22_N16
\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (\u0|cmd_xbar_mux|WideOr1~combout\ & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~4_combout\) # ((\u0|cmd_xbar_mux|saved_grant\(1) & 
-- \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|saved_grant\(1),
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~4_combout\,
	datac => \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datad => \u0|cmd_xbar_mux|WideOr1~combout\,
	combout => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X32_Y22_N4
\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\) # 
-- ((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & !\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	combout => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCFF_X32_Y22_N5
\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCFF_X32_Y22_N3
\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\);

-- Location: LCCOMB_X32_Y22_N2
\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\)) # (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|cmd_xbar_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\,
	datad => \u0|cmd_xbar_mux|saved_grant\(1),
	combout => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X32_Y22_N30
\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- ((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\)) # 
-- (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1_combout\);

-- Location: LCFF_X32_Y22_N31
\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\);

-- Location: LCCOMB_X30_Y20_N10
\u0|rsp_xbar_demux|src0_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_demux|src0_valid~combout\ = (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_demux|src0_valid~combout\);

-- Location: LCCOMB_X34_Y21_N10
\u0|nios2_qsys_0|F_iw[22]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[22]~26_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22) & ((\u0|rsp_xbar_demux|src0_valid~combout\) # ((\u0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22))))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22) & (\u0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22),
	datab => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u0|rsp_xbar_demux|src0_valid~combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22),
	combout => \u0|nios2_qsys_0|F_iw[22]~26_combout\);

-- Location: LCCOMB_X31_Y17_N8
\u0|nios2_qsys_0|F_iw[22]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[22]~28_combout\ = (\u0|nios2_qsys_0|D_iw[17]~0_combout\ & ((\u0|nios2_qsys_0|F_iw[22]~27_combout\) # (\u0|nios2_qsys_0|F_iw[22]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datac => \u0|nios2_qsys_0|F_iw[22]~27_combout\,
	datad => \u0|nios2_qsys_0|F_iw[22]~26_combout\,
	combout => \u0|nios2_qsys_0|F_iw[22]~28_combout\);

-- Location: LCFF_X31_Y17_N9
\u0|nios2_qsys_0|D_iw[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[22]~28_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(22));

-- Location: LCCOMB_X25_Y19_N28
\u0|nios2_qsys_0|d_writedata[26]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|d_writedata[26]~2_combout\ = (\u0|nios2_qsys_0|Equal133~0_combout\ & ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))) # (!\u0|nios2_qsys_0|Equal133~0_combout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal133~0_combout\,
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datad => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \u0|nios2_qsys_0|d_writedata[26]~2_combout\);

-- Location: LCFF_X25_Y19_N29
\u0|nios2_qsys_0|d_writedata[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|d_writedata[26]~2_combout\,
	sdata => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(26));

-- Location: LCCOMB_X21_Y22_N6
\u0|cmd_xbar_mux_001|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~7_combout\ = (\u0|nios2_qsys_0|d_writedata\(26) & \u0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|d_writedata\(26),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_payload~7_combout\);

-- Location: M4K_X13_Y16
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y20_N0
\u0|nios2_qsys_0|F_iw[26]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[26]~38_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26) & ((\u0|rsp_xbar_demux|src0_valid~combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26) & 
-- \u0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26) & ((\u0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26),
	datac => \u0|rsp_xbar_demux|src0_valid~combout\,
	datad => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \u0|nios2_qsys_0|F_iw[26]~38_combout\);

-- Location: LCFF_X29_Y20_N11
\u0|sram_0|readdata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \SRAM_DQ[10]~10\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|readdata\(10));

-- Location: LCCOMB_X29_Y20_N10
\u0|nios2_qsys_0|F_iw[26]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[26]~39_combout\ = (\u0|rsp_xbar_mux|src_payload~1_combout\ & ((\u0|sdram_0|za_data\(10)) # ((\u0|sram_0|readdata\(10) & \u0|rsp_xbar_mux|src_payload~0_combout\)))) # (!\u0|rsp_xbar_mux|src_payload~1_combout\ & 
-- (((\u0|sram_0|readdata\(10) & \u0|rsp_xbar_mux|src_payload~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datab => \u0|sdram_0|za_data\(10),
	datac => \u0|sram_0|readdata\(10),
	datad => \u0|rsp_xbar_mux|src_payload~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[26]~39_combout\);

-- Location: LCCOMB_X29_Y20_N2
\u0|nios2_qsys_0|F_iw[26]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[26]~40_combout\ = (\u0|nios2_qsys_0|D_iw[17]~0_combout\ & ((\u0|nios2_qsys_0|F_iw[26]~38_combout\) # (\u0|nios2_qsys_0|F_iw[26]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datab => \u0|nios2_qsys_0|F_iw[26]~38_combout\,
	datad => \u0|nios2_qsys_0|F_iw[26]~39_combout\,
	combout => \u0|nios2_qsys_0|F_iw[26]~40_combout\);

-- Location: LCFF_X29_Y20_N3
\u0|nios2_qsys_0|D_iw[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[26]~40_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(26));

-- Location: LCCOMB_X28_Y19_N20
\u0|nios2_qsys_0|D_dst_regnum[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_dst_regnum[4]~6_combout\ = (\u0|nios2_qsys_0|D_dst_regnum[3]~0_combout\) # ((\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\u0|nios2_qsys_0|D_iw\(26))) # (!\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\u0|nios2_qsys_0|D_iw\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_dst_regnum[3]~0_combout\,
	datab => \u0|nios2_qsys_0|D_iw\(26),
	datac => \u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(21),
	combout => \u0|nios2_qsys_0|D_dst_regnum[4]~6_combout\);

-- Location: LCFF_X28_Y19_N21
\u0|nios2_qsys_0|R_dst_regnum[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_dst_regnum[4]~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_dst_regnum\(4));

-- Location: LCCOMB_X25_Y19_N2
\u0|nios2_qsys_0|E_st_data[17]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_st_data[17]~1_combout\ = (\u0|nios2_qsys_0|D_iw\(4) & ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))) # (!\u0|nios2_qsys_0|D_iw\(4) & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(4),
	datac => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	combout => \u0|nios2_qsys_0|E_st_data[17]~1_combout\);

-- Location: LCFF_X25_Y19_N3
\u0|nios2_qsys_0|d_writedata[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_st_data[17]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(17));

-- Location: LCCOMB_X25_Y22_N18
\u0|cmd_xbar_mux_001|src_payload~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~28_combout\ = (\u0|nios2_qsys_0|d_writedata\(17) & \u0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_writedata\(17),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_payload~28_combout\);

-- Location: M4K_X26_Y20
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y20_N30
\u0|nios2_qsys_0|F_iw[17]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[17]~95_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17) & ((\u0|rsp_xbar_demux|src0_valid~combout\) # ((\u0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17))))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17) & (\u0|rsp_xbar_demux_001|src0_valid~combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17),
	datab => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17),
	datad => \u0|rsp_xbar_demux|src0_valid~combout\,
	combout => \u0|nios2_qsys_0|F_iw[17]~95_combout\);

-- Location: LCCOMB_X30_Y20_N24
\u0|nios2_qsys_0|F_iw[17]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[17]~96_combout\ = (\u0|sram_0|readdata\(1) & ((\u0|rsp_xbar_mux|src_payload~0_combout\) # ((\u0|sdram_0|za_data\(1) & \u0|rsp_xbar_mux|src_payload~1_combout\)))) # (!\u0|sram_0|readdata\(1) & (\u0|sdram_0|za_data\(1) & 
-- ((\u0|rsp_xbar_mux|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdata\(1),
	datab => \u0|sdram_0|za_data\(1),
	datac => \u0|rsp_xbar_mux|src_payload~0_combout\,
	datad => \u0|rsp_xbar_mux|src_payload~1_combout\,
	combout => \u0|nios2_qsys_0|F_iw[17]~96_combout\);

-- Location: LCCOMB_X30_Y22_N22
\u0|nios2_qsys_0|hbreak_req\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|hbreak_req~combout\ = (\u0|nios2_qsys_0|hbreak_req~0_combout\) # (\u0|nios2_qsys_0|hbreak_enabled~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|hbreak_req~0_combout\,
	datac => \u0|nios2_qsys_0|hbreak_enabled~regout\,
	combout => \u0|nios2_qsys_0|hbreak_req~combout\);

-- Location: LCCOMB_X30_Y20_N6
\u0|nios2_qsys_0|F_iw[17]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[17]~97_combout\ = (\u0|nios2_qsys_0|D_iw[17]~0_combout\ & ((\u0|nios2_qsys_0|F_iw[17]~95_combout\) # ((\u0|nios2_qsys_0|F_iw[17]~96_combout\)))) # (!\u0|nios2_qsys_0|D_iw[17]~0_combout\ & (((\u0|nios2_qsys_0|hbreak_req~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datab => \u0|nios2_qsys_0|F_iw[17]~95_combout\,
	datac => \u0|nios2_qsys_0|F_iw[17]~96_combout\,
	datad => \u0|nios2_qsys_0|hbreak_req~combout\,
	combout => \u0|nios2_qsys_0|F_iw[17]~97_combout\);

-- Location: LCFF_X30_Y20_N7
\u0|nios2_qsys_0|D_iw[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[17]~97_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(17));

-- Location: LCCOMB_X27_Y17_N8
\u0|nios2_qsys_0|E_src1[13]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src1[13]~11_combout\ = (\u0|nios2_qsys_0|R_src1~18_combout\ & ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13)))) # (!\u0|nios2_qsys_0|R_src1~18_combout\ & 
-- (\u0|nios2_qsys_0|D_iw\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src1~18_combout\,
	datab => \u0|nios2_qsys_0|D_iw\(17),
	datad => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	combout => \u0|nios2_qsys_0|E_src1[13]~11_combout\);

-- Location: LCCOMB_X21_Y17_N0
\u0|nios2_qsys_0|F_pc_plus_one[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_plus_one[11]~22_combout\ = (\u0|nios2_qsys_0|F_pc\(11) & (!\u0|nios2_qsys_0|F_pc_plus_one[10]~21\)) # (!\u0|nios2_qsys_0|F_pc\(11) & ((\u0|nios2_qsys_0|F_pc_plus_one[10]~21\) # (GND)))
-- \u0|nios2_qsys_0|F_pc_plus_one[11]~23\ = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[10]~21\) # (!\u0|nios2_qsys_0|F_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_pc\(11),
	datad => VCC,
	cin => \u0|nios2_qsys_0|F_pc_plus_one[10]~21\,
	combout => \u0|nios2_qsys_0|F_pc_plus_one[11]~22_combout\,
	cout => \u0|nios2_qsys_0|F_pc_plus_one[11]~23\);

-- Location: LCFF_X27_Y17_N9
\u0|nios2_qsys_0|E_src1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src1[13]~11_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[11]~22_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(13));

-- Location: LCCOMB_X24_Y18_N28
\u0|nios2_qsys_0|F_pc[11]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc[11]~8_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add1~26_combout\)) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_sub~regout\,
	datab => \u0|nios2_qsys_0|Add1~26_combout\,
	datad => \u0|nios2_qsys_0|Add2~26_combout\,
	combout => \u0|nios2_qsys_0|F_pc[11]~8_combout\);

-- Location: LCFF_X24_Y18_N29
\u0|nios2_qsys_0|F_pc[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_pc[11]~8_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[11]~22_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|F_pc\(11));

-- Location: LCFF_X29_Y18_N19
\u0|nios2_qsys_0|E_src1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src1[16]~8_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[14]~28_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(16));

-- Location: LCCOMB_X24_Y18_N14
\u0|nios2_qsys_0|F_pc[14]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc[14]~9_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add1~32_combout\)) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add2~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_sub~regout\,
	datab => \u0|nios2_qsys_0|Add1~32_combout\,
	datad => \u0|nios2_qsys_0|Add2~32_combout\,
	combout => \u0|nios2_qsys_0|F_pc[14]~9_combout\);

-- Location: LCFF_X24_Y18_N15
\u0|nios2_qsys_0|F_pc[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_pc[14]~9_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[14]~28_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|F_pc\(14));

-- Location: LCCOMB_X22_Y15_N0
\u0|cmd_xbar_mux_002|src_data[52]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_data\(52) = (\u0|cmd_xbar_mux_002|saved_grant\(0) & ((\u0|nios2_qsys_0|F_pc\(14)) # ((\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(16))))) # (!\u0|cmd_xbar_mux_002|saved_grant\(0) & 
-- (\u0|cmd_xbar_mux_002|saved_grant\(1) & ((\u0|nios2_qsys_0|W_alu_result\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(0),
	datab => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u0|nios2_qsys_0|F_pc\(14),
	datad => \u0|nios2_qsys_0|W_alu_result\(16),
	combout => \u0|cmd_xbar_mux_002|src_data\(52));

-- Location: LCFF_X22_Y15_N1
\u0|width_adapter|address_reg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_data\(52),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|address_reg\(16));

-- Location: LCCOMB_X21_Y15_N16
\u0|width_adapter|out_data[34]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[34]~8_combout\ = (\u0|width_adapter|use_reg~regout\ & ((\u0|width_adapter|address_reg\(16)))) # (!\u0|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_002|src_data\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_002|src_data\(52),
	datac => \u0|width_adapter|use_reg~regout\,
	datad => \u0|width_adapter|address_reg\(16),
	combout => \u0|width_adapter|out_data[34]~8_combout\);

-- Location: LCFF_X21_Y15_N11
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|width_adapter|out_data[34]~8_combout\,
	sload => VCC,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(33));

-- Location: LCFF_X21_Y15_N17
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[34]~8_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(33));

-- Location: LCCOMB_X20_Y13_N10
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[33]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[33]~8_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(33)))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(33),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(33),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[33]~8_combout\);

-- Location: LCFF_X20_Y13_N11
\u0|sdram_0|active_addr[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[33]~8_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_addr\(15));

-- Location: LCCOMB_X22_Y15_N18
\u0|cmd_xbar_mux_002|src_data[51]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_data\(51) = (\u0|nios2_qsys_0|F_pc\(13) & ((\u0|cmd_xbar_mux_002|saved_grant\(0)) # ((\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(15))))) # (!\u0|nios2_qsys_0|F_pc\(13) & 
-- (\u0|cmd_xbar_mux_002|saved_grant\(1) & (\u0|nios2_qsys_0|W_alu_result\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(13),
	datab => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u0|nios2_qsys_0|W_alu_result\(15),
	datad => \u0|cmd_xbar_mux_002|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_002|src_data\(51));

-- Location: LCFF_X22_Y15_N19
\u0|width_adapter|address_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_data\(51),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|address_reg\(15));

-- Location: LCCOMB_X21_Y15_N20
\u0|width_adapter|out_data[33]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[33]~9_combout\ = (\u0|width_adapter|use_reg~regout\ & ((\u0|width_adapter|address_reg\(15)))) # (!\u0|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_002|src_data\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|src_data\(51),
	datab => \u0|width_adapter|address_reg\(15),
	datac => \u0|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|out_data[33]~9_combout\);

-- Location: LCFF_X21_Y15_N23
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|width_adapter|out_data[33]~9_combout\,
	sload => VCC,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(32));

-- Location: LCCOMB_X20_Y13_N16
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[32]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[32]~9_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(32))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(32),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(32),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[32]~9_combout\);

-- Location: LCCOMB_X20_Y13_N12
\u0|sdram_0|pending~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|pending~7_combout\ = (\u0|sdram_0|active_addr\(14) & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[32]~9_combout\ & (\u0|sdram_0|active_addr\(15) $ 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[33]~8_combout\)))) # (!\u0|sdram_0|active_addr\(14) & (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[32]~9_combout\ & (\u0|sdram_0|active_addr\(15) $ 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[33]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|active_addr\(14),
	datab => \u0|sdram_0|active_addr\(15),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[32]~9_combout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[33]~8_combout\,
	combout => \u0|sdram_0|pending~7_combout\);

-- Location: LCCOMB_X20_Y15_N30
\u0|sdram_0|pending~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|pending~13_combout\ = (\u0|sdram_0|pending~12_combout\ & (\u0|sdram_0|pending~8_combout\ & (\u0|sdram_0|pending~7_combout\ & \u0|sdram_0|pending~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|pending~12_combout\,
	datab => \u0|sdram_0|pending~8_combout\,
	datac => \u0|sdram_0|pending~7_combout\,
	datad => \u0|sdram_0|pending~6_combout\,
	combout => \u0|sdram_0|pending~13_combout\);

-- Location: LCCOMB_X17_Y13_N0
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~0_combout\ = \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ $ (((\u0|sdram_0|f_pop~regout\ & (\u0|sdram_0|pending~13_combout\ & 
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|f_pop~regout\,
	datab => \u0|sdram_0|pending~13_combout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~0_combout\);

-- Location: LCFF_X17_Y13_N1
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\);

-- Location: LCCOMB_X22_Y15_N30
\u0|cmd_xbar_mux_002|src_data[53]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_data\(53) = (\u0|cmd_xbar_mux_002|saved_grant\(0) & ((\u0|nios2_qsys_0|F_pc\(15)) # ((\u0|nios2_qsys_0|W_alu_result\(17) & \u0|cmd_xbar_mux_002|saved_grant\(1))))) # (!\u0|cmd_xbar_mux_002|saved_grant\(0) & 
-- (\u0|nios2_qsys_0|W_alu_result\(17) & (\u0|cmd_xbar_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(0),
	datab => \u0|nios2_qsys_0|W_alu_result\(17),
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|nios2_qsys_0|F_pc\(15),
	combout => \u0|cmd_xbar_mux_002|src_data\(53));

-- Location: LCFF_X22_Y15_N31
\u0|width_adapter|address_reg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_data\(53),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|address_reg\(17));

-- Location: LCCOMB_X21_Y15_N0
\u0|width_adapter|out_data[35]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[35]~11_combout\ = (\u0|width_adapter|use_reg~regout\ & ((\u0|width_adapter|address_reg\(17)))) # (!\u0|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_002|src_data\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|src_data\(53),
	datab => \u0|width_adapter|address_reg\(17),
	datac => \u0|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|out_data[35]~11_combout\);

-- Location: LCFF_X21_Y15_N1
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[35]~11_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(34));

-- Location: LCCOMB_X21_Y15_N18
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[34]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[34]~feeder_combout\ = \u0|width_adapter|out_data[35]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|out_data[35]~11_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[34]~feeder_combout\);

-- Location: LCFF_X21_Y15_N19
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[34]~feeder_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(34));

-- Location: LCCOMB_X20_Y15_N22
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[34]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[34]~11_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(34))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(34),
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(34),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[34]~11_combout\);

-- Location: LCFF_X20_Y15_N23
\u0|sdram_0|active_addr[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[34]~11_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_addr\(16));

-- Location: LCCOMB_X21_Y17_N24
\u0|nios2_qsys_0|F_pc[16]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc[16]~11_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add1~36_combout\)) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add2~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_sub~regout\,
	datab => \u0|nios2_qsys_0|Add1~36_combout\,
	datad => \u0|nios2_qsys_0|Add2~36_combout\,
	combout => \u0|nios2_qsys_0|F_pc[16]~11_combout\);

-- Location: LCCOMB_X24_Y17_N8
\u0|nios2_qsys_0|E_logic_result[18]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[18]~6_combout\ = (\u0|nios2_qsys_0|E_src2\(18) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|R_logic_op\(0) & \u0|nios2_qsys_0|E_src1\(18)))))) # (!\u0|nios2_qsys_0|E_src2\(18) & ((\u0|nios2_qsys_0|E_src1\(18) & 
-- ((\u0|nios2_qsys_0|R_logic_op\(1)))) # (!\u0|nios2_qsys_0|E_src1\(18) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_logic_op\(0),
	datab => \u0|nios2_qsys_0|E_src2\(18),
	datac => \u0|nios2_qsys_0|E_src1\(18),
	datad => \u0|nios2_qsys_0|R_logic_op\(1),
	combout => \u0|nios2_qsys_0|E_logic_result[18]~6_combout\);

-- Location: LCCOMB_X25_Y15_N26
\u0|nios2_qsys_0|W_alu_result[18]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[18]~6_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|E_logic_result[18]~6_combout\))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|F_pc[16]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	datab => \u0|nios2_qsys_0|F_pc[16]~11_combout\,
	datad => \u0|nios2_qsys_0|E_logic_result[18]~6_combout\,
	combout => \u0|nios2_qsys_0|W_alu_result[18]~6_combout\);

-- Location: LCFF_X25_Y15_N27
\u0|nios2_qsys_0|W_alu_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[18]~6_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(18),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(18));

-- Location: LCCOMB_X22_Y15_N4
\u0|cmd_xbar_mux_002|src_data[54]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_data\(54) = (\u0|nios2_qsys_0|F_pc\(16) & ((\u0|cmd_xbar_mux_002|saved_grant\(0)) # ((\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(18))))) # (!\u0|nios2_qsys_0|F_pc\(16) & 
-- (\u0|cmd_xbar_mux_002|saved_grant\(1) & (\u0|nios2_qsys_0|W_alu_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(16),
	datab => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u0|nios2_qsys_0|W_alu_result\(18),
	datad => \u0|cmd_xbar_mux_002|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_002|src_data\(54));

-- Location: LCFF_X22_Y15_N5
\u0|width_adapter|address_reg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_data\(54),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|address_reg\(18));

-- Location: LCCOMB_X19_Y15_N20
\u0|width_adapter|out_data[36]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[36]~10_combout\ = (\u0|width_adapter|use_reg~regout\ & ((\u0|width_adapter|address_reg\(18)))) # (!\u0|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_002|src_data\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|src_data\(54),
	datab => \u0|width_adapter|use_reg~regout\,
	datac => \u0|width_adapter|address_reg\(18),
	combout => \u0|width_adapter|out_data[36]~10_combout\);

-- Location: LCFF_X19_Y15_N21
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[36]~10_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(35));

-- Location: LCFF_X19_Y15_N15
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|width_adapter|out_data[36]~10_combout\,
	sload => VCC,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(35));

-- Location: LCCOMB_X20_Y15_N0
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[35]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[35]~10_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(35))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(35),
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(35),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[35]~10_combout\);

-- Location: LCCOMB_X20_Y15_N2
\u0|sdram_0|pending~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|pending~8_combout\ = (\u0|sdram_0|active_addr\(17) & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[35]~10_combout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[34]~11_combout\ $ 
-- (!\u0|sdram_0|active_addr\(16))))) # (!\u0|sdram_0|active_addr\(17) & (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[35]~10_combout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[34]~11_combout\ $ 
-- (!\u0|sdram_0|active_addr\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|active_addr\(17),
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[34]~11_combout\,
	datac => \u0|sdram_0|active_addr\(16),
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[35]~10_combout\,
	combout => \u0|sdram_0|pending~8_combout\);

-- Location: LCCOMB_X25_Y16_N16
\u0|cmd_xbar_mux_002|src_data[57]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_data\(57) = (\u0|nios2_qsys_0|F_pc\(19) & ((\u0|cmd_xbar_mux_002|saved_grant\(0)) # ((\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(21))))) # (!\u0|nios2_qsys_0|F_pc\(19) & 
-- (((\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(19),
	datab => \u0|cmd_xbar_mux_002|saved_grant\(0),
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|nios2_qsys_0|W_alu_result\(21),
	combout => \u0|cmd_xbar_mux_002|src_data\(57));

-- Location: LCFF_X25_Y16_N17
\u0|width_adapter|address_reg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_data\(57),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|address_reg\(21));

-- Location: LCCOMB_X21_Y15_N4
\u0|width_adapter|out_data[39]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[39]~14_combout\ = (\u0|width_adapter|use_reg~regout\ & (\u0|width_adapter|address_reg\(21))) # (!\u0|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_002|src_data\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter|use_reg~regout\,
	datac => \u0|width_adapter|address_reg\(21),
	datad => \u0|cmd_xbar_mux_002|src_data\(57),
	combout => \u0|width_adapter|out_data[39]~14_combout\);

-- Location: LCFF_X21_Y15_N31
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|width_adapter|out_data[39]~14_combout\,
	sload => VCC,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(38));

-- Location: LCCOMB_X20_Y15_N4
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[38]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[38]~14_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(38))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(38),
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(38),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[38]~14_combout\);

-- Location: LCCOMB_X17_Y13_N10
\u0|sdram_0|active_cs_n~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|active_cs_n~1_combout\ = (\u0|sdram_0|active_cs_n~0_combout\ & ((\u0|sdram_0|refresh_request~regout\) # ((\u0|sdram_0|active_cs_n~regout\ & !\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\)))) # 
-- (!\u0|sdram_0|active_cs_n~0_combout\ & (((\u0|sdram_0|active_cs_n~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|active_cs_n~0_combout\,
	datab => \u0|sdram_0|refresh_request~regout\,
	datac => \u0|sdram_0|active_cs_n~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\,
	combout => \u0|sdram_0|active_cs_n~1_combout\);

-- Location: LCFF_X17_Y13_N11
\u0|sdram_0|active_cs_n\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|active_cs_n~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_cs_n~regout\);

-- Location: LCFF_X20_Y15_N5
\u0|sdram_0|active_addr[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[38]~14_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_addr\(20));

-- Location: LCCOMB_X20_Y15_N6
\u0|sdram_0|pending~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|pending~10_combout\ = (!\u0|sdram_0|active_cs_n~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[38]~14_combout\ $ (!\u0|sdram_0|active_addr\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[38]~14_combout\,
	datac => \u0|sdram_0|active_cs_n~regout\,
	datad => \u0|sdram_0|active_addr\(20),
	combout => \u0|sdram_0|pending~10_combout\);

-- Location: LCCOMB_X20_Y15_N8
\u0|sdram_0|pending~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|pending~11_combout\ = (\u0|sdram_0|pending~9_combout\ & (\u0|sdram_0|pending~8_combout\ & (\u0|sdram_0|pending~7_combout\ & \u0|sdram_0|pending~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|pending~9_combout\,
	datab => \u0|sdram_0|pending~8_combout\,
	datac => \u0|sdram_0|pending~7_combout\,
	datad => \u0|sdram_0|pending~10_combout\,
	combout => \u0|sdram_0|pending~11_combout\);

-- Location: LCCOMB_X18_Y12_N4
\u0|sdram_0|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector29~0_combout\ = (\u0|sdram_0|m_state.100000000~regout\ & ((!\u0|sdram_0|pending~6_combout\) # (!\u0|sdram_0|pending~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|pending~11_combout\,
	datac => \u0|sdram_0|m_state.100000000~regout\,
	datad => \u0|sdram_0|pending~6_combout\,
	combout => \u0|sdram_0|Selector29~0_combout\);

-- Location: LCCOMB_X18_Y13_N26
\u0|sdram_0|Selector25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector25~5_combout\ = (!\u0|sdram_0|refresh_request~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(1)) # (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|refresh_request~regout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(1),
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(0),
	combout => \u0|sdram_0|Selector25~5_combout\);

-- Location: LCCOMB_X16_Y12_N30
\u0|sdram_0|Selector29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector29~1_combout\ = (\u0|sdram_0|m_count\(1) & ((\u0|sdram_0|m_state.000100000~regout\) # ((\u0|sdram_0|Selector29~0_combout\ & \u0|sdram_0|Selector25~5_combout\)))) # (!\u0|sdram_0|m_count\(1) & (\u0|sdram_0|Selector29~0_combout\ & 
-- ((\u0|sdram_0|Selector25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_count\(1),
	datab => \u0|sdram_0|Selector29~0_combout\,
	datac => \u0|sdram_0|m_state.000100000~regout\,
	datad => \u0|sdram_0|Selector25~5_combout\,
	combout => \u0|sdram_0|Selector29~1_combout\);

-- Location: LCFF_X16_Y12_N31
\u0|sdram_0|m_state.000100000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector29~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_state.000100000~regout\);

-- Location: LCCOMB_X15_Y12_N30
\u0|sdram_0|Selector33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector33~0_combout\ = (!\u0|sdram_0|m_state.000000100~regout\ & (!\u0|sdram_0|m_state.000100000~regout\ & !\u0|sdram_0|m_state.001000000~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000000100~regout\,
	datab => \u0|sdram_0|m_state.000100000~regout\,
	datac => \u0|sdram_0|m_state.001000000~regout\,
	combout => \u0|sdram_0|Selector33~0_combout\);

-- Location: LCCOMB_X15_Y12_N12
\u0|sdram_0|Selector33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector33~2_combout\ = (!\u0|sdram_0|m_next.000000001~regout\ & ((\u0|sdram_0|Selector33~1_combout\) # ((\u0|sdram_0|m_state.100000000~regout\) # (!\u0|sdram_0|Selector33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|Selector33~1_combout\,
	datab => \u0|sdram_0|Selector33~0_combout\,
	datac => \u0|sdram_0|m_state.100000000~regout\,
	datad => \u0|sdram_0|m_next.000000001~regout\,
	combout => \u0|sdram_0|Selector33~2_combout\);

-- Location: LCCOMB_X15_Y12_N18
\u0|sdram_0|Selector33~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector33~3_combout\ = (\u0|sdram_0|Selector34~5_combout\ & (!\u0|sdram_0|Selector33~2_combout\ & ((\u0|sdram_0|m_state.000000001~regout\) # (\u0|sdram_0|init_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|Selector34~5_combout\,
	datab => \u0|sdram_0|m_state.000000001~regout\,
	datac => \u0|sdram_0|init_done~regout\,
	datad => \u0|sdram_0|Selector33~2_combout\,
	combout => \u0|sdram_0|Selector33~3_combout\);

-- Location: LCFF_X15_Y12_N19
\u0|sdram_0|m_next.000000001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector33~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_next.000000001~regout\);

-- Location: LCCOMB_X17_Y12_N0
\u0|sdram_0|Selector24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector24~2_combout\ = (\u0|sdram_0|Selector24~1_combout\ & (\u0|sdram_0|m_state.000000001~regout\ & ((\u0|sdram_0|m_next.000000001~regout\) # (!\u0|sdram_0|Selector24~0_combout\)))) # (!\u0|sdram_0|Selector24~1_combout\ & 
-- ((\u0|sdram_0|m_next.000000001~regout\) # ((!\u0|sdram_0|Selector24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|Selector24~1_combout\,
	datab => \u0|sdram_0|m_next.000000001~regout\,
	datac => \u0|sdram_0|m_state.000000001~regout\,
	datad => \u0|sdram_0|Selector24~0_combout\,
	combout => \u0|sdram_0|Selector24~2_combout\);

-- Location: LCFF_X17_Y12_N1
\u0|sdram_0|m_state.000000001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector24~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_state.000000001~regout\);

-- Location: LCCOMB_X17_Y13_N30
\u0|sdram_0|Selector25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector25~6_combout\ = (\u0|sdram_0|Selector25~5_combout\ & (!\u0|sdram_0|m_state.000000001~regout\ & \u0|sdram_0|init_done~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|Selector25~5_combout\,
	datab => \u0|sdram_0|m_state.000000001~regout\,
	datac => \u0|sdram_0|init_done~regout\,
	combout => \u0|sdram_0|Selector25~6_combout\);

-- Location: LCCOMB_X17_Y13_N12
\u0|sdram_0|Selector41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector41~1_combout\ = (\u0|sdram_0|Selector25~6_combout\) # (((\u0|sdram_0|Selector41~0_combout\ & \u0|sdram_0|pending~13_combout\)) # (!\u0|sdram_0|active_rnw~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|Selector41~0_combout\,
	datab => \u0|sdram_0|Selector25~6_combout\,
	datac => \u0|sdram_0|active_rnw~2_combout\,
	datad => \u0|sdram_0|pending~13_combout\,
	combout => \u0|sdram_0|Selector41~1_combout\);

-- Location: LCFF_X17_Y13_N13
\u0|sdram_0|f_pop\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector41~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|f_pop~regout\);

-- Location: LCCOMB_X18_Y12_N18
\u0|sdram_0|f_select\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|f_select~combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\ & (\u0|sdram_0|f_pop~regout\ & (\u0|sdram_0|pending~11_combout\ & \u0|sdram_0|pending~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal1~0_combout\,
	datab => \u0|sdram_0|f_pop~regout\,
	datac => \u0|sdram_0|pending~11_combout\,
	datad => \u0|sdram_0|pending~6_combout\,
	combout => \u0|sdram_0|f_select~combout\);

-- Location: LCCOMB_X18_Y13_N8
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries[1]~0_combout\ = \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(1) $ (((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~3_combout\ & 
-- (!\u0|sdram_0|f_select~combout\ & \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(0))) # (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~3_combout\ & (\u0|sdram_0|f_select~combout\ & 
-- !\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|always2~3_combout\,
	datab => \u0|sdram_0|f_select~combout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(1),
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(0),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries[1]~0_combout\);

-- Location: LCFF_X18_Y13_N9
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries[1]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(1));

-- Location: LCCOMB_X18_Y13_N6
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|cp_ready\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7)) # ((!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(0) & 
-- (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\ & \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(0),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entries\(1),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~combout\);

-- Location: LCCOMB_X24_Y14_N26
\u0|width_adapter|use_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|use_reg~0_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~combout\ & (((\u0|width_adapter|use_reg~regout\)))) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~combout\ & 
-- ((\u0|width_adapter|use_reg~regout\ & (!\u0|width_adapter|count\(0))) # (!\u0|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_002|WideOr1~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|count\(0),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	datac => \u0|width_adapter|use_reg~regout\,
	datad => \u0|cmd_xbar_mux_002|WideOr1~combout\,
	combout => \u0|width_adapter|use_reg~0_combout\);

-- Location: LCFF_X24_Y14_N27
\u0|width_adapter|use_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|use_reg~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|use_reg~regout\);

-- Location: LCCOMB_X24_Y13_N16
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\) # ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\) # 
-- ((!\u0|width_adapter|use_reg~regout\ & \u0|cmd_xbar_mux_002|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	datab => \u0|width_adapter|use_reg~regout\,
	datac => \u0|cmd_xbar_mux_002|saved_grant\(0),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\);

-- Location: LCCOMB_X18_Y13_N18
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\ & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & 
-- \u0|cmd_xbar_mux_002|WideOr1~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\,
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datad => \u0|cmd_xbar_mux_002|WideOr1~combout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X28_Y13_N26
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82]~regout\)) # 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82]~regout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\);

-- Location: LCFF_X28_Y13_N27
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\);

-- Location: LCCOMB_X28_Y13_N18
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\))) 
-- # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCFF_X28_Y13_N19
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\);

-- Location: LCCOMB_X27_Y13_N12
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11_combout\ = \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ $ 
-- (((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\u0|sdram_0|za_valid~regout\) # (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|za_valid~regout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11_combout\);

-- Location: LCFF_X27_Y13_N15
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X27_Y13_N6
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\);

-- Location: LCFF_X27_Y13_N7
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2));

-- Location: LCCOMB_X25_Y13_N30
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~10_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2)))) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~10_combout\);

-- Location: LCFF_X25_Y13_N31
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~10_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3));

-- Location: LCCOMB_X25_Y13_N4
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3))) 
-- # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\);

-- Location: LCFF_X25_Y13_N5
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4));

-- Location: LCCOMB_X25_Y13_N10
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4))) 
-- # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\);

-- Location: LCFF_X25_Y13_N11
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5));

-- Location: LCCOMB_X25_Y13_N8
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7)) # ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ 
-- & \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\);

-- Location: LCFF_X25_Y13_N9
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6));

-- Location: LCCOMB_X23_Y13_N22
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]~regout\)) # 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & ((\u0|cmd_xbar_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]~regout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datad => \u0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29_combout\);

-- Location: LCCOMB_X27_Y13_N8
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\ = ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\u0|sdram_0|za_valid~regout\) # 
-- (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\)))) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|za_valid~regout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\);

-- Location: LCFF_X23_Y13_N23
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][54]~regout\);

-- Location: LCCOMB_X23_Y13_N30
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][54]~regout\))) 
-- # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & (\u0|cmd_xbar_mux_002|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][54]~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23_combout\);

-- Location: LCCOMB_X27_Y13_N22
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\ = ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\u0|sdram_0|za_valid~regout\) # 
-- (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\)))) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|za_valid~regout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\);

-- Location: LCFF_X23_Y13_N31
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][54]~regout\);

-- Location: LCCOMB_X24_Y13_N0
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][54]~regout\))) 
-- # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & (\u0|cmd_xbar_mux_002|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][54]~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17_combout\);

-- Location: LCCOMB_X27_Y13_N20
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\ = ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\u0|sdram_0|za_valid~regout\) # 
-- (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\)))) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|za_valid~regout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\);

-- Location: LCFF_X24_Y13_N1
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][54]~regout\);

-- Location: LCCOMB_X24_Y13_N24
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][54]~regout\))) 
-- # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & (\u0|cmd_xbar_mux_002|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][54]~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\);

-- Location: LCCOMB_X27_Y13_N18
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\ = ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\u0|sdram_0|za_valid~regout\) # 
-- (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\)))) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|sdram_0|za_valid~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\);

-- Location: LCFF_X24_Y13_N25
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][54]~regout\);

-- Location: LCCOMB_X28_Y13_N0
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][54]~regout\)) # 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & ((\u0|cmd_xbar_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][54]~regout\,
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \u0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\);

-- Location: LCFF_X28_Y13_N1
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\);

-- Location: LCCOMB_X28_Y13_N24
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\))) 
-- # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|cmd_xbar_mux_002|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~regout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCFF_X28_Y13_N25
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\);

-- Location: LCCOMB_X32_Y19_N8
\u0|rsp_xbar_mux|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux|src_payload~1_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\ & 
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|rsp_xbar_mux|src_payload~1_combout\);

-- Location: LCCOMB_X32_Y18_N6
\u0|nios2_qsys_0|F_iw[20]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[20]~88_combout\ = (\u0|sram_0|readdata\(4) & ((\u0|rsp_xbar_mux|src_payload~0_combout\) # ((\u0|sdram_0|za_data\(4) & \u0|rsp_xbar_mux|src_payload~1_combout\)))) # (!\u0|sram_0|readdata\(4) & (\u0|sdram_0|za_data\(4) & 
-- ((\u0|rsp_xbar_mux|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdata\(4),
	datab => \u0|sdram_0|za_data\(4),
	datac => \u0|rsp_xbar_mux|src_payload~0_combout\,
	datad => \u0|rsp_xbar_mux|src_payload~1_combout\,
	combout => \u0|nios2_qsys_0|F_iw[20]~88_combout\);

-- Location: LCCOMB_X25_Y22_N16
\u0|cmd_xbar_mux_001|src_payload~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~25_combout\ = (\u0|nios2_qsys_0|d_writedata\(20) & \u0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_writedata\(20),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_payload~25_combout\);

-- Location: M4K_X26_Y21
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y18_N0
\u0|nios2_qsys_0|F_iw[20]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[20]~89_combout\ = (\u0|nios2_qsys_0|F_iw[20]~116_combout\) # ((\u0|nios2_qsys_0|F_iw[20]~88_combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) & \u0|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_iw[20]~116_combout\,
	datab => \u0|nios2_qsys_0|F_iw[20]~88_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20),
	datad => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \u0|nios2_qsys_0|F_iw[20]~89_combout\);

-- Location: LCFF_X29_Y18_N1
\u0|nios2_qsys_0|D_iw[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[20]~89_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(20));

-- Location: LCCOMB_X28_Y19_N26
\u0|nios2_qsys_0|D_dst_regnum[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_dst_regnum[3]~4_combout\ = (\u0|nios2_qsys_0|D_dst_regnum[3]~0_combout\) # ((\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\u0|nios2_qsys_0|D_iw\(25))) # (!\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\u0|nios2_qsys_0|D_iw\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(25),
	datab => \u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datac => \u0|nios2_qsys_0|D_iw\(20),
	datad => \u0|nios2_qsys_0|D_dst_regnum[3]~0_combout\,
	combout => \u0|nios2_qsys_0|D_dst_regnum[3]~4_combout\);

-- Location: LCFF_X28_Y19_N27
\u0|nios2_qsys_0|R_dst_regnum[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_dst_regnum[3]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_dst_regnum\(3));

-- Location: LCCOMB_X23_Y19_N26
\u0|nios2_qsys_0|E_st_data[21]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_st_data[21]~5_combout\ = (\u0|nios2_qsys_0|D_iw\(4) & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21))) # (!\u0|nios2_qsys_0|D_iw\(4) & 
-- ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datac => \u0|nios2_qsys_0|D_iw\(4),
	datad => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	combout => \u0|nios2_qsys_0|E_st_data[21]~5_combout\);

-- Location: LCFF_X23_Y19_N27
\u0|nios2_qsys_0|d_writedata[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_st_data[21]~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(21));

-- Location: LCCOMB_X23_Y22_N30
\u0|cmd_xbar_mux_001|src_payload~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~18_combout\ = (\u0|nios2_qsys_0|d_writedata\(21) & \u0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|d_writedata\(21),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_payload~18_combout\);

-- Location: M4K_X26_Y29
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y21_N22
\u0|nios2_qsys_0|F_iw[21]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[21]~115_combout\ = ((\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21) & 
-- !\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\))) # (!\u0|nios2_qsys_0|D_iw[17]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21),
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|nios2_qsys_0|F_iw[21]~115_combout\);

-- Location: LCCOMB_X32_Y21_N10
\u0|nios2_qsys_0|F_iw[21]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[21]~69_combout\ = (\u0|nios2_qsys_0|F_iw[21]~68_combout\) # ((\u0|nios2_qsys_0|F_iw[21]~115_combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) & \u0|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_iw[21]~68_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21),
	datac => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \u0|nios2_qsys_0|F_iw[21]~115_combout\,
	combout => \u0|nios2_qsys_0|F_iw[21]~69_combout\);

-- Location: LCFF_X32_Y21_N11
\u0|nios2_qsys_0|D_iw[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[21]~69_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(21));

-- Location: LCCOMB_X24_Y19_N16
\u0|nios2_qsys_0|E_src2[19]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src2[19]~5_combout\ = (\u0|nios2_qsys_0|R_src2_use_imm~regout\ & (\u0|nios2_qsys_0|D_iw\(21))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datab => \u0|nios2_qsys_0|D_iw\(21),
	datad => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \u0|nios2_qsys_0|E_src2[19]~5_combout\);

-- Location: LCFF_X24_Y19_N17
\u0|nios2_qsys_0|E_src2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src2[19]~5_combout\,
	sdata => \u0|nios2_qsys_0|D_iw\(9),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(19));

-- Location: LCCOMB_X23_Y15_N26
\u0|nios2_qsys_0|F_pc[17]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc[17]~15_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add1~38_combout\))) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add2~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_sub~regout\,
	datab => \u0|nios2_qsys_0|Add2~38_combout\,
	datad => \u0|nios2_qsys_0|Add1~38_combout\,
	combout => \u0|nios2_qsys_0|F_pc[17]~15_combout\);

-- Location: LCFF_X23_Y15_N27
\u0|nios2_qsys_0|F_pc[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_pc[17]~15_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[17]~34_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|F_pc\(17));

-- Location: LCCOMB_X24_Y18_N12
\u0|nios2_qsys_0|F_pc_no_crst_nxt[18]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_no_crst_nxt[18]~10_combout\ = (!\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ & ((!\u0|nios2_qsys_0|F_pc_plus_one[18]~36_combout\))) # 
-- (!\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ & (!\u0|nios2_qsys_0|E_arith_result[20]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	datab => \u0|nios2_qsys_0|E_arith_result[20]~1_combout\,
	datac => \u0|nios2_qsys_0|F_pc_plus_one[18]~36_combout\,
	datad => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	combout => \u0|nios2_qsys_0|F_pc_no_crst_nxt[18]~10_combout\);

-- Location: LCFF_X24_Y18_N13
\u0|nios2_qsys_0|F_pc[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_pc_no_crst_nxt[18]~10_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|F_pc\(18));

-- Location: LCCOMB_X24_Y15_N0
\u0|cmd_xbar_mux_003|src_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_valid~0_combout\ = (\u0|addr_router|Equal1~0_combout\ & (\u0|nios2_qsys_0|F_pc\(17) & (\u0|nios2_qsys_0|F_pc\(18) & \u0|nios2_qsys_0_instruction_master_translator|uav_read~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router|Equal1~0_combout\,
	datab => \u0|nios2_qsys_0|F_pc\(17),
	datac => \u0|nios2_qsys_0|F_pc\(18),
	datad => \u0|nios2_qsys_0_instruction_master_translator|uav_read~combout\,
	combout => \u0|cmd_xbar_mux_003|src_valid~0_combout\);

-- Location: LCCOMB_X25_Y15_N8
\u0|addr_router_001|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal1~1_combout\ = ((\u0|nios2_qsys_0|W_alu_result\(20)) # (!\u0|addr_router_001|Equal1~0_combout\)) # (!\u0|nios2_qsys_0|W_alu_result\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(19),
	datab => \u0|addr_router_001|Equal1~0_combout\,
	datad => \u0|nios2_qsys_0|W_alu_result\(20),
	combout => \u0|addr_router_001|Equal1~1_combout\);

-- Location: LCCOMB_X31_Y16_N24
\u0|cmd_xbar_demux_001|src3_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|src3_valid~0_combout\ = (!\u0|addr_router_001|src_channel[2]~3_combout\ & (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & !\u0|addr_router_001|Equal1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|src_channel[2]~3_combout\,
	datab => \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datac => \u0|addr_router_001|Equal1~1_combout\,
	combout => \u0|cmd_xbar_demux_001|src3_valid~0_combout\);

-- Location: LCCOMB_X30_Y16_N22
\u0|cmd_xbar_mux_003|arb|grant[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|arb|grant[0]~0_combout\ = (\u0|cmd_xbar_mux_003|src_valid~0_combout\ & (((\u0|cmd_xbar_mux_003|arb|top_priority_reg\(1) & !\u0|cmd_xbar_demux_001|src3_valid~0_combout\)) # (!\u0|cmd_xbar_mux_003|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|arb|top_priority_reg\(0),
	datab => \u0|cmd_xbar_mux_003|src_valid~0_combout\,
	datac => \u0|cmd_xbar_mux_003|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_demux_001|src3_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_003|arb|grant[0]~0_combout\);

-- Location: LCCOMB_X30_Y16_N18
\u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout\ = (\u0|cmd_xbar_mux_003|update_grant~0_combout\ & ((\u0|cmd_xbar_mux_003|src_valid~0_combout\) # (\u0|cmd_xbar_demux_001|src3_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|update_grant~0_combout\,
	datab => \u0|cmd_xbar_mux_003|src_valid~0_combout\,
	datad => \u0|cmd_xbar_demux_001|src3_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout\);

-- Location: LCFF_X30_Y16_N23
\u0|cmd_xbar_mux_003|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|arb|grant[0]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux_003|arb|top_priority_reg\(1));

-- Location: LCCOMB_X30_Y16_N24
\u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~1_combout\ = !\u0|cmd_xbar_mux_003|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cmd_xbar_mux_003|arb|grant[1]~1_combout\,
	combout => \u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~1_combout\);

-- Location: LCFF_X30_Y16_N25
\u0|cmd_xbar_mux_003|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux_003|arb|top_priority_reg\(0));

-- Location: LCCOMB_X30_Y16_N10
\u0|cmd_xbar_mux_003|arb|grant[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|arb|grant[1]~1_combout\ = (\u0|cmd_xbar_demux_001|src3_valid~0_combout\ & ((\u0|cmd_xbar_mux_003|arb|top_priority_reg\(1)) # ((!\u0|cmd_xbar_mux_003|arb|top_priority_reg\(0) & !\u0|cmd_xbar_mux_003|src_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux_001|src3_valid~0_combout\,
	datab => \u0|cmd_xbar_mux_003|arb|top_priority_reg\(1),
	datac => \u0|cmd_xbar_mux_003|arb|top_priority_reg\(0),
	datad => \u0|cmd_xbar_mux_003|src_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_003|arb|grant[1]~1_combout\);

-- Location: LCFF_X30_Y16_N17
\u0|cmd_xbar_mux_003|saved_grant[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|cmd_xbar_mux_003|arb|grant[0]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|cmd_xbar_mux_003|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux_003|saved_grant\(0));

-- Location: LCCOMB_X29_Y14_N6
\u0|cmd_xbar_mux_003|src_payload[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload\(0) = (\u0|cmd_xbar_mux_003|saved_grant\(1)) # (\u0|cmd_xbar_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_003|src_payload\(0));

-- Location: LCCOMB_X29_Y14_N24
\u0|cmd_xbar_mux_003|packet_in_progress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|packet_in_progress~0_combout\ = !\u0|cmd_xbar_mux_003|update_grant~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cmd_xbar_mux_003|update_grant~0_combout\,
	combout => \u0|cmd_xbar_mux_003|packet_in_progress~0_combout\);

-- Location: LCFF_X29_Y14_N25
\u0|cmd_xbar_mux_003|packet_in_progress\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|packet_in_progress~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux_003|packet_in_progress~regout\);

-- Location: LCCOMB_X29_Y14_N10
\u0|cmd_xbar_mux_003|update_grant~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|update_grant~0_combout\ = (\u0|cmd_xbar_mux_003|WideOr1~combout\ & (\u0|cmd_xbar_mux_003|last_cycle~0_combout\ & (\u0|cmd_xbar_mux_003|src_payload\(0)))) # (!\u0|cmd_xbar_mux_003|WideOr1~combout\ & 
-- (((!\u0|cmd_xbar_mux_003|packet_in_progress~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|last_cycle~0_combout\,
	datab => \u0|cmd_xbar_mux_003|src_payload\(0),
	datac => \u0|cmd_xbar_mux_003|packet_in_progress~regout\,
	datad => \u0|cmd_xbar_mux_003|WideOr1~combout\,
	combout => \u0|cmd_xbar_mux_003|update_grant~0_combout\);

-- Location: LCFF_X30_Y16_N11
\u0|cmd_xbar_mux_003|saved_grant[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|arb|grant[1]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cmd_xbar_mux_003|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux_003|saved_grant\(1));

-- Location: LCCOMB_X27_Y14_N2
\u0|width_adapter_002|out_data[16]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|out_data[16]~18_combout\ = (\u0|width_adapter_002|use_reg~regout\ & (\u0|width_adapter_002|byteen_reg\(0))) # (!\u0|width_adapter_002|use_reg~regout\ & (((\u0|nios2_qsys_0|d_byteenable\(0) & \u0|cmd_xbar_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_002|byteen_reg\(0),
	datab => \u0|nios2_qsys_0|d_byteenable\(0),
	datac => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datad => \u0|width_adapter_002|use_reg~regout\,
	combout => \u0|width_adapter_002|out_data[16]~18_combout\);

-- Location: LCCOMB_X27_Y14_N28
\u0|width_adapter_002|out_data[17]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|out_data[17]~19_combout\ = (\u0|width_adapter_002|use_reg~regout\ & (\u0|width_adapter_002|byteen_reg\(1))) # (!\u0|width_adapter_002|use_reg~regout\ & (((\u0|nios2_qsys_0|d_byteenable\(1) & \u0|cmd_xbar_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_002|byteen_reg\(1),
	datab => \u0|nios2_qsys_0|d_byteenable\(1),
	datac => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datad => \u0|width_adapter_002|use_reg~regout\,
	combout => \u0|width_adapter_002|out_data[17]~19_combout\);

-- Location: LCCOMB_X27_Y14_N14
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\ = (\u0|width_adapter_002|out_data[16]~18_combout\) # ((\u0|width_adapter_002|out_data[17]~19_combout\) # ((!\u0|width_adapter_002|use_reg~regout\ & 
-- \u0|cmd_xbar_mux_003|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_002|use_reg~regout\,
	datab => \u0|width_adapter_002|out_data[16]~18_combout\,
	datac => \u0|width_adapter_002|out_data[17]~19_combout\,
	datad => \u0|cmd_xbar_mux_003|saved_grant\(0),
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\);

-- Location: LCCOMB_X27_Y14_N6
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ = (!\u0|switch_s1_translator|waitrequest_reset_override~regout\ & \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\);

-- Location: LCCOMB_X27_Y14_N0
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & \u0|cmd_xbar_mux_003|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datad => \u0|cmd_xbar_mux_003|WideOr1~combout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X28_Y14_N16
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # 
-- (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: LCFF_X28_Y14_N17
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X30_Y14_N28
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\u0|sram_0|readdatavalid~regout\) # 
-- (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdatavalid~regout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\);

-- Location: LCFF_X29_Y14_N31
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout\);

-- Location: LCCOMB_X29_Y14_N8
\u0|width_adapter_002|address_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|address_reg~0_combout\ = \u0|width_adapter_002|address_reg\(1) $ (((!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & ((\u0|switch_s1_translator|waitrequest_reset_override~regout\) # 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \u0|width_adapter_002|address_reg\(1),
	datad => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	combout => \u0|width_adapter_002|address_reg~0_combout\);

-- Location: LCFF_X29_Y14_N9
\u0|width_adapter_002|address_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_002|address_reg~0_combout\,
	sdata => VCC,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|width_adapter_002|ALT_INV_use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|address_reg\(1));

-- Location: LCCOMB_X29_Y14_N30
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout\)))) # (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\u0|width_adapter_002|use_reg~regout\ & 
-- ((\u0|width_adapter_002|address_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_002|use_reg~regout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout\,
	datad => \u0|width_adapter_002|address_reg\(1),
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\);

-- Location: LCFF_X30_Y14_N23
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\);

-- Location: LCCOMB_X31_Y14_N30
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\)))) # (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|width_adapter_002|address_reg\(1) & 
-- (\u0|width_adapter_002|use_reg~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_002|address_reg\(1),
	datab => \u0|width_adapter_002|use_reg~regout\,
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\);

-- Location: LCFF_X31_Y14_N31
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\);

-- Location: LCCOMB_X31_Y14_N0
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\ = (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\ & 
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\,
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\);

-- Location: LCFF_X31_Y14_N1
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1));

-- Location: LCCOMB_X31_Y14_N20
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\)))) # (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- ((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1)) # ((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1),
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\);

-- Location: LCCOMB_X32_Y20_N28
\u0|rsp_xbar_mux|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux|src_payload~0_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- !\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\,
	combout => \u0|rsp_xbar_mux|src_payload~0_combout\);

-- Location: LCCOMB_X29_Y20_N30
\u0|nios2_qsys_0|F_iw[24]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[24]~33_combout\ = (\u0|rsp_xbar_mux|src_payload~1_combout\ & ((\u0|sdram_0|za_data\(8)) # ((\u0|sram_0|readdata\(8) & \u0|rsp_xbar_mux|src_payload~0_combout\)))) # (!\u0|rsp_xbar_mux|src_payload~1_combout\ & 
-- (((\u0|sram_0|readdata\(8) & \u0|rsp_xbar_mux|src_payload~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datab => \u0|sdram_0|za_data\(8),
	datac => \u0|sram_0|readdata\(8),
	datad => \u0|rsp_xbar_mux|src_payload~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[24]~33_combout\);

-- Location: LCCOMB_X21_Y22_N10
\u0|cmd_xbar_mux_001|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~5_combout\ = (\u0|nios2_qsys_0|d_writedata\(24) & \u0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(24),
	datad => \u0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_001|src_payload~5_combout\);

-- Location: M4K_X13_Y22
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y22_N10
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[24]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[24]~4_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(24))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(24),
	datac => \u0|cmd_xbar_mux|src_data\(46),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[24]~4_combout\);

-- Location: LCFF_X27_Y22_N11
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[24]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X29_Y20_N12
\u0|nios2_qsys_0|F_iw[24]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[24]~32_combout\ = (\u0|rsp_xbar_demux|src0_valid~combout\ & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24)) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) & 
-- \u0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\u0|rsp_xbar_demux|src0_valid~combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) & ((\u0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24),
	datad => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \u0|nios2_qsys_0|F_iw[24]~32_combout\);

-- Location: LCCOMB_X29_Y20_N16
\u0|nios2_qsys_0|F_iw[24]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[24]~34_combout\ = (\u0|nios2_qsys_0|D_iw[17]~0_combout\ & ((\u0|nios2_qsys_0|F_iw[24]~33_combout\) # (\u0|nios2_qsys_0|F_iw[24]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|F_iw[24]~33_combout\,
	datac => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datad => \u0|nios2_qsys_0|F_iw[24]~32_combout\,
	combout => \u0|nios2_qsys_0|F_iw[24]~34_combout\);

-- Location: LCFF_X29_Y20_N17
\u0|nios2_qsys_0|D_iw[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[24]~34_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(24));

-- Location: LCCOMB_X28_Y19_N16
\u0|nios2_qsys_0|D_dst_regnum[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_dst_regnum[2]~1_combout\ = (\u0|nios2_qsys_0|D_dst_regnum[3]~0_combout\) # ((\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\u0|nios2_qsys_0|D_iw\(24))) # (!\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\u0|nios2_qsys_0|D_iw\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_dst_regnum[3]~0_combout\,
	datab => \u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datac => \u0|nios2_qsys_0|D_iw\(24),
	datad => \u0|nios2_qsys_0|D_iw\(19),
	combout => \u0|nios2_qsys_0|D_dst_regnum[2]~1_combout\);

-- Location: LCFF_X28_Y19_N17
\u0|nios2_qsys_0|R_dst_regnum[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_dst_regnum[2]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_dst_regnum\(2));

-- Location: LCFF_X25_Y21_N21
\u0|nios2_qsys_0|d_writedata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(1));

-- Location: LCCOMB_X25_Y21_N20
\u0|cmd_xbar_mux|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~2_combout\ = (\u0|nios2_qsys_0|d_writedata\(1) & \u0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_writedata\(1),
	datad => \u0|cmd_xbar_mux|saved_grant\(1),
	combout => \u0|cmd_xbar_mux|src_payload~2_combout\);

-- Location: LCCOMB_X29_Y22_N4
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]~0_combout\ = !\u0|cmd_xbar_mux|src_payload~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cmd_xbar_mux|src_payload~2_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]~0_combout\);

-- Location: LCFF_X29_Y22_N5
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(1));

-- Location: LCCOMB_X29_Y22_N2
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[1]~7_combout\ = (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(1) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ & \u0|cmd_xbar_mux|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(1),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	datad => \u0|cmd_xbar_mux|src_data\(38),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[1]~7_combout\);

-- Location: LCCOMB_X29_Y22_N10
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]~3_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\ & (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[1]~7_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout\,
	combout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]~3_combout\);

-- Location: LCFF_X29_Y22_N11
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]~3_combout\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X30_Y20_N26
\u0|nios2_qsys_0|F_iw[1]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[1]~109_combout\ = ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1) & (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))) # (!\u0|nios2_qsys_0|D_iw[17]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_qsys_0|F_iw[1]~109_combout\);

-- Location: LCCOMB_X25_Y21_N4
\u0|cmd_xbar_mux_001|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~9_combout\ = (\u0|cmd_xbar_mux_001|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(1),
	combout => \u0|cmd_xbar_mux_001|src_payload~9_combout\);

-- Location: M4K_X26_Y17
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y20_N28
\u0|nios2_qsys_0|F_iw[1]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[1]~48_combout\ = (\u0|nios2_qsys_0|F_iw[1]~47_combout\) # ((\u0|nios2_qsys_0|F_iw[1]~109_combout\) # ((\u0|rsp_xbar_demux_001|src0_valid~combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_iw[1]~47_combout\,
	datab => \u0|nios2_qsys_0|F_iw[1]~109_combout\,
	datac => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1),
	combout => \u0|nios2_qsys_0|F_iw[1]~48_combout\);

-- Location: LCFF_X30_Y20_N29
\u0|nios2_qsys_0|D_iw[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[1]~48_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(1));

-- Location: LCCOMB_X29_Y15_N20
\u0|nios2_qsys_0|D_ctrl_b_is_dst~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_b_is_dst~0_combout\ = (\u0|nios2_qsys_0|D_iw\(1)) # ((!\u0|nios2_qsys_0|D_iw\(3) & (!\u0|nios2_qsys_0|D_iw\(4) & \u0|nios2_qsys_0|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(3),
	datab => \u0|nios2_qsys_0|D_iw\(4),
	datac => \u0|nios2_qsys_0|D_iw\(1),
	datad => \u0|nios2_qsys_0|D_iw\(5),
	combout => \u0|nios2_qsys_0|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X29_Y15_N14
\u0|nios2_qsys_0|D_ctrl_b_is_dst~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ = (\u0|nios2_qsys_0|D_iw\(0) & ((\u0|nios2_qsys_0|D_iw\(1)) # ((!\u0|nios2_qsys_0|D_iw\(2))))) # (!\u0|nios2_qsys_0|D_iw\(0) & ((\u0|nios2_qsys_0|D_iw\(2) & ((!\u0|nios2_qsys_0|D_ctrl_b_is_dst~0_combout\))) # 
-- (!\u0|nios2_qsys_0|D_iw\(2) & (!\u0|nios2_qsys_0|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(1),
	datab => \u0|nios2_qsys_0|D_ctrl_b_is_dst~0_combout\,
	datac => \u0|nios2_qsys_0|D_iw\(0),
	datad => \u0|nios2_qsys_0|D_iw\(2),
	combout => \u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X28_Y19_N8
\u0|nios2_qsys_0|D_dst_regnum[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_dst_regnum[1]~2_combout\ = (\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\u0|nios2_qsys_0|D_iw\(23))) # (!\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\u0|nios2_qsys_0|D_iw\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(23),
	datab => \u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(18),
	combout => \u0|nios2_qsys_0|D_dst_regnum[1]~2_combout\);

-- Location: LCCOMB_X28_Y19_N12
\u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\ = (!\u0|nios2_qsys_0|D_iw\(0) & (!\u0|nios2_qsys_0|D_iw\(2) & (\u0|nios2_qsys_0|Equal133~0_combout\ & !\u0|nios2_qsys_0|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(0),
	datab => \u0|nios2_qsys_0|D_iw\(2),
	datac => \u0|nios2_qsys_0|Equal133~0_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(5),
	combout => \u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCCOMB_X28_Y19_N14
\u0|nios2_qsys_0|D_dst_regnum[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_dst_regnum[1]~3_combout\ = (\u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\) # ((!\u0|nios2_qsys_0|D_dst_regnum[3]~0_combout\ & \u0|nios2_qsys_0|D_dst_regnum[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|D_dst_regnum[3]~0_combout\,
	datac => \u0|nios2_qsys_0|D_dst_regnum[1]~2_combout\,
	datad => \u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \u0|nios2_qsys_0|D_dst_regnum[1]~3_combout\);

-- Location: LCFF_X28_Y19_N15
\u0|nios2_qsys_0|R_dst_regnum[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_dst_regnum[1]~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_dst_regnum\(1));

-- Location: LCCOMB_X25_Y18_N22
\u0|nios2_qsys_0|E_src1[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src1[10]~14_combout\ = (\u0|nios2_qsys_0|R_src1~18_combout\ & ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10)))) # (!\u0|nios2_qsys_0|R_src1~18_combout\ & 
-- (\u0|nios2_qsys_0|D_iw\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(14),
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	datad => \u0|nios2_qsys_0|R_src1~18_combout\,
	combout => \u0|nios2_qsys_0|E_src1[10]~14_combout\);

-- Location: LCFF_X25_Y18_N23
\u0|nios2_qsys_0|E_src1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src1[10]~14_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[8]~16_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(10));

-- Location: LCCOMB_X25_Y18_N8
\u0|nios2_qsys_0|E_logic_result[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[10]~14_combout\ = (\u0|nios2_qsys_0|E_src2\(10) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|E_src1\(10) & \u0|nios2_qsys_0|R_logic_op\(0)))))) # (!\u0|nios2_qsys_0|E_src2\(10) & ((\u0|nios2_qsys_0|E_src1\(10) & 
-- (\u0|nios2_qsys_0|R_logic_op\(1))) # (!\u0|nios2_qsys_0|E_src1\(10) & (!\u0|nios2_qsys_0|R_logic_op\(1) & !\u0|nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src2\(10),
	datab => \u0|nios2_qsys_0|E_src1\(10),
	datac => \u0|nios2_qsys_0|R_logic_op\(1),
	datad => \u0|nios2_qsys_0|R_logic_op\(0),
	combout => \u0|nios2_qsys_0|E_logic_result[10]~14_combout\);

-- Location: LCCOMB_X25_Y20_N20
\u0|nios2_qsys_0|W_alu_result[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[10]~14_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|E_logic_result[10]~14_combout\)) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|F_pc[8]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	datab => \u0|nios2_qsys_0|E_logic_result[10]~14_combout\,
	datad => \u0|nios2_qsys_0|F_pc[8]~6_combout\,
	combout => \u0|nios2_qsys_0|W_alu_result[10]~14_combout\);

-- Location: LCCOMB_X25_Y17_N16
\u0|nios2_qsys_0|E_shift_rot_result_nxt[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_shift_rot_result_nxt[10]~14_combout\ = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & ((\u0|nios2_qsys_0|E_shift_rot_result\(11)))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\ & (\u0|nios2_qsys_0|E_shift_rot_result\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_shift_rot_result\(9),
	datab => \u0|nios2_qsys_0|E_shift_rot_result\(11),
	datad => \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout\,
	combout => \u0|nios2_qsys_0|E_shift_rot_result_nxt[10]~14_combout\);

-- Location: LCFF_X25_Y17_N17
\u0|nios2_qsys_0|E_shift_rot_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_shift_rot_result_nxt[10]~14_combout\,
	sdata => \u0|nios2_qsys_0|E_src1\(10),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_shift_rot_result\(10));

-- Location: LCFF_X25_Y20_N21
\u0|nios2_qsys_0|W_alu_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[10]~14_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(10),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(10));

-- Location: LCCOMB_X25_Y20_N18
\u0|addr_router_001|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal4~0_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(9) & (\u0|nios2_qsys_0|W_alu_result\(12) & (!\u0|nios2_qsys_0|W_alu_result\(10) & !\u0|nios2_qsys_0|W_alu_result\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(9),
	datab => \u0|nios2_qsys_0|W_alu_result\(12),
	datac => \u0|nios2_qsys_0|W_alu_result\(10),
	datad => \u0|nios2_qsys_0|W_alu_result\(11),
	combout => \u0|addr_router_001|Equal4~0_combout\);

-- Location: LCCOMB_X30_Y17_N24
\u0|addr_router_001|Equal4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal4~1_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(8) & (\u0|addr_router_001|Equal4~0_combout\ & !\u0|nios2_qsys_0|W_alu_result\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(8),
	datac => \u0|addr_router_001|Equal4~0_combout\,
	datad => \u0|nios2_qsys_0|W_alu_result\(7),
	combout => \u0|addr_router_001|Equal4~1_combout\);

-- Location: LCCOMB_X35_Y16_N30
\u0|addr_router_001|Equal10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal10~1_combout\ = (\u0|addr_router_001|Equal3~1_combout\ & (\u0|addr_router_001|Equal4~1_combout\ & (\u0|nios2_qsys_0|W_alu_result\(5) & \u0|addr_router_001|Equal10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal3~1_combout\,
	datab => \u0|addr_router_001|Equal4~1_combout\,
	datac => \u0|nios2_qsys_0|W_alu_result\(5),
	datad => \u0|addr_router_001|Equal10~0_combout\,
	combout => \u0|addr_router_001|Equal10~1_combout\);

-- Location: LCCOMB_X34_Y16_N30
\u0|width_adapter_004|use_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|use_reg~0_combout\ = (\u0|width_adapter_004|use_reg~regout\ & (((!\u0|cmd_xbar_demux_001|sink_ready~0_combout\)))) # (!\u0|width_adapter_004|use_reg~regout\ & 
-- (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & ((\u0|addr_router_001|Equal10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \u0|cmd_xbar_demux_001|sink_ready~0_combout\,
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|addr_router_001|Equal10~1_combout\,
	combout => \u0|width_adapter_004|use_reg~0_combout\);

-- Location: LCCOMB_X34_Y16_N18
\u0|width_adapter_004|use_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|use_reg~1_combout\ = (\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (((\u0|width_adapter_004|use_reg~regout\)))) # 
-- (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & ((\u0|width_adapter_004|use_reg~regout\))) # 
-- (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & (\u0|width_adapter_004|use_reg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u0|width_adapter_004|use_reg~0_combout\,
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	combout => \u0|width_adapter_004|use_reg~1_combout\);

-- Location: LCFF_X34_Y16_N19
\u0|width_adapter_004|use_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|use_reg~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|use_reg~regout\);

-- Location: LCCOMB_X34_Y16_N8
\u0|width_adapter_004|count[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|count[0]~0_combout\ = (!\u0|width_adapter_004|use_reg~regout\ & ((!\u0|addr_router_001|Equal10~1_combout\) # (!\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|addr_router_001|Equal10~1_combout\,
	combout => \u0|width_adapter_004|count[0]~0_combout\);

-- Location: LCCOMB_X34_Y15_N26
\u0|width_adapter_004|count[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|count[0]~1_combout\ = (!\u0|width_adapter_004|count[0]~0_combout\ & (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- !\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter_004|count[0]~0_combout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	combout => \u0|width_adapter_004|count[0]~1_combout\);

-- Location: LCCOMB_X34_Y15_N8
\u0|width_adapter_004|count[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|count[0]~2_combout\ = (\u0|width_adapter_004|count\(0) & ((!\u0|width_adapter_004|count[0]~1_combout\) # (!\u0|width_adapter_004|use_reg~regout\))) # (!\u0|width_adapter_004|count\(0) & ((\u0|width_adapter_004|count[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_004|use_reg~regout\,
	datac => \u0|width_adapter_004|count\(0),
	datad => \u0|width_adapter_004|count[0]~1_combout\,
	combout => \u0|width_adapter_004|count[0]~2_combout\);

-- Location: LCFF_X34_Y15_N9
\u0|width_adapter_004|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|count[0]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|count\(0));

-- Location: LCCOMB_X33_Y15_N24
\u0|width_adapter_004|Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|Add4~0_combout\ = \u0|width_adapter_004|count\(0) $ (!\u0|width_adapter_004|count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter_004|count\(0),
	datac => \u0|width_adapter_004|count\(1),
	combout => \u0|width_adapter_004|Add4~0_combout\);

-- Location: LCFF_X33_Y15_N25
\u0|width_adapter_004|count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|Add4~0_combout\,
	sdata => VCC,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|width_adapter_004|ALT_INV_use_reg~regout\,
	ena => \u0|width_adapter_004|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|count\(1));

-- Location: LCCOMB_X34_Y15_N10
\u0|cmd_xbar_demux_001|sink_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|sink_ready~0_combout\ = (!\u0|width_adapter_004|count\(1) & \u0|width_adapter_004|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter_004|count\(1),
	datad => \u0|width_adapter_004|count\(0),
	combout => \u0|cmd_xbar_demux_001|sink_ready~0_combout\);

-- Location: LCCOMB_X34_Y16_N6
\u0|cmd_xbar_demux_001|sink_ready~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|sink_ready~1_combout\ = (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & (\u0|cmd_xbar_demux_001|sink_ready~0_combout\ & 
-- (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \u0|addr_router_001|Equal10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datab => \u0|cmd_xbar_demux_001|sink_ready~0_combout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|addr_router_001|Equal10~1_combout\,
	combout => \u0|cmd_xbar_demux_001|sink_ready~1_combout\);

-- Location: LCCOMB_X24_Y17_N6
\u0|nios2_qsys_0|E_logic_result[19]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[19]~5_combout\ = (\u0|nios2_qsys_0|E_src1\(19) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|R_logic_op\(0) & \u0|nios2_qsys_0|E_src2\(19)))))) # (!\u0|nios2_qsys_0|E_src1\(19) & ((\u0|nios2_qsys_0|R_logic_op\(1) 
-- & ((\u0|nios2_qsys_0|E_src2\(19)))) # (!\u0|nios2_qsys_0|R_logic_op\(1) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|E_src2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_logic_op\(0),
	datab => \u0|nios2_qsys_0|R_logic_op\(1),
	datac => \u0|nios2_qsys_0|E_src1\(19),
	datad => \u0|nios2_qsys_0|E_src2\(19),
	combout => \u0|nios2_qsys_0|E_logic_result[19]~5_combout\);

-- Location: LCCOMB_X25_Y15_N16
\u0|nios2_qsys_0|W_alu_result[19]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[19]~5_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|E_logic_result[19]~5_combout\))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|F_pc[17]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	datab => \u0|nios2_qsys_0|F_pc[17]~15_combout\,
	datad => \u0|nios2_qsys_0|E_logic_result[19]~5_combout\,
	combout => \u0|nios2_qsys_0|W_alu_result[19]~5_combout\);

-- Location: LCFF_X25_Y15_N17
\u0|nios2_qsys_0|W_alu_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[19]~5_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(19),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(19));

-- Location: LCCOMB_X25_Y15_N14
\u0|cmd_xbar_demux_001|WideOr0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|WideOr0~15_combout\ = (\u0|cmd_xbar_mux_003|saved_grant\(1) & (\u0|addr_router_001|Equal1~0_combout\ & (\u0|nios2_qsys_0|W_alu_result\(19) & !\u0|nios2_qsys_0|W_alu_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datab => \u0|addr_router_001|Equal1~0_combout\,
	datac => \u0|nios2_qsys_0|W_alu_result\(19),
	datad => \u0|nios2_qsys_0|W_alu_result\(20),
	combout => \u0|cmd_xbar_demux_001|WideOr0~15_combout\);

-- Location: LCCOMB_X29_Y14_N0
\u0|cmd_xbar_mux_003|last_cycle~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|last_cycle~0_combout\ = (\u0|width_adapter_002|count\(0) & (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & ((\u0|switch_s1_translator|waitrequest_reset_override~regout\) # 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	datab => \u0|width_adapter_002|count\(0),
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	combout => \u0|cmd_xbar_mux_003|last_cycle~0_combout\);

-- Location: LCCOMB_X25_Y15_N28
\u0|cmd_xbar_demux_001|WideOr0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|WideOr0~14_combout\ = (\u0|cmd_xbar_mux_002|saved_grant\(1) & (((\u0|nios2_qsys_0|W_alu_result\(20)) # (!\u0|addr_router_001|Equal1~0_combout\)) # (!\u0|nios2_qsys_0|W_alu_result\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(19),
	datab => \u0|nios2_qsys_0|W_alu_result\(20),
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|addr_router_001|Equal1~0_combout\,
	combout => \u0|cmd_xbar_demux_001|WideOr0~14_combout\);

-- Location: LCCOMB_X25_Y15_N24
\u0|cmd_xbar_demux_001|WideOr0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|WideOr0~11_combout\ = (\u0|cmd_xbar_mux_002|last_cycle~0_combout\ & ((\u0|cmd_xbar_demux_001|WideOr0~14_combout\) # ((\u0|cmd_xbar_demux_001|WideOr0~15_combout\ & \u0|cmd_xbar_mux_003|last_cycle~0_combout\)))) # 
-- (!\u0|cmd_xbar_mux_002|last_cycle~0_combout\ & (\u0|cmd_xbar_demux_001|WideOr0~15_combout\ & (\u0|cmd_xbar_mux_003|last_cycle~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|last_cycle~0_combout\,
	datab => \u0|cmd_xbar_demux_001|WideOr0~15_combout\,
	datac => \u0|cmd_xbar_mux_003|last_cycle~0_combout\,
	datad => \u0|cmd_xbar_demux_001|WideOr0~14_combout\,
	combout => \u0|cmd_xbar_demux_001|WideOr0~11_combout\);

-- Location: LCCOMB_X35_Y16_N8
\u0|crosser|clock_xer|in_data_toggle~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|crosser|clock_xer|in_data_toggle~0_combout\ = \u0|crosser|clock_xer|in_data_toggle~regout\ $ (((\u0|crosser|clock_xer|take_in_data~1_combout\ & \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|crosser|clock_xer|take_in_data~1_combout\,
	datab => \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datac => \u0|crosser|clock_xer|in_data_toggle~regout\,
	combout => \u0|crosser|clock_xer|in_data_toggle~0_combout\);

-- Location: LCFF_X35_Y16_N9
\u0|crosser|clock_xer|in_data_toggle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|crosser|clock_xer|in_data_toggle~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser|clock_xer|in_data_toggle~regout\);

-- Location: LCCOMB_X33_Y1_N12
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: LCFF_X33_Y1_N13
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	aclr => \u0|rst_controller|merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X33_Y1_N2
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: LCFF_X33_Y1_N3
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	aclr => \u0|rst_controller|merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X33_Y1_N16
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: LCFF_X33_Y1_N17
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	aclr => \u0|rst_controller|merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\);

-- Location: CLKCTRL_G15
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: LCFF_X35_Y16_N19
\u0|crosser|clock_xer|in_to_out_synchronizer|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \u0|crosser|clock_xer|in_data_toggle~regout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser|clock_xer|in_to_out_synchronizer|din_s1~regout\);

-- Location: LCFF_X36_Y17_N31
\u0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \u0|crosser|clock_xer|in_to_out_synchronizer|din_s1~regout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser|clock_xer|in_to_out_synchronizer|dreg\(0));

-- Location: LCCOMB_X36_Y17_N16
\u0|altpll_0_pll_slave_translator|waitrequest_reset_override~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0_pll_slave_translator|waitrequest_reset_override~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|altpll_0_pll_slave_translator|waitrequest_reset_override~feeder_combout\);

-- Location: LCFF_X36_Y17_N17
\u0|altpll_0_pll_slave_translator|waitrequest_reset_override\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|altpll_0_pll_slave_translator|waitrequest_reset_override~feeder_combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|altpll_0_pll_slave_translator|waitrequest_reset_override~regout\);

-- Location: LCCOMB_X36_Y17_N28
\u0|crosser|clock_xer|out_data_toggle_flopped~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|crosser|clock_xer|out_data_toggle_flopped~0_combout\ = (\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (((\u0|crosser|clock_xer|out_data_toggle_flopped~regout\)))) # 
-- (!\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|altpll_0_pll_slave_translator|waitrequest_reset_override~regout\ & (\u0|crosser|clock_xer|in_to_out_synchronizer|dreg\(0))) # 
-- (!\u0|altpll_0_pll_slave_translator|waitrequest_reset_override~regout\ & ((\u0|crosser|clock_xer|out_data_toggle_flopped~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u0|crosser|clock_xer|in_to_out_synchronizer|dreg\(0),
	datac => \u0|crosser|clock_xer|out_data_toggle_flopped~regout\,
	datad => \u0|altpll_0_pll_slave_translator|waitrequest_reset_override~regout\,
	combout => \u0|crosser|clock_xer|out_data_toggle_flopped~0_combout\);

-- Location: LCFF_X36_Y17_N29
\u0|crosser|clock_xer|out_data_toggle_flopped\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|crosser|clock_xer|out_data_toggle_flopped~0_combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser|clock_xer|out_data_toggle_flopped~regout\);

-- Location: LCCOMB_X36_Y17_N14
\u0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder_combout\ = \u0|crosser|clock_xer|out_data_toggle_flopped~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|crosser|clock_xer|out_data_toggle_flopped~regout\,
	combout => \u0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder_combout\);

-- Location: LCFF_X36_Y17_N15
\u0|crosser|clock_xer|out_to_in_synchronizer|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser|clock_xer|out_to_in_synchronizer|din_s1~regout\);

-- Location: LCFF_X35_Y16_N11
\u0|crosser|clock_xer|out_to_in_synchronizer|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|crosser|clock_xer|out_to_in_synchronizer|din_s1~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser|clock_xer|out_to_in_synchronizer|dreg\(0));

-- Location: LCCOMB_X35_Y16_N10
\u0|cmd_xbar_demux_001|WideOr0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|WideOr0~6_combout\ = (\u0|nios2_qsys_0|W_alu_result\(4) & (\u0|jtag_uart_0|av_waitrequest~regout\)) # (!\u0|nios2_qsys_0|W_alu_result\(4) & ((\u0|crosser|clock_xer|in_data_toggle~regout\ $ 
-- (!\u0|crosser|clock_xer|out_to_in_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|av_waitrequest~regout\,
	datab => \u0|crosser|clock_xer|in_data_toggle~regout\,
	datac => \u0|crosser|clock_xer|out_to_in_synchronizer|dreg\(0),
	datad => \u0|nios2_qsys_0|W_alu_result\(4),
	combout => \u0|cmd_xbar_demux_001|WideOr0~6_combout\);

-- Location: LCCOMB_X35_Y16_N12
\u0|cmd_xbar_demux_001|WideOr0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|WideOr0~7_combout\ = (\u0|cmd_xbar_demux_001|WideOr0~6_combout\ & (((!\u0|nios2_qsys_0|W_alu_result\(3) & !\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))) # 
-- (!\u0|nios2_qsys_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(4),
	datab => \u0|cmd_xbar_demux_001|WideOr0~6_combout\,
	datac => \u0|nios2_qsys_0|W_alu_result\(3),
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|cmd_xbar_demux_001|WideOr0~7_combout\);

-- Location: LCCOMB_X35_Y20_N8
\u0|cmd_xbar_demux_001|WideOr0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|WideOr0~8_combout\ = (\u0|cmd_xbar_mux_001|saved_grant\(1) & (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \u0|switch_s1_translator|waitrequest_reset_override~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	combout => \u0|cmd_xbar_demux_001|WideOr0~8_combout\);

-- Location: LCCOMB_X35_Y20_N2
\u0|cmd_xbar_demux_001|WideOr0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|WideOr0~9_combout\ = (\u0|addr_router_001|Equal7~0_combout\ & ((\u0|cmd_xbar_demux_001|WideOr0~7_combout\) # ((\u0|cmd_xbar_demux_001|WideOr0~8_combout\ & \u0|addr_router_001|Equal2~2_combout\)))) # 
-- (!\u0|addr_router_001|Equal7~0_combout\ & (((\u0|cmd_xbar_demux_001|WideOr0~8_combout\ & \u0|addr_router_001|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal7~0_combout\,
	datab => \u0|cmd_xbar_demux_001|WideOr0~7_combout\,
	datac => \u0|cmd_xbar_demux_001|WideOr0~8_combout\,
	datad => \u0|addr_router_001|Equal2~2_combout\,
	combout => \u0|cmd_xbar_demux_001|WideOr0~9_combout\);

-- Location: LCCOMB_X35_Y20_N16
\u0|cmd_xbar_demux_001|WideOr0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|WideOr0~10_combout\ = (\u0|cmd_xbar_demux_001|WideOr0~9_combout\) # ((\u0|switch_s1_translator|waitrequest_reset_override~regout\ & (!\u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	datab => \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|cmd_xbar_demux_001|WideOr0~9_combout\,
	datad => \u0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	combout => \u0|cmd_xbar_demux_001|WideOr0~10_combout\);

-- Location: LCCOMB_X34_Y19_N26
\u0|cmd_xbar_demux_001|WideOr0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|WideOr0~12_combout\ = (\u0|cmd_xbar_demux_001|sink_ready~1_combout\) # ((\u0|cmd_xbar_demux_001|WideOr0~10_combout\) # ((!\u0|addr_router_001|src_channel[2]~3_combout\ & \u0|cmd_xbar_demux_001|WideOr0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|src_channel[2]~3_combout\,
	datab => \u0|cmd_xbar_demux_001|sink_ready~1_combout\,
	datac => \u0|cmd_xbar_demux_001|WideOr0~11_combout\,
	datad => \u0|cmd_xbar_demux_001|WideOr0~10_combout\,
	combout => \u0|cmd_xbar_demux_001|WideOr0~12_combout\);

-- Location: LCCOMB_X34_Y19_N20
\u0|nios2_qsys_0_data_master_translator|av_waitrequest~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\ = (\u0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\ & (!\u0|cmd_xbar_demux_001|WideOr0~12_combout\ & (!\u0|cmd_xbar_demux_001|WideOr0~4_combout\ & 
-- !\u0|cmd_xbar_demux_001|WideOr0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\,
	datab => \u0|cmd_xbar_demux_001|WideOr0~12_combout\,
	datac => \u0|cmd_xbar_demux_001|WideOr0~4_combout\,
	datad => \u0|cmd_xbar_demux_001|WideOr0~5_combout\,
	combout => \u0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\);

-- Location: LCCOMB_X34_Y19_N14
\u0|nios2_qsys_0_data_master_translator|end_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout\ = (!\u0|cmd_xbar_demux_001|WideOr0~13_combout\ & ((\u0|nios2_qsys_0_data_master_translator|end_begintransfer~regout\) # 
-- (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_demux_001|WideOr0~13_combout\,
	datac => \u0|nios2_qsys_0_data_master_translator|end_begintransfer~regout\,
	datad => \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	combout => \u0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout\);

-- Location: LCFF_X34_Y19_N15
\u0|nios2_qsys_0_data_master_translator|end_begintransfer\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_data_master_translator|end_begintransfer~regout\);

-- Location: LCCOMB_X34_Y19_N16
\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout\ = (!\u0|nios2_qsys_0_data_master_translator|write_accepted~regout\ & (!\u0|nios2_qsys_0|d_read~regout\ & !\u0|nios2_qsys_0_data_master_translator|end_begintransfer~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0_data_master_translator|write_accepted~regout\,
	datac => \u0|nios2_qsys_0|d_read~regout\,
	datad => \u0|nios2_qsys_0_data_master_translator|end_begintransfer~regout\,
	combout => \u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout\);

-- Location: LCCOMB_X34_Y19_N4
\u0|nios2_qsys_0_data_master_translator|av_waitrequest~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout\ = (\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout\) # ((\u0|nios2_qsys_0|d_read~regout\ & ((\u0|rsp_xbar_mux_001|WideOr1~3_combout\))) # (!\u0|nios2_qsys_0|d_read~regout\ 
-- & (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_read~regout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\,
	datac => \u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout\,
	datad => \u0|rsp_xbar_mux_001|WideOr1~3_combout\,
	combout => \u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout\);

-- Location: LCCOMB_X30_Y19_N0
\u0|nios2_qsys_0|d_write_nxt\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|d_write_nxt~combout\ = (\u0|nios2_qsys_0|d_write_nxt~0_combout\) # ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\ & ((\u0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\) # 
-- (\u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_write_nxt~0_combout\,
	datab => \u0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\,
	datad => \u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout\,
	combout => \u0|nios2_qsys_0|d_write_nxt~combout\);

-- Location: LCFF_X30_Y19_N1
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|d_write_nxt~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\);

-- Location: LCCOMB_X34_Y19_N2
\u0|nios2_qsys_0_data_master_translator|av_waitrequest~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_data_master_translator|av_waitrequest~7_combout\ = (!\u0|nios2_qsys_0|d_read~regout\ & (!\u0|nios2_qsys_0_data_master_translator|write_accepted~regout\ & !\u0|cmd_xbar_demux_001|WideOr0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|d_read~regout\,
	datac => \u0|nios2_qsys_0_data_master_translator|write_accepted~regout\,
	datad => \u0|cmd_xbar_demux_001|WideOr0~5_combout\,
	combout => \u0|nios2_qsys_0_data_master_translator|av_waitrequest~7_combout\);

-- Location: LCCOMB_X34_Y19_N30
\u0|nios2_qsys_0_data_master_translator|av_waitrequest~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_data_master_translator|av_waitrequest~6_combout\ = (\u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout\) # ((!\u0|cmd_xbar_demux_001|WideOr0~4_combout\ & (!\u0|cmd_xbar_demux_001|WideOr0~12_combout\ & 
-- \u0|nios2_qsys_0_data_master_translator|av_waitrequest~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux_001|WideOr0~4_combout\,
	datab => \u0|cmd_xbar_demux_001|WideOr0~12_combout\,
	datac => \u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout\,
	datad => \u0|nios2_qsys_0_data_master_translator|av_waitrequest~7_combout\,
	combout => \u0|nios2_qsys_0_data_master_translator|av_waitrequest~6_combout\);

-- Location: LCCOMB_X34_Y19_N8
\u0|nios2_qsys_0_data_master_translator|write_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\ = (\u0|nios2_qsys_0_data_master_translator|av_waitrequest~6_combout\ & ((\u0|nios2_qsys_0_data_master_translator|write_accepted~regout\) # ((\u0|cmd_xbar_demux_001|WideOr0~13_combout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux_001|WideOr0~13_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\,
	datac => \u0|nios2_qsys_0_data_master_translator|write_accepted~regout\,
	datad => \u0|nios2_qsys_0_data_master_translator|av_waitrequest~6_combout\,
	combout => \u0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\);

-- Location: LCFF_X34_Y19_N9
\u0|nios2_qsys_0_data_master_translator|write_accepted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_data_master_translator|write_accepted~regout\);

-- Location: LCCOMB_X34_Y19_N28
\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ = (\u0|nios2_qsys_0|d_read~regout\ & (((!\u0|nios2_qsys_0_data_master_translator|write_accepted~regout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\)) # (!\u0|nios2_qsys_0_data_master_translator|read_accepted~regout\))) # (!\u0|nios2_qsys_0|d_read~regout\ & (!\u0|nios2_qsys_0_data_master_translator|write_accepted~regout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_read~regout\,
	datab => \u0|nios2_qsys_0_data_master_translator|write_accepted~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\,
	datad => \u0|nios2_qsys_0_data_master_translator|read_accepted~regout\,
	combout => \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\);

-- Location: LCCOMB_X25_Y20_N22
\u0|cmd_xbar_demux_001|src1_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|src1_valid~0_combout\ = (\u0|addr_router_001|Equal2~2_combout\ & \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal2~2_combout\,
	datad => \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	combout => \u0|cmd_xbar_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X27_Y20_N6
\u0|cmd_xbar_mux_001|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|WideOr1~combout\ = (\u0|cmd_xbar_mux_001|saved_grant\(1) & ((\u0|cmd_xbar_demux_001|src1_valid~0_combout\) # ((\u0|cmd_xbar_mux_001|saved_grant\(0) & \u0|cmd_xbar_mux_001|src_valid~0_combout\)))) # 
-- (!\u0|cmd_xbar_mux_001|saved_grant\(1) & (((\u0|cmd_xbar_mux_001|saved_grant\(0) & \u0|cmd_xbar_mux_001|src_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \u0|cmd_xbar_demux_001|src1_valid~0_combout\,
	datac => \u0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \u0|cmd_xbar_mux_001|src_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X31_Y21_N20
\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (!\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout\ & (!\u0|nios2_qsys_0|i_read~regout\ & \u0|cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout\,
	datab => \u0|nios2_qsys_0|i_read~regout\,
	datad => \u0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X31_Y21_N14
\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ = (\u0|cmd_xbar_mux_001|WideOr1~combout\ & ((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\) # 
-- ((\u0|cmd_xbar_mux_001|saved_grant\(1) & \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \u0|cmd_xbar_mux_001|WideOr1~combout\,
	datac => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datad => \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	combout => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\);

-- Location: LCCOMB_X31_Y21_N24
\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|switch_s1_translator|waitrequest_reset_override~regout\ & (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & 
-- (!\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	datab => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datac => \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X31_Y21_N8
\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\) # 
-- ((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # (!\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCFF_X31_Y21_N9
\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X31_Y21_N2
\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\) # 
-- ((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	combout => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCFF_X31_Y21_N3
\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCFF_X31_Y21_N11
\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\);

-- Location: LCCOMB_X31_Y21_N10
\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\))) # (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\,
	combout => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X31_Y21_N28
\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1_combout\ = (\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & 
-- (((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))) # (!\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) 
-- & (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\)) # (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1_combout\);

-- Location: LCFF_X31_Y21_N29
\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\);

-- Location: LCCOMB_X33_Y18_N8
\u0|rsp_xbar_demux_001|src0_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_demux_001|src0_valid~combout\ = (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_demux_001|src0_valid~combout\);

-- Location: LCCOMB_X31_Y19_N20
\u0|nios2_qsys_0|F_iw[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[3]~24_combout\ = (\u0|rsp_xbar_demux_002|src0_valid~0_combout\ & ((\u0|width_adapter_001|out_data\(3)) # ((\u0|width_adapter_003|out_data\(3) & \u0|rsp_xbar_demux_003|src0_valid~0_combout\)))) # 
-- (!\u0|rsp_xbar_demux_002|src0_valid~0_combout\ & (((\u0|width_adapter_003|out_data\(3) & \u0|rsp_xbar_demux_003|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_002|src0_valid~0_combout\,
	datab => \u0|width_adapter_001|out_data\(3),
	datac => \u0|width_adapter_003|out_data\(3),
	datad => \u0|rsp_xbar_demux_003|src0_valid~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[3]~24_combout\);

-- Location: LCCOMB_X31_Y19_N8
\u0|nios2_qsys_0|F_iw[3]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[3]~25_combout\ = (\u0|nios2_qsys_0|F_iw[3]~108_combout\) # ((\u0|nios2_qsys_0|F_iw[3]~24_combout\) # ((\u0|rsp_xbar_demux_001|src0_valid~combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_iw[3]~108_combout\,
	datab => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u0|nios2_qsys_0|F_iw[3]~24_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3),
	combout => \u0|nios2_qsys_0|F_iw[3]~25_combout\);

-- Location: LCFF_X31_Y19_N9
\u0|nios2_qsys_0|D_iw[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[3]~25_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(3));

-- Location: LCCOMB_X23_Y19_N6
\u0|nios2_qsys_0|Equal133~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal133~0_combout\ = (!\u0|nios2_qsys_0|D_iw\(4) & !\u0|nios2_qsys_0|D_iw\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|D_iw\(4),
	datad => \u0|nios2_qsys_0|D_iw\(3),
	combout => \u0|nios2_qsys_0|Equal133~0_combout\);

-- Location: LCCOMB_X27_Y18_N20
\u0|nios2_qsys_0|D_ctrl_jmp_direct~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_jmp_direct~0_combout\ = (!\u0|nios2_qsys_0|D_iw\(1) & (\u0|nios2_qsys_0|Equal133~0_combout\ & (!\u0|nios2_qsys_0|D_iw\(2) & !\u0|nios2_qsys_0|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(1),
	datab => \u0|nios2_qsys_0|Equal133~0_combout\,
	datac => \u0|nios2_qsys_0|D_iw\(2),
	datad => \u0|nios2_qsys_0|D_iw\(5),
	combout => \u0|nios2_qsys_0|D_ctrl_jmp_direct~0_combout\);

-- Location: LCFF_X27_Y18_N21
\u0|nios2_qsys_0|R_ctrl_jmp_direct\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_ctrl_jmp_direct~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_ctrl_jmp_direct~regout\);

-- Location: LCCOMB_X27_Y18_N22
\u0|nios2_qsys_0|R_src1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src1~18_combout\ = (!\u0|nios2_qsys_0|E_valid~regout\) # (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|R_ctrl_jmp_direct~regout\,
	datad => \u0|nios2_qsys_0|E_valid~regout\,
	combout => \u0|nios2_qsys_0|R_src1~18_combout\);

-- Location: LCCOMB_X28_Y18_N2
\u0|nios2_qsys_0|E_src1[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src1[12]~12_combout\ = (\u0|nios2_qsys_0|R_src1~18_combout\ & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12))) # (!\u0|nios2_qsys_0|R_src1~18_combout\ & 
-- ((\u0|nios2_qsys_0|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datab => \u0|nios2_qsys_0|R_src1~18_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(16),
	combout => \u0|nios2_qsys_0|E_src1[12]~12_combout\);

-- Location: LCFF_X28_Y18_N3
\u0|nios2_qsys_0|E_src1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src1[12]~12_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[10]~20_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(12));

-- Location: LCCOMB_X23_Y15_N24
\u0|nios2_qsys_0|F_pc[10]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc[10]~7_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add1~24_combout\)) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_sub~regout\,
	datab => \u0|nios2_qsys_0|Add1~24_combout\,
	datad => \u0|nios2_qsys_0|Add2~24_combout\,
	combout => \u0|nios2_qsys_0|F_pc[10]~7_combout\);

-- Location: LCCOMB_X25_Y20_N0
\u0|nios2_qsys_0|W_alu_result[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[12]~12_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|E_logic_result[12]~12_combout\)) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|F_pc[10]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_logic_result[12]~12_combout\,
	datab => \u0|nios2_qsys_0|F_pc[10]~7_combout\,
	datad => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	combout => \u0|nios2_qsys_0|W_alu_result[12]~12_combout\);

-- Location: LCFF_X25_Y20_N1
\u0|nios2_qsys_0|W_alu_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[12]~12_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(12),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(12));

-- Location: LCCOMB_X25_Y20_N2
\u0|cmd_xbar_mux|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|WideOr1~0_combout\ = (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (!\u0|nios2_qsys_0|W_alu_result\(12) & (\u0|cmd_xbar_mux|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \u0|nios2_qsys_0|W_alu_result\(12),
	datac => \u0|cmd_xbar_mux|saved_grant\(1),
	datad => \u0|nios2_qsys_0|W_alu_result\(11),
	combout => \u0|cmd_xbar_mux|WideOr1~0_combout\);

-- Location: LCCOMB_X24_Y15_N22
\u0|cmd_xbar_mux|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|WideOr1~combout\ = (\u0|cmd_xbar_mux|WideOr1~1_combout\ & ((\u0|addr_router|Equal2~1_combout\) # ((\u0|cmd_xbar_mux|WideOr1~0_combout\ & \u0|addr_router_001|Equal3~1_combout\)))) # (!\u0|cmd_xbar_mux|WideOr1~1_combout\ & 
-- (((\u0|cmd_xbar_mux|WideOr1~0_combout\ & \u0|addr_router_001|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|WideOr1~1_combout\,
	datab => \u0|addr_router|Equal2~1_combout\,
	datac => \u0|cmd_xbar_mux|WideOr1~0_combout\,
	datad => \u0|addr_router_001|Equal3~1_combout\,
	combout => \u0|cmd_xbar_mux|WideOr1~combout\);

-- Location: LCCOMB_X27_Y21_N0
\u0|cmd_xbar_mux|update_grant~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|update_grant~1_combout\ = (\u0|cmd_xbar_mux|WideOr1~combout\ & (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & ((\u0|cmd_xbar_mux|update_grant~0_combout\)))) # 
-- (!\u0|cmd_xbar_mux|WideOr1~combout\ & (((!\u0|cmd_xbar_mux|packet_in_progress~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datab => \u0|cmd_xbar_mux|packet_in_progress~regout\,
	datac => \u0|cmd_xbar_mux|update_grant~0_combout\,
	datad => \u0|cmd_xbar_mux|WideOr1~combout\,
	combout => \u0|cmd_xbar_mux|update_grant~1_combout\);

-- Location: LCCOMB_X27_Y21_N2
\u0|cmd_xbar_mux|arb|top_priority_reg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ = (\u0|cmd_xbar_mux|update_grant~1_combout\ & ((\u0|cmd_xbar_demux_001|src0_valid~0_combout\) # (\u0|cmd_xbar_mux|src_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux_001|src0_valid~0_combout\,
	datab => \u0|cmd_xbar_mux|update_grant~1_combout\,
	datad => \u0|cmd_xbar_mux|src_valid~0_combout\,
	combout => \u0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: LCFF_X28_Y21_N25
\u0|cmd_xbar_mux|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X28_Y21_N2
\u0|cmd_xbar_mux|arb|top_priority_reg[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ = !\u0|cmd_xbar_mux|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: LCFF_X28_Y21_N3
\u0|cmd_xbar_mux|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux|arb|top_priority_reg\(0));

-- Location: LCCOMB_X27_Y21_N16
\u0|cmd_xbar_mux|arb|grant[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|arb|grant[1]~0_combout\ = (\u0|cmd_xbar_demux_001|src0_valid~0_combout\ & ((\u0|cmd_xbar_mux|arb|top_priority_reg\(1)) # ((!\u0|cmd_xbar_mux|src_valid~0_combout\ & !\u0|cmd_xbar_mux|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux_001|src0_valid~0_combout\,
	datab => \u0|cmd_xbar_mux|src_valid~0_combout\,
	datac => \u0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_mux|arb|top_priority_reg\(0),
	combout => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\);

-- Location: LCFF_X27_Y21_N17
\u0|cmd_xbar_mux|saved_grant[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux|saved_grant\(1));

-- Location: LCCOMB_X32_Y22_N28
\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\ & (\u0|cmd_xbar_mux|saved_grant\(1) & 
-- (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & !\u0|nios2_qsys_0_data_master_translator|write_accepted~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\,
	datab => \u0|cmd_xbar_mux|saved_grant\(1),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|nios2_qsys_0_data_master_translator|write_accepted~regout\,
	combout => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X32_Y22_N0
\u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\ = (!\u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(1) & (\u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(0) $ 
-- (((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & \u0|cmd_xbar_mux|WideOr1~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(0),
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(1),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datad => \u0|cmd_xbar_mux|WideOr1~combout\,
	combout => \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X32_Y22_N10
\u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter~1_combout\ = (\u0|switch_s1_translator|waitrequest_reset_override~regout\ & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~5_combout\ & 
-- (!\u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(0) & !\u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~5_combout\,
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(0),
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\,
	combout => \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter~1_combout\);

-- Location: LCFF_X32_Y22_N11
\u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X32_Y22_N8
\u0|nios2_qsys_0_jtag_debug_module_translator|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_jtag_debug_module_translator|Add0~0_combout\ = \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(1) $ (\u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(1),
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(0),
	combout => \u0|nios2_qsys_0_jtag_debug_module_translator|Add0~0_combout\);

-- Location: LCCOMB_X32_Y22_N22
\u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter~2_combout\ = (\u0|switch_s1_translator|waitrequest_reset_override~regout\ & (\u0|nios2_qsys_0_jtag_debug_module_translator|Add0~0_combout\ & 
-- (\u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~5_combout\ & !\u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|Add0~0_combout\,
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~5_combout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\,
	combout => \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter~2_combout\);

-- Location: LCFF_X32_Y22_N23
\u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X32_Y22_N6
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|comb~0_combout\ = (!\u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(1) & (\u0|nios2_qsys_0|hbreak_enabled~regout\ & 
-- !\u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(1),
	datac => \u0|nios2_qsys_0|hbreak_enabled~regout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter\(0),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|comb~0_combout\);

-- Location: LCCOMB_X29_Y22_N16
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ & 
-- !\u0|cmd_xbar_mux|src_data\(38))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	datad => \u0|cmd_xbar_mux|src_data\(38),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\);

-- Location: LCCOMB_X29_Y22_N28
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\ = (\u0|cmd_xbar_mux|WideOr1~combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|comb~0_combout\ & (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\ & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|WideOr1~combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|comb~0_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: LCCOMB_X30_Y23_N16
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|always1~0_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- !\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X29_Y22_N22
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~1_combout\ = 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|always1~0_combout\ & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout\) # ((\u0|nios2_qsys_0|d_writedata\(0) & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(0),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|always1~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~1_combout\);

-- Location: LCFF_X29_Y22_N23
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout\);

-- Location: LCCOMB_X30_Y25_N4
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\);

-- Location: LCFF_X30_Y25_N5
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\);

-- Location: LCFF_X30_Y25_N27
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: LCCOMB_X30_Y25_N24
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\ = 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\);

-- Location: LCFF_X30_Y25_N25
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|ir_out\(0));

-- Location: LCCOMB_X22_Y23_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|ir_out\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1_combout\);

-- Location: LCFF_X22_Y23_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X21_Y23_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\);

-- Location: LCFF_X20_Y23_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\);

-- Location: LCCOMB_X20_Y23_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\);

-- Location: LCFF_X20_Y23_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X20_Y23_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: LCFF_X20_Y23_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\);

-- Location: CLKCTRL_G10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\);

-- Location: LCFF_X22_Y23_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: LCFF_X22_Y23_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LCCOMB_X21_Y23_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LCCOMB_X21_Y23_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\);

-- Location: LCCOMB_X21_Y23_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: LCCOMB_X21_Y23_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X21_Y23_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X21_Y23_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\);

-- Location: LCCOMB_X20_Y23_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: LCFF_X21_Y23_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\);

-- Location: LCCOMB_X14_Y22_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: LCCOMB_X23_Y24_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: LCFF_X23_Y24_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X23_Y24_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: LCFF_X23_Y24_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X20_Y23_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: LCFF_X20_Y23_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X20_Y23_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: LCFF_X20_Y23_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X20_Y23_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: LCFF_X20_Y23_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCCOMB_X20_Y23_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: LCFF_X20_Y23_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCCOMB_X20_Y23_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: LCCOMB_X21_Y23_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout\);

-- Location: LCFF_X21_Y23_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X23_Y23_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\);

-- Location: LCCOMB_X23_Y23_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\);

-- Location: LCCOMB_X22_Y23_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\);

-- Location: LCCOMB_X22_Y23_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout\);

-- Location: LCFF_X22_Y23_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: LCCOMB_X22_Y23_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\);

-- Location: LCCOMB_X22_Y23_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|ir_out\(1),
	datab => \~GND~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\);

-- Location: LCFF_X22_Y23_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X21_Y23_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\);

-- Location: LCCOMB_X21_Y23_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\);

-- Location: LCFF_X21_Y23_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X25_Y23_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\);

-- Location: LCFF_X25_Y23_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout\);

-- Location: LCCOMB_X25_Y23_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\);

-- Location: LCFF_X25_Y23_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\);

-- Location: LCCOMB_X28_Y24_N18
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ = ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\)) # (!\u0|nios2_
-- qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\);

-- Location: LCCOMB_X30_Y24_N0
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\ & 
-- (((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(23))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\))) # 
-- (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\ & 
-- (((!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\,
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|niosII_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(23),
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\);

-- Location: LCFF_X30_Y24_N1
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(22));

-- Location: LCFF_X31_Y24_N1
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_tck|sr\(22),
	sload => VCC,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22));

-- Location: LCFF_X31_Y21_N19
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|resetrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	sload => VCC,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|resetrequest~regout\);

-- Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(0),
	combout => \KEY~combout\(0));

-- Location: LCCOMB_X31_Y21_N4
\u0|rst_controller|merged_reset~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rst_controller|merged_reset~0_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|resetrequest~regout\) # (!\KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|resetrequest~regout\,
	datad => \KEY~combout\(0),
	combout => \u0|rst_controller|merged_reset~0_combout\);

-- Location: CLKCTRL_G9
\u0|rst_controller|merged_reset~0clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|rst_controller|merged_reset~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|rst_controller|merged_reset~0clkctrl_outclk\);

-- Location: LCFF_X16_Y20_N29
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	aclr => \u0|rst_controller|merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X16_Y20_N14
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: LCFF_X16_Y20_N15
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	aclr => \u0|rst_controller|merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCFF_X16_Y20_N1
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	aclr => \u0|rst_controller|merged_reset~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\);

-- Location: CLKCTRL_G0
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: LCCOMB_X28_Y17_N26
\u0|nios2_qsys_0|E_arith_result[24]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_arith_result[24]~0_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add1~48_combout\))) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add2~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|Add2~48_combout\,
	datac => \u0|nios2_qsys_0|Add1~48_combout\,
	datad => \u0|nios2_qsys_0|E_alu_sub~regout\,
	combout => \u0|nios2_qsys_0|E_arith_result[24]~0_combout\);

-- Location: LCCOMB_X24_Y18_N2
\u0|nios2_qsys_0|F_pc_no_crst_nxt[22]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc_no_crst_nxt[22]~9_combout\ = (!\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ & (!\u0|nios2_qsys_0|F_pc_plus_one[22]~44_combout\)) # (!\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ 
-- & ((!\u0|nios2_qsys_0|E_arith_result[24]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	datac => \u0|nios2_qsys_0|F_pc_plus_one[22]~44_combout\,
	datad => \u0|nios2_qsys_0|E_arith_result[24]~0_combout\,
	combout => \u0|nios2_qsys_0|F_pc_no_crst_nxt[22]~9_combout\);

-- Location: LCFF_X24_Y18_N3
\u0|nios2_qsys_0|F_pc[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_pc_no_crst_nxt[22]~9_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|F_pc\(22));

-- Location: LCCOMB_X25_Y16_N18
\u0|addr_router|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router|Equal1~0_combout\ = (!\u0|nios2_qsys_0|F_pc\(19) & (!\u0|nios2_qsys_0|F_pc\(21) & (!\u0|nios2_qsys_0|F_pc\(20) & !\u0|nios2_qsys_0|F_pc\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(19),
	datab => \u0|nios2_qsys_0|F_pc\(21),
	datac => \u0|nios2_qsys_0|F_pc\(20),
	datad => \u0|nios2_qsys_0|F_pc\(22),
	combout => \u0|addr_router|Equal1~0_combout\);

-- Location: LCCOMB_X24_Y15_N16
\u0|addr_router|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router|Equal1~1_combout\ = ((!\u0|addr_router|Equal1~0_combout\) # (!\u0|nios2_qsys_0|F_pc\(18))) # (!\u0|nios2_qsys_0|F_pc\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(17),
	datac => \u0|nios2_qsys_0|F_pc\(18),
	datad => \u0|addr_router|Equal1~0_combout\,
	combout => \u0|addr_router|Equal1~1_combout\);

-- Location: LCCOMB_X24_Y15_N26
\u0|cmd_xbar_demux|src2_valid~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux|src2_valid~2_combout\ = (!\u0|addr_router|Equal2~3_combout\ & (\u0|nios2_qsys_0_instruction_master_translator|uav_read~combout\ & (\u0|addr_router|Equal1~1_combout\ & !\u0|addr_router|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router|Equal2~3_combout\,
	datab => \u0|nios2_qsys_0_instruction_master_translator|uav_read~combout\,
	datac => \u0|addr_router|Equal1~1_combout\,
	datad => \u0|addr_router|Equal3~1_combout\,
	combout => \u0|cmd_xbar_demux|src2_valid~2_combout\);

-- Location: LCCOMB_X24_Y15_N14
\u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\ = (\u0|cmd_xbar_mux_002|update_grant~0_combout\ & ((\u0|cmd_xbar_demux_001|src2_valid~0_combout\) # (\u0|cmd_xbar_demux|src2_valid~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux_001|src2_valid~0_combout\,
	datab => \u0|cmd_xbar_mux_002|update_grant~0_combout\,
	datad => \u0|cmd_xbar_demux|src2_valid~2_combout\,
	combout => \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\);

-- Location: LCFF_X24_Y15_N21
\u0|cmd_xbar_mux_002|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux_002|arb|top_priority_reg\(0));

-- Location: LCCOMB_X24_Y15_N2
\u0|cmd_xbar_mux_002|arb|grant[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|arb|grant[0]~1_combout\ = (\u0|cmd_xbar_demux|src2_valid~2_combout\ & (((!\u0|cmd_xbar_demux_001|src2_valid~0_combout\ & \u0|cmd_xbar_mux_002|arb|top_priority_reg\(1))) # (!\u0|cmd_xbar_mux_002|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux_001|src2_valid~0_combout\,
	datab => \u0|cmd_xbar_mux_002|arb|top_priority_reg\(1),
	datac => \u0|cmd_xbar_mux_002|arb|top_priority_reg\(0),
	datad => \u0|cmd_xbar_demux|src2_valid~2_combout\,
	combout => \u0|cmd_xbar_mux_002|arb|grant[0]~1_combout\);

-- Location: LCCOMB_X24_Y15_N8
\u0|cmd_xbar_mux_002|arb|top_priority_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|arb|top_priority_reg[1]~feeder_combout\ = \u0|cmd_xbar_mux_002|arb|grant[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cmd_xbar_mux_002|arb|grant[0]~1_combout\,
	combout => \u0|cmd_xbar_mux_002|arb|top_priority_reg[1]~feeder_combout\);

-- Location: LCFF_X24_Y15_N9
\u0|cmd_xbar_mux_002|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|arb|top_priority_reg[1]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux_002|arb|top_priority_reg\(1));

-- Location: LCCOMB_X24_Y15_N24
\u0|cmd_xbar_mux_002|arb|grant[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|arb|grant[1]~0_combout\ = (\u0|cmd_xbar_demux_001|src2_valid~0_combout\ & ((\u0|cmd_xbar_mux_002|arb|top_priority_reg\(1)) # ((!\u0|cmd_xbar_mux_002|arb|top_priority_reg\(0) & !\u0|cmd_xbar_demux|src2_valid~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux_001|src2_valid~0_combout\,
	datab => \u0|cmd_xbar_mux_002|arb|top_priority_reg\(1),
	datac => \u0|cmd_xbar_mux_002|arb|top_priority_reg\(0),
	datad => \u0|cmd_xbar_demux|src2_valid~2_combout\,
	combout => \u0|cmd_xbar_mux_002|arb|grant[1]~0_combout\);

-- Location: LCFF_X24_Y15_N25
\u0|cmd_xbar_mux_002|saved_grant[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|arb|grant[1]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cmd_xbar_mux_002|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux_002|saved_grant\(1));

-- Location: LCCOMB_X24_Y13_N8
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][52]~regout\)) # 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & (((\u0|cmd_xbar_mux_002|saved_grant\(1)) # (\u0|cmd_xbar_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][52]~regout\,
	datab => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u0|cmd_xbar_mux_002|saved_grant\(0),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21_combout\);

-- Location: LCFF_X24_Y13_N9
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]~regout\);

-- Location: LCCOMB_X28_Y13_N12
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]~regout\)))) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & ((\u0|cmd_xbar_mux_002|saved_grant\(0)) # 
-- ((\u0|cmd_xbar_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(0),
	datab => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]~regout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15_combout\);

-- Location: LCFF_X28_Y13_N13
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~regout\);

-- Location: LCCOMB_X28_Y13_N16
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~regout\)))) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|cmd_xbar_mux_002|saved_grant\(1)) # 
-- ((\u0|cmd_xbar_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u0|cmd_xbar_mux_002|saved_grant\(0),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~regout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\);

-- Location: LCFF_X28_Y13_N17
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\);

-- Location: LCCOMB_X22_Y13_N0
\u0|width_adapter|address_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|address_reg~0_combout\ = \u0|width_adapter|address_reg\(1) $ (((!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & ((!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal0~0_combout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datac => \u0|width_adapter|address_reg\(1),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\,
	combout => \u0|width_adapter|address_reg~0_combout\);

-- Location: LCFF_X22_Y13_N1
\u0|width_adapter|address_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|address_reg~0_combout\,
	sdata => VCC,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|width_adapter|ALT_INV_use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|address_reg\(1));

-- Location: LCCOMB_X28_Y13_N22
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout\)) # 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (((\u0|width_adapter|address_reg\(1) & \u0|width_adapter|use_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \u0|width_adapter|address_reg\(1),
	datad => \u0|width_adapter|use_reg~regout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\);

-- Location: LCFF_X28_Y13_N23
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\);

-- Location: LCCOMB_X28_Y13_N14
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\)))) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|width_adapter|use_reg~regout\ & ((\u0|width_adapter|address_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|use_reg~regout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\,
	datac => \u0|width_adapter|address_reg\(1),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\);

-- Location: LCFF_X28_Y13_N15
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\);

-- Location: LCCOMB_X29_Y13_N0
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\ = (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\ & 
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\);

-- Location: LCFF_X29_Y13_N1
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1));

-- Location: LCFF_X22_Y13_N7
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]~regout\);

-- Location: LCCOMB_X22_Y13_N6
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]~regout\) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42_combout\);

-- Location: LCCOMB_X22_Y13_N26
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]~feeder_combout\ = \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42_combout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N10
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\ = ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\u0|sdram_0|za_valid~regout\) # 
-- (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\)))) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|sdram_0|za_valid~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\);

-- Location: LCFF_X22_Y13_N27
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]~regout\);

-- Location: LCCOMB_X23_Y13_N28
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~40_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]~regout\) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~40_combout\);

-- Location: LCFF_X23_Y13_N29
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~40_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55]~regout\);

-- Location: LCCOMB_X23_Y13_N16
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55]~regout\) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55]~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34_combout\);

-- Location: LCFF_X23_Y13_N17
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55]~regout\);

-- Location: LCCOMB_X24_Y13_N14
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55]~regout\) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55]~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28_combout\);

-- Location: LCFF_X24_Y13_N15
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55]~regout\);

-- Location: LCCOMB_X24_Y13_N18
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55]~regout\) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55]~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22_combout\);

-- Location: LCFF_X24_Y13_N19
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]~regout\);

-- Location: LCCOMB_X28_Y13_N6
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]~regout\) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]~regout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16_combout\);

-- Location: LCFF_X28_Y13_N7
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\);

-- Location: LCCOMB_X28_Y13_N2
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\);

-- Location: LCFF_X28_Y13_N3
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\);

-- Location: LCCOMB_X29_Y13_N30
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ & (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\)) # 
-- (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ & ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\);

-- Location: LCCOMB_X28_Y13_N30
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\ = \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\ $ (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\ $ 
-- (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\,
	cin => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\);

-- Location: LCCOMB_X29_Y13_N2
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(1) = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\ & 
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(1));

-- Location: LCFF_X29_Y13_N3
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1));

-- Location: LCCOMB_X29_Y13_N12
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\)) # (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1)) # (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1),
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\);

-- Location: LCCOMB_X32_Y19_N6
\u0|width_adapter_001|data_reg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|data_reg~6_combout\ = (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\u0|sdram_0|za_data\(13)) # (\u0|width_adapter_001|data_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datab => \u0|sdram_0|za_data\(13),
	datac => \u0|width_adapter_001|data_reg\(13),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_001|data_reg~6_combout\);

-- Location: LCFF_X32_Y19_N7
\u0|width_adapter_001|data_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_001|data_reg~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|data_reg\(13));

-- Location: LCCOMB_X32_Y19_N16
\u0|width_adapter_001|out_data[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|out_data\(13) = (\u0|width_adapter_001|data_reg\(13)) # ((!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sdram_0|za_data\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \u0|sdram_0|za_data\(13),
	datad => \u0|width_adapter_001|data_reg\(13),
	combout => \u0|width_adapter_001|out_data\(13));

-- Location: LCCOMB_X31_Y18_N30
\u0|nios2_qsys_0|F_iw[13]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[13]~51_combout\ = (\u0|width_adapter_003|out_data\(13) & ((\u0|rsp_xbar_demux_003|src0_valid~0_combout\) # ((\u0|width_adapter_001|out_data\(13) & \u0|rsp_xbar_demux_002|src0_valid~0_combout\)))) # 
-- (!\u0|width_adapter_003|out_data\(13) & (\u0|width_adapter_001|out_data\(13) & ((\u0|rsp_xbar_demux_002|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_003|out_data\(13),
	datab => \u0|width_adapter_001|out_data\(13),
	datac => \u0|rsp_xbar_demux_003|src0_valid~0_combout\,
	datad => \u0|rsp_xbar_demux_002|src0_valid~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[13]~51_combout\);

-- Location: LCCOMB_X27_Y22_N24
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[13]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[13]~9_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13),
	datac => \u0|cmd_xbar_mux|src_data\(46),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[13]~9_combout\);

-- Location: LCFF_X27_Y22_N25
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[13]~9_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X31_Y18_N24
\u0|nios2_qsys_0|F_iw[13]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[13]~111_combout\ = ((\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13)))) # (!\u0|nios2_qsys_0|D_iw[17]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13),
	combout => \u0|nios2_qsys_0|F_iw[13]~111_combout\);

-- Location: LCCOMB_X31_Y18_N26
\u0|nios2_qsys_0|F_iw[13]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[13]~52_combout\ = (\u0|nios2_qsys_0|F_iw[13]~51_combout\) # ((\u0|nios2_qsys_0|F_iw[13]~111_combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13) & \u0|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13),
	datab => \u0|nios2_qsys_0|F_iw[13]~51_combout\,
	datac => \u0|nios2_qsys_0|F_iw[13]~111_combout\,
	datad => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \u0|nios2_qsys_0|F_iw[13]~52_combout\);

-- Location: LCFF_X31_Y18_N27
\u0|nios2_qsys_0|D_iw[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[13]~52_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(13));

-- Location: LCCOMB_X28_Y15_N22
\u0|nios2_qsys_0|Equal101~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal101~0_combout\ = (!\u0|nios2_qsys_0|D_iw\(12) & (!\u0|nios2_qsys_0|D_iw\(13) & !\u0|nios2_qsys_0|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(12),
	datab => \u0|nios2_qsys_0|D_iw\(13),
	datac => \u0|nios2_qsys_0|D_iw\(11),
	combout => \u0|nios2_qsys_0|Equal101~0_combout\);

-- Location: LCCOMB_X28_Y15_N30
\u0|nios2_qsys_0|D_ctrl_alu_subtract~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_alu_subtract~6_combout\ = \u0|nios2_qsys_0|D_iw\(14) $ (\u0|nios2_qsys_0|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|D_iw\(14),
	datad => \u0|nios2_qsys_0|D_iw\(15),
	combout => \u0|nios2_qsys_0|D_ctrl_alu_subtract~6_combout\);

-- Location: LCCOMB_X28_Y15_N8
\u0|nios2_qsys_0|D_ctrl_alu_subtract~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_alu_subtract~5_combout\ = (((\u0|nios2_qsys_0|D_iw\(16)) # (!\u0|nios2_qsys_0|D_ctrl_alu_subtract~6_combout\)) # (!\u0|nios2_qsys_0|Equal101~0_combout\)) # (!\u0|nios2_qsys_0|Equal2~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal2~5_combout\,
	datab => \u0|nios2_qsys_0|Equal101~0_combout\,
	datac => \u0|nios2_qsys_0|D_ctrl_alu_subtract~6_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(16),
	combout => \u0|nios2_qsys_0|D_ctrl_alu_subtract~5_combout\);

-- Location: LCCOMB_X29_Y15_N2
\u0|nios2_qsys_0|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal2~1_combout\ = (\u0|nios2_qsys_0|D_iw\(1) & (!\u0|nios2_qsys_0|D_iw\(4) & (!\u0|nios2_qsys_0|D_iw\(0) & \u0|nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(1),
	datab => \u0|nios2_qsys_0|D_iw\(4),
	datac => \u0|nios2_qsys_0|D_iw\(0),
	datad => \u0|nios2_qsys_0|D_iw\(3),
	combout => \u0|nios2_qsys_0|Equal2~1_combout\);

-- Location: LCCOMB_X29_Y15_N28
\u0|nios2_qsys_0|Equal2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal2~6_combout\ = (\u0|nios2_qsys_0|D_iw\(1) & (\u0|nios2_qsys_0|D_iw\(4) & (!\u0|nios2_qsys_0|D_iw\(0) & !\u0|nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(1),
	datab => \u0|nios2_qsys_0|D_iw\(4),
	datac => \u0|nios2_qsys_0|D_iw\(0),
	datad => \u0|nios2_qsys_0|D_iw\(3),
	combout => \u0|nios2_qsys_0|Equal2~6_combout\);

-- Location: LCCOMB_X23_Y15_N14
\u0|nios2_qsys_0|D_ctrl_alu_subtract~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_alu_subtract~4_combout\ = (\u0|nios2_qsys_0|Equal2~1_combout\) # ((\u0|nios2_qsys_0|D_iw\(2) & ((\u0|nios2_qsys_0|Equal2~6_combout\))) # (!\u0|nios2_qsys_0|D_iw\(2) & (!\u0|nios2_qsys_0|D_ctrl_logic~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_ctrl_logic~9_combout\,
	datab => \u0|nios2_qsys_0|D_iw\(2),
	datac => \u0|nios2_qsys_0|Equal2~1_combout\,
	datad => \u0|nios2_qsys_0|Equal2~6_combout\,
	combout => \u0|nios2_qsys_0|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X23_Y15_N20
\u0|nios2_qsys_0|E_alu_sub~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_alu_sub~0_combout\ = (\u0|nios2_qsys_0|R_valid~regout\ & ((\u0|nios2_qsys_0|D_ctrl_alu_subtract~3_combout\) # ((\u0|nios2_qsys_0|D_ctrl_alu_subtract~4_combout\) # (!\u0|nios2_qsys_0|D_ctrl_alu_subtract~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_ctrl_alu_subtract~3_combout\,
	datab => \u0|nios2_qsys_0|D_ctrl_alu_subtract~5_combout\,
	datac => \u0|nios2_qsys_0|D_ctrl_alu_subtract~4_combout\,
	datad => \u0|nios2_qsys_0|R_valid~regout\,
	combout => \u0|nios2_qsys_0|E_alu_sub~0_combout\);

-- Location: LCFF_X23_Y15_N21
\u0|nios2_qsys_0|E_alu_sub\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_alu_sub~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_alu_sub~regout\);

-- Location: LCCOMB_X22_Y19_N26
\u0|nios2_qsys_0|E_arith_result[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_arith_result[1]~7_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add1~2_combout\)) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Add1~2_combout\,
	datab => \u0|nios2_qsys_0|E_alu_sub~regout\,
	datad => \u0|nios2_qsys_0|Add2~2_combout\,
	combout => \u0|nios2_qsys_0|E_arith_result[1]~7_combout\);

-- Location: LCCOMB_X22_Y19_N4
\u0|nios2_qsys_0|E_mem_byte_en[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_mem_byte_en[0]~6_combout\ = (\u0|nios2_qsys_0|D_iw\(4)) # ((!\u0|nios2_qsys_0|E_arith_result[1]~7_combout\ & ((\u0|nios2_qsys_0|D_iw\(3)) # (!\u0|nios2_qsys_0|E_arith_result[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(4),
	datab => \u0|nios2_qsys_0|E_arith_result[1]~7_combout\,
	datac => \u0|nios2_qsys_0|E_arith_result[0]~8_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(3),
	combout => \u0|nios2_qsys_0|E_mem_byte_en[0]~6_combout\);

-- Location: LCFF_X22_Y19_N5
\u0|nios2_qsys_0|d_byteenable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_mem_byte_en[0]~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_byteenable\(0));

-- Location: LCCOMB_X23_Y13_N24
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\ = (!\u0|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_002|saved_grant\(1) & ((\u0|nios2_qsys_0|d_byteenable\(1)) # (\u0|nios2_qsys_0|d_byteenable\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_byteenable\(1),
	datab => \u0|nios2_qsys_0|d_byteenable\(0),
	datac => \u0|width_adapter|use_reg~regout\,
	datad => \u0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\);

-- Location: LCCOMB_X24_Y13_N6
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~2_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal0~0_combout\ & ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\) # 
-- ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\) # (\u0|width_adapter|out_data[17]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|Equal0~0_combout\,
	datad => \u0|width_adapter|out_data[17]~0_combout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~2_combout\);

-- Location: LCCOMB_X18_Y13_N16
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~2_combout\ & 
-- (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & \u0|cmd_xbar_mux_002|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~2_combout\,
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datad => \u0|cmd_xbar_mux_002|WideOr1~combout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X27_Y13_N26
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) 
-- # ((!\u0|sdram_0|za_valid~regout\ & !\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|za_valid~regout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X27_Y13_N2
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # 
-- (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LCFF_X27_Y13_N3
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X27_Y13_N24
\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ = (\u0|sdram_0|za_valid~regout\) # ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|sdram_0|za_valid~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\);

-- Location: LCCOMB_X32_Y19_N2
\u0|rsp_xbar_demux_002|src0_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_demux_002|src0_valid~0_combout\ = (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\ & 
-- ((\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\) # (\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datab => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datac => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|rsp_xbar_demux_002|src0_valid~0_combout\);

-- Location: LCFF_X32_Y18_N21
\u0|sram_0|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \SRAM_DQ[0]~0\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|readdata\(0));

-- Location: LCCOMB_X32_Y18_N18
\u0|width_adapter_003|data_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|data_reg~2_combout\ = (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\u0|sram_0|readdata\(0)) # (\u0|width_adapter_003|data_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdata\(0),
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datac => \u0|width_adapter_003|data_reg\(0),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_003|data_reg~2_combout\);

-- Location: LCFF_X32_Y18_N19
\u0|width_adapter_003|data_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_003|data_reg~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_003|data_reg\(0));

-- Location: LCCOMB_X32_Y18_N20
\u0|width_adapter_003|out_data[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|out_data\(0) = (\u0|width_adapter_003|data_reg\(0)) # ((!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sram_0|readdata\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sram_0|readdata\(0),
	datad => \u0|width_adapter_003|data_reg\(0),
	combout => \u0|width_adapter_003|out_data\(0));

-- Location: LCCOMB_X31_Y17_N4
\u0|nios2_qsys_0|F_iw[0]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[0]~45_combout\ = (\u0|width_adapter_001|out_data\(0) & ((\u0|rsp_xbar_demux_002|src0_valid~0_combout\) # ((\u0|width_adapter_003|out_data\(0) & \u0|rsp_xbar_demux_003|src0_valid~0_combout\)))) # (!\u0|width_adapter_001|out_data\(0) & 
-- (((\u0|width_adapter_003|out_data\(0) & \u0|rsp_xbar_demux_003|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_001|out_data\(0),
	datab => \u0|rsp_xbar_demux_002|src0_valid~0_combout\,
	datac => \u0|width_adapter_003|out_data\(0),
	datad => \u0|rsp_xbar_demux_003|src0_valid~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[0]~45_combout\);

-- Location: LCCOMB_X31_Y17_N10
\u0|nios2_qsys_0|F_iw[0]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[0]~46_combout\ = (\u0|nios2_qsys_0|D_iw[17]~0_combout\ & ((\u0|nios2_qsys_0|F_iw[0]~44_combout\) # (\u0|nios2_qsys_0|F_iw[0]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_iw[0]~44_combout\,
	datab => \u0|nios2_qsys_0|F_iw[0]~45_combout\,
	datad => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[0]~46_combout\);

-- Location: LCFF_X31_Y17_N11
\u0|nios2_qsys_0|D_iw[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[0]~46_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(0));

-- Location: LCCOMB_X29_Y15_N18
\u0|nios2_qsys_0|D_ctrl_hi_imm16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\ = (!\u0|nios2_qsys_0|D_iw\(1) & (!\u0|nios2_qsys_0|D_iw\(0) & ((\u0|nios2_qsys_0|D_iw\(4)) # (\u0|nios2_qsys_0|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(1),
	datab => \u0|nios2_qsys_0|D_iw\(4),
	datac => \u0|nios2_qsys_0|D_iw\(0),
	datad => \u0|nios2_qsys_0|D_iw\(3),
	combout => \u0|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X23_Y15_N28
\u0|nios2_qsys_0|D_ctrl_hi_imm16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\ = (\u0|nios2_qsys_0|D_iw\(5) & (\u0|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\ & \u0|nios2_qsys_0|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(5),
	datab => \u0|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(2),
	combout => \u0|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\);

-- Location: LCFF_X23_Y15_N29
\u0|nios2_qsys_0|R_ctrl_hi_imm16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_ctrl_hi_imm16~regout\);

-- Location: LCCOMB_X24_Y19_N10
\u0|nios2_qsys_0|R_src2_lo~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src2_lo~0_combout\ = (\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout\) # (\u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|R_ctrl_hi_imm16~regout\,
	datad => \u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout\,
	combout => \u0|nios2_qsys_0|R_src2_lo~0_combout\);

-- Location: LCCOMB_X23_Y19_N28
\u0|nios2_qsys_0|R_src2_lo[4]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|R_src2_lo[4]~12_combout\ = (!\u0|nios2_qsys_0|R_src2_lo~0_combout\ & ((\u0|nios2_qsys_0|R_src2_use_imm~regout\ & ((\u0|nios2_qsys_0|D_iw\(10)))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout\ & 
-- (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datab => \u0|nios2_qsys_0|R_src2_lo~0_combout\,
	datac => \u0|nios2_qsys_0|R_src2_use_imm~regout\,
	datad => \u0|nios2_qsys_0|D_iw\(10),
	combout => \u0|nios2_qsys_0|R_src2_lo[4]~12_combout\);

-- Location: LCFF_X23_Y19_N29
\u0|nios2_qsys_0|E_src2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|R_src2_lo[4]~12_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src2\(4));

-- Location: LCCOMB_X22_Y18_N10
\u0|nios2_qsys_0|E_logic_result[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_logic_result[4]~18_combout\ = (\u0|nios2_qsys_0|E_src2\(4) & (\u0|nios2_qsys_0|R_logic_op\(1) $ (((\u0|nios2_qsys_0|R_logic_op\(0) & \u0|nios2_qsys_0|E_src1\(4)))))) # (!\u0|nios2_qsys_0|E_src2\(4) & ((\u0|nios2_qsys_0|R_logic_op\(1) & 
-- ((\u0|nios2_qsys_0|E_src1\(4)))) # (!\u0|nios2_qsys_0|R_logic_op\(1) & (!\u0|nios2_qsys_0|R_logic_op\(0) & !\u0|nios2_qsys_0|E_src1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_logic_op\(0),
	datab => \u0|nios2_qsys_0|E_src2\(4),
	datac => \u0|nios2_qsys_0|R_logic_op\(1),
	datad => \u0|nios2_qsys_0|E_src1\(4),
	combout => \u0|nios2_qsys_0|E_logic_result[4]~18_combout\);

-- Location: LCCOMB_X23_Y20_N4
\u0|nios2_qsys_0|W_alu_result[4]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_alu_result[4]~20_combout\ = (\u0|nios2_qsys_0|R_ctrl_logic~regout\ & (\u0|nios2_qsys_0|E_logic_result[4]~18_combout\)) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout\ & ((\u0|nios2_qsys_0|F_pc[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_logic~regout\,
	datab => \u0|nios2_qsys_0|E_logic_result[4]~18_combout\,
	datad => \u0|nios2_qsys_0|F_pc[2]~1_combout\,
	combout => \u0|nios2_qsys_0|W_alu_result[4]~20_combout\);

-- Location: LCFF_X23_Y20_N5
\u0|nios2_qsys_0|W_alu_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_alu_result[4]~20_combout\,
	sdata => \u0|nios2_qsys_0|E_shift_rot_result\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|E_alu_result~14_combout\,
	sload => \u0|nios2_qsys_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_alu_result\(4));

-- Location: LCCOMB_X31_Y16_N26
\u0|addr_router_001|Equal9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal9~0_combout\ = (\u0|nios2_qsys_0|W_alu_result\(3) & \u0|nios2_qsys_0|W_alu_result\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(3),
	datad => \u0|nios2_qsys_0|W_alu_result\(4),
	combout => \u0|addr_router_001|Equal9~0_combout\);

-- Location: LCCOMB_X31_Y16_N28
\u0|addr_router_001|src_channel[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|src_channel[2]~1_combout\ = (\u0|addr_router_001|Equal4~2_combout\) # ((\u0|addr_router_001|Equal10~1_combout\) # ((\u0|addr_router_001|Equal9~0_combout\ & \u0|addr_router_001|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal4~2_combout\,
	datab => \u0|addr_router_001|Equal9~0_combout\,
	datac => \u0|addr_router_001|Equal7~0_combout\,
	datad => \u0|addr_router_001|Equal10~1_combout\,
	combout => \u0|addr_router_001|src_channel[2]~1_combout\);

-- Location: LCCOMB_X30_Y16_N16
\u0|cmd_xbar_mux_003|WideOr1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|WideOr1~3_combout\ = (!\u0|addr_router|Equal1~1_combout\ & (!\u0|nios2_qsys_0|i_read~regout\ & (\u0|cmd_xbar_mux_003|saved_grant\(0) & !\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router|Equal1~1_combout\,
	datab => \u0|nios2_qsys_0|i_read~regout\,
	datac => \u0|cmd_xbar_mux_003|saved_grant\(0),
	datad => \u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout\,
	combout => \u0|cmd_xbar_mux_003|WideOr1~3_combout\);

-- Location: LCCOMB_X31_Y16_N8
\u0|cmd_xbar_mux_003|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|WideOr1~combout\ = (\u0|cmd_xbar_mux_003|WideOr1~3_combout\) # ((\u0|cmd_xbar_mux_003|WideOr1~2_combout\ & (!\u0|addr_router_001|src_channel[2]~1_combout\ & !\u0|addr_router_001|src_channel[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|WideOr1~2_combout\,
	datab => \u0|addr_router_001|src_channel[2]~1_combout\,
	datac => \u0|cmd_xbar_mux_003|WideOr1~3_combout\,
	datad => \u0|addr_router_001|src_channel[2]~0_combout\,
	combout => \u0|cmd_xbar_mux_003|WideOr1~combout\);

-- Location: LCCOMB_X29_Y14_N22
\u0|width_adapter_002|count~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|count~0_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout\ & (((\u0|width_adapter_002|count\(0))))) # 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout\ & ((\u0|width_adapter_002|use_reg~regout\ & (!\u0|width_adapter_002|count\(0))) # (!\u0|width_adapter_002|use_reg~regout\ & ((\u0|width_adapter_002|count\(0)) # 
-- (\u0|cmd_xbar_mux_003|WideOr1~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	datab => \u0|width_adapter_002|use_reg~regout\,
	datac => \u0|width_adapter_002|count\(0),
	datad => \u0|cmd_xbar_mux_003|WideOr1~combout\,
	combout => \u0|width_adapter_002|count~0_combout\);

-- Location: LCFF_X29_Y14_N23
\u0|width_adapter_002|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_002|count~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|count\(0));

-- Location: LCCOMB_X29_Y14_N4
\u0|width_adapter_002|use_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|use_reg~0_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout\ & (((\u0|width_adapter_002|use_reg~regout\)))) # 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout\ & ((\u0|width_adapter_002|use_reg~regout\ & (!\u0|width_adapter_002|count\(0))) # (!\u0|width_adapter_002|use_reg~regout\ & 
-- ((\u0|cmd_xbar_mux_003|WideOr1~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	datab => \u0|width_adapter_002|count\(0),
	datac => \u0|width_adapter_002|use_reg~regout\,
	datad => \u0|cmd_xbar_mux_003|WideOr1~combout\,
	combout => \u0|width_adapter_002|use_reg~0_combout\);

-- Location: LCFF_X29_Y14_N5
\u0|width_adapter_002|use_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_002|use_reg~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|use_reg~regout\);

-- Location: LCCOMB_X29_Y14_N16
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ = (\u0|width_adapter_002|endofpacket_reg~regout\ & (\u0|width_adapter_002|use_reg~regout\ & \u0|width_adapter_002|count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_002|endofpacket_reg~regout\,
	datac => \u0|width_adapter_002|use_reg~regout\,
	datad => \u0|width_adapter_002|count\(0),
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\);

-- Location: LCFF_X29_Y14_N29
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][83]~regout\);

-- Location: LCCOMB_X29_Y14_N28
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- ((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][83]~regout\))) # (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][83]~regout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\);

-- Location: LCCOMB_X30_Y14_N12
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]~feeder_combout\ = \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]~feeder_combout\);

-- Location: LCFF_X30_Y14_N13
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]~regout\);

-- Location: LCCOMB_X31_Y14_N28
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]~regout\))) # (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]~regout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\);

-- Location: LCFF_X31_Y14_N29
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\);

-- Location: LCCOMB_X32_Y20_N14
\u0|width_adapter_003|data_reg~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|data_reg~9_combout\ = (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\u0|sram_0|readdata\(14)) # (\u0|width_adapter_003|data_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0|readdata\(14),
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datac => \u0|width_adapter_003|data_reg\(14),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_003|data_reg~9_combout\);

-- Location: LCFF_X32_Y20_N15
\u0|width_adapter_003|data_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_003|data_reg~9_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_003|data_reg\(14));

-- Location: LCCOMB_X32_Y20_N8
\u0|width_adapter_003|out_data[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_003|out_data\(14) = (\u0|width_adapter_003|data_reg\(14)) # ((\u0|sram_0|readdata\(14) & !\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter_003|data_reg\(14),
	datac => \u0|sram_0|readdata\(14),
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_003|out_data\(14));

-- Location: LCCOMB_X32_Y19_N18
\u0|width_adapter_001|data_reg~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|data_reg~9_combout\ = (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\ & (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\u0|sdram_0|za_data\(14)) # (\u0|width_adapter_001|data_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~regout\,
	datab => \u0|sdram_0|za_data\(14),
	datac => \u0|width_adapter_001|data_reg\(14),
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_001|data_reg~9_combout\);

-- Location: LCFF_X32_Y19_N19
\u0|width_adapter_001|data_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_001|data_reg~9_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|data_reg\(14));

-- Location: LCCOMB_X32_Y19_N4
\u0|width_adapter_001|out_data[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|out_data\(14) = (\u0|width_adapter_001|data_reg\(14)) # ((!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \u0|sdram_0|za_data\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sdram_0|za_data\(14),
	datad => \u0|width_adapter_001|data_reg\(14),
	combout => \u0|width_adapter_001|out_data\(14));

-- Location: LCCOMB_X33_Y20_N30
\u0|nios2_qsys_0|F_iw[14]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[14]~59_combout\ = (\u0|rsp_xbar_demux_002|src0_valid~0_combout\ & ((\u0|width_adapter_001|out_data\(14)) # ((\u0|width_adapter_003|out_data\(14) & \u0|rsp_xbar_demux_003|src0_valid~0_combout\)))) # 
-- (!\u0|rsp_xbar_demux_002|src0_valid~0_combout\ & (\u0|width_adapter_003|out_data\(14) & (\u0|rsp_xbar_demux_003|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_002|src0_valid~0_combout\,
	datab => \u0|width_adapter_003|out_data\(14),
	datac => \u0|rsp_xbar_demux_003|src0_valid~0_combout\,
	datad => \u0|width_adapter_001|out_data\(14),
	combout => \u0|nios2_qsys_0|F_iw[14]~59_combout\);

-- Location: LCCOMB_X30_Y21_N10
\u0|cmd_xbar_mux_001|src_payload~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~14_combout\ = (\u0|cmd_xbar_mux_001|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(14),
	combout => \u0|cmd_xbar_mux_001|src_payload~14_combout\);

-- Location: M4K_X52_Y20
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y22_N4
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[14]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[14]~12_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14),
	datac => \u0|cmd_xbar_mux|src_data\(46),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[14]~12_combout\);

-- Location: LCFF_X27_Y22_N5
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[14]~12_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X33_Y20_N28
\u0|nios2_qsys_0|F_iw[14]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[14]~58_combout\ = (\u0|rsp_xbar_demux|src0_valid~combout\ & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14)) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) & 
-- \u0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\u0|rsp_xbar_demux|src0_valid~combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) & ((\u0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14),
	datad => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \u0|nios2_qsys_0|F_iw[14]~58_combout\);

-- Location: LCCOMB_X33_Y20_N16
\u0|nios2_qsys_0|F_iw[14]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[14]~60_combout\ = (\u0|nios2_qsys_0|D_iw[17]~0_combout\ & ((\u0|nios2_qsys_0|F_iw[14]~59_combout\) # ((\u0|nios2_qsys_0|F_iw[14]~58_combout\)))) # (!\u0|nios2_qsys_0|D_iw[17]~0_combout\ & (((\u0|nios2_qsys_0|hbreak_req~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datab => \u0|nios2_qsys_0|F_iw[14]~59_combout\,
	datac => \u0|nios2_qsys_0|hbreak_req~combout\,
	datad => \u0|nios2_qsys_0|F_iw[14]~58_combout\,
	combout => \u0|nios2_qsys_0|F_iw[14]~60_combout\);

-- Location: LCFF_X33_Y20_N17
\u0|nios2_qsys_0|D_iw[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[14]~60_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(14));

-- Location: LCCOMB_X29_Y19_N8
\u0|nios2_qsys_0|Equal127~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal127~2_combout\ = (\u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout\ & (\u0|nios2_qsys_0|D_iw\(6) & (!\u0|nios2_qsys_0|D_iw\(7) & !\u0|nios2_qsys_0|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout\,
	datab => \u0|nios2_qsys_0|D_iw\(6),
	datac => \u0|nios2_qsys_0|D_iw\(7),
	datad => \u0|nios2_qsys_0|D_iw\(8),
	combout => \u0|nios2_qsys_0|Equal127~2_combout\);

-- Location: LCCOMB_X29_Y19_N18
\u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\ = (!\u0|nios2_qsys_0|R_ctrl_exception~regout\ & ((\u0|nios2_qsys_0|Equal127~2_combout\ & (\u0|nios2_qsys_0|E_src1\(0))) # (!\u0|nios2_qsys_0|Equal127~2_combout\ & 
-- ((\u0|nios2_qsys_0|W_estatus_reg~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(0),
	datab => \u0|nios2_qsys_0|Equal127~2_combout\,
	datac => \u0|nios2_qsys_0|R_ctrl_exception~regout\,
	datad => \u0|nios2_qsys_0|W_estatus_reg~regout\,
	combout => \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X29_Y19_N12
\u0|nios2_qsys_0|W_estatus_reg_inst_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout\ = (!\u0|nios2_qsys_0|R_ctrl_crst~regout\ & ((\u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\) # ((\u0|nios2_qsys_0|R_ctrl_exception~regout\ & \u0|nios2_qsys_0|W_status_reg_pie~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_crst~regout\,
	datab => \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\,
	datac => \u0|nios2_qsys_0|R_ctrl_exception~regout\,
	datad => \u0|nios2_qsys_0|W_status_reg_pie~regout\,
	combout => \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout\);

-- Location: LCFF_X29_Y19_N13
\u0|nios2_qsys_0|W_estatus_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_estatus_reg~regout\);

-- Location: LCCOMB_X29_Y19_N28
\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout\ = (\u0|nios2_qsys_0|Equal101~5_combout\ & (!\u0|nios2_qsys_0|D_iw\(14) & \u0|nios2_qsys_0|W_estatus_reg~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal101~5_combout\,
	datab => \u0|nios2_qsys_0|D_iw\(14),
	datad => \u0|nios2_qsys_0|W_estatus_reg~regout\,
	combout => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X29_Y19_N4
\u0|nios2_qsys_0|Equal127~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal127~1_combout\ = (\u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout\ & (!\u0|nios2_qsys_0|D_iw\(6) & (\u0|nios2_qsys_0|D_iw\(7) & !\u0|nios2_qsys_0|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout\,
	datab => \u0|nios2_qsys_0|D_iw\(6),
	datac => \u0|nios2_qsys_0|D_iw\(7),
	datad => \u0|nios2_qsys_0|D_iw\(8),
	combout => \u0|nios2_qsys_0|Equal127~1_combout\);

-- Location: LCCOMB_X29_Y19_N14
\u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\ = (!\u0|nios2_qsys_0|R_ctrl_break~regout\ & ((\u0|nios2_qsys_0|Equal127~1_combout\ & (\u0|nios2_qsys_0|E_src1\(0))) # (!\u0|nios2_qsys_0|Equal127~1_combout\ & ((\u0|nios2_qsys_0|W_bstatus_reg~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_src1\(0),
	datab => \u0|nios2_qsys_0|R_ctrl_break~regout\,
	datac => \u0|nios2_qsys_0|Equal127~1_combout\,
	datad => \u0|nios2_qsys_0|W_bstatus_reg~regout\,
	combout => \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X29_Y19_N2
\u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout\ = (\u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\) # ((\u0|nios2_qsys_0|R_ctrl_break~regout\ & \u0|nios2_qsys_0|W_status_reg_pie~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|R_ctrl_break~regout\,
	datac => \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\,
	datad => \u0|nios2_qsys_0|W_status_reg_pie~regout\,
	combout => \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout\);

-- Location: LCFF_X29_Y19_N3
\u0|nios2_qsys_0|W_bstatus_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_bstatus_reg~regout\);

-- Location: LCCOMB_X29_Y19_N10
\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\ = (\u0|nios2_qsys_0|Equal101~5_combout\ & (((\u0|nios2_qsys_0|W_bstatus_reg~regout\ & \u0|nios2_qsys_0|D_iw\(14))))) # (!\u0|nios2_qsys_0|Equal101~5_combout\ & 
-- (\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\,
	datab => \u0|nios2_qsys_0|W_bstatus_reg~regout\,
	datac => \u0|nios2_qsys_0|D_iw\(14),
	datad => \u0|nios2_qsys_0|Equal101~5_combout\,
	combout => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\);

-- Location: LCCOMB_X29_Y19_N0
\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout\ = (!\u0|nios2_qsys_0|R_ctrl_crst~regout\ & (!\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout\) # 
-- (\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_crst~regout\,
	datab => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout\,
	datac => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	datad => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\,
	combout => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout\);

-- Location: LCFF_X29_Y19_N1
\u0|nios2_qsys_0|W_status_reg_pie\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_status_reg_pie~regout\);

-- Location: LCCOMB_X29_Y22_N6
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~1_combout\ = !\u0|cmd_xbar_mux|src_payload~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux|src_payload~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~1_combout\);

-- Location: LCFF_X29_Y22_N7
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(0));

-- Location: LCFF_X29_Y19_N25
\u0|nios2_qsys_0|W_ienable_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|E_src1\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_qsys_0|W_ienable_reg_nxt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_ienable_reg\(0));

-- Location: LCCOMB_X38_Y19_N24
\u0|addr_router_001|Equal10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal10~2_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(2) & (!\u0|nios2_qsys_0|W_alu_result\(4) & !\u0|nios2_qsys_0|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(2),
	datac => \u0|nios2_qsys_0|W_alu_result\(4),
	datad => \u0|nios2_qsys_0|W_alu_result\(3),
	combout => \u0|addr_router_001|Equal10~2_combout\);

-- Location: LCCOMB_X37_Y19_N18
\u0|timer_0|timeout_occurred~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|timeout_occurred~1_combout\ = (\u0|timer_0|timeout_occurred~0_combout\ & ((!\u0|addr_router_001|Equal10~2_combout\) # (!\u0|timer_0|period_l_wr_strobe~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|timeout_occurred~0_combout\,
	datab => \u0|timer_0|period_l_wr_strobe~2_combout\,
	datad => \u0|addr_router_001|Equal10~2_combout\,
	combout => \u0|timer_0|timeout_occurred~1_combout\);

-- Location: LCFF_X37_Y19_N19
\u0|timer_0|timeout_occurred\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|timeout_occurred~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|timeout_occurred~regout\);

-- Location: LCCOMB_X37_Y19_N4
\u0|nios2_qsys_0|W_ipending_reg_nxt[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_ipending_reg_nxt[0]~1_combout\ = (\u0|timer_0|control_register\(0) & (!\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(0) & (\u0|nios2_qsys_0|W_ienable_reg\(0) & 
-- \u0|timer_0|timeout_occurred~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|control_register\(0),
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(0),
	datac => \u0|nios2_qsys_0|W_ienable_reg\(0),
	datad => \u0|timer_0|timeout_occurred~regout\,
	combout => \u0|nios2_qsys_0|W_ipending_reg_nxt[0]~1_combout\);

-- Location: LCFF_X37_Y19_N5
\u0|nios2_qsys_0|W_ipending_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|W_ipending_reg_nxt[0]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_ipending_reg\(0));

-- Location: LCCOMB_X30_Y20_N16
\u0|nios2_qsys_0|D_iw[17]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_iw[17]~0_combout\ = (\u0|nios2_qsys_0|hbreak_req~combout\ & (((!\u0|nios2_qsys_0|W_ipending_reg\(0) & !\u0|nios2_qsys_0|W_ipending_reg\(1))) # (!\u0|nios2_qsys_0|W_status_reg_pie~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|hbreak_req~combout\,
	datab => \u0|nios2_qsys_0|W_status_reg_pie~regout\,
	datac => \u0|nios2_qsys_0|W_ipending_reg\(0),
	datad => \u0|nios2_qsys_0|W_ipending_reg\(1),
	combout => \u0|nios2_qsys_0|D_iw[17]~0_combout\);

-- Location: LCCOMB_X33_Y18_N0
\u0|nios2_qsys_0|F_iw[2]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[2]~42_combout\ = (\u0|width_adapter_001|out_data\(2) & ((\u0|rsp_xbar_demux_002|src0_valid~0_combout\) # ((\u0|width_adapter_003|out_data\(2) & \u0|rsp_xbar_demux_003|src0_valid~0_combout\)))) # (!\u0|width_adapter_001|out_data\(2) & 
-- (((\u0|width_adapter_003|out_data\(2) & \u0|rsp_xbar_demux_003|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_001|out_data\(2),
	datab => \u0|rsp_xbar_demux_002|src0_valid~0_combout\,
	datac => \u0|width_adapter_003|out_data\(2),
	datad => \u0|rsp_xbar_demux_003|src0_valid~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[2]~42_combout\);

-- Location: LCCOMB_X33_Y18_N18
\u0|nios2_qsys_0|F_iw[2]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[2]~43_combout\ = (\u0|nios2_qsys_0|D_iw[17]~0_combout\ & ((\u0|nios2_qsys_0|F_iw[2]~41_combout\) # (\u0|nios2_qsys_0|F_iw[2]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_iw[2]~41_combout\,
	datac => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datad => \u0|nios2_qsys_0|F_iw[2]~42_combout\,
	combout => \u0|nios2_qsys_0|F_iw[2]~43_combout\);

-- Location: LCFF_X33_Y18_N19
\u0|nios2_qsys_0|D_iw[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[2]~43_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(2));

-- Location: LCCOMB_X28_Y19_N2
\u0|nios2_qsys_0|Equal2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal2~10_combout\ = (\u0|nios2_qsys_0|D_iw\(2) & (\u0|nios2_qsys_0|Equal2~3_combout\ & \u0|nios2_qsys_0|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|D_iw\(2),
	datac => \u0|nios2_qsys_0|Equal2~3_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(5),
	combout => \u0|nios2_qsys_0|Equal2~10_combout\);

-- Location: LCCOMB_X27_Y15_N20
\u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout\ = (\u0|nios2_qsys_0|D_iw\(13) & (!\u0|nios2_qsys_0|D_iw\(14) & ((\u0|nios2_qsys_0|D_iw\(11)) # (!\u0|nios2_qsys_0|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(11),
	datab => \u0|nios2_qsys_0|D_iw\(12),
	datac => \u0|nios2_qsys_0|D_iw\(13),
	datad => \u0|nios2_qsys_0|D_iw\(14),
	combout => \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LCCOMB_X27_Y15_N14
\u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~2_combout\ = (\u0|nios2_qsys_0|Equal2~5_combout\ & (\u0|nios2_qsys_0|D_iw\(16) & (\u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout\ & !\u0|nios2_qsys_0|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal2~5_combout\,
	datab => \u0|nios2_qsys_0|D_iw\(16),
	datac => \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(15),
	combout => \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~2_combout\);

-- Location: LCCOMB_X28_Y19_N30
\u0|nios2_qsys_0|D_dst_regnum[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_dst_regnum[3]~0_combout\ = ((\u0|nios2_qsys_0|Equal2~10_combout\) # ((\u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\) # (\u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~2_combout\))) # 
-- (!\u0|nios2_qsys_0|D_ctrl_exception~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_ctrl_exception~3_combout\,
	datab => \u0|nios2_qsys_0|Equal2~10_combout\,
	datac => \u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datad => \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~2_combout\,
	combout => \u0|nios2_qsys_0|D_dst_regnum[3]~0_combout\);

-- Location: LCCOMB_X28_Y19_N4
\u0|nios2_qsys_0|D_dst_regnum[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_dst_regnum[0]~5_combout\ = (\u0|nios2_qsys_0|D_dst_regnum[3]~0_combout\) # ((\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\u0|nios2_qsys_0|D_iw\(22)))) # (!\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\u0|nios2_qsys_0|D_iw\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(17),
	datab => \u0|nios2_qsys_0|D_dst_regnum[3]~0_combout\,
	datac => \u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(22),
	combout => \u0|nios2_qsys_0|D_dst_regnum[0]~5_combout\);

-- Location: LCFF_X28_Y19_N5
\u0|nios2_qsys_0|R_dst_regnum[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_dst_regnum[0]~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_dst_regnum\(0));

-- Location: LCCOMB_X27_Y17_N14
\u0|nios2_qsys_0|E_src1[17]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_src1[17]~7_combout\ = (\u0|nios2_qsys_0|R_src1~18_combout\ & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17))) # (!\u0|nios2_qsys_0|R_src1~18_combout\ & ((\u0|nios2_qsys_0|D_iw\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_src1~18_combout\,
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	datad => \u0|nios2_qsys_0|D_iw\(21),
	combout => \u0|nios2_qsys_0|E_src1[17]~7_combout\);

-- Location: LCFF_X27_Y17_N15
\u0|nios2_qsys_0|E_src1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_src1[17]~7_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[15]~30_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|E_src1\(17));

-- Location: LCCOMB_X24_Y18_N16
\u0|nios2_qsys_0|F_pc[15]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_pc[15]~10_combout\ = (\u0|nios2_qsys_0|E_alu_sub~regout\ & ((\u0|nios2_qsys_0|Add1~34_combout\))) # (!\u0|nios2_qsys_0|E_alu_sub~regout\ & (\u0|nios2_qsys_0|Add2~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|E_alu_sub~regout\,
	datab => \u0|nios2_qsys_0|Add2~34_combout\,
	datad => \u0|nios2_qsys_0|Add1~34_combout\,
	combout => \u0|nios2_qsys_0|F_pc[15]~10_combout\);

-- Location: LCFF_X24_Y18_N17
\u0|nios2_qsys_0|F_pc[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_pc[15]~10_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[15]~30_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|F_pc\(15));

-- Location: LCFF_X21_Y17_N25
\u0|nios2_qsys_0|F_pc[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_pc[16]~11_combout\,
	sdata => \u0|nios2_qsys_0|F_pc_plus_one[16]~32_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|nios2_qsys_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|F_pc\(16));

-- Location: LCCOMB_X22_Y15_N16
\u0|addr_router|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router|Equal2~0_combout\ = (!\u0|nios2_qsys_0|F_pc\(14) & (!\u0|nios2_qsys_0|F_pc\(15) & (!\u0|nios2_qsys_0|F_pc\(16) & !\u0|nios2_qsys_0|F_pc\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(14),
	datab => \u0|nios2_qsys_0|F_pc\(15),
	datac => \u0|nios2_qsys_0|F_pc\(16),
	datad => \u0|nios2_qsys_0|F_pc\(18),
	combout => \u0|addr_router|Equal2~0_combout\);

-- Location: LCCOMB_X24_Y15_N18
\u0|addr_router|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router|Equal2~1_combout\ = (\u0|addr_router|Equal1~0_combout\ & (\u0|addr_router|Equal2~0_combout\ & !\u0|nios2_qsys_0|F_pc\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router|Equal1~0_combout\,
	datac => \u0|addr_router|Equal2~0_combout\,
	datad => \u0|nios2_qsys_0|F_pc\(17),
	combout => \u0|addr_router|Equal2~1_combout\);

-- Location: LCCOMB_X24_Y15_N30
\u0|cmd_xbar_mux|src_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_valid~0_combout\ = (\u0|addr_router|Equal3~0_combout\ & (\u0|addr_router|Equal2~1_combout\ & (!\u0|nios2_qsys_0|F_pc\(11) & \u0|nios2_qsys_0_instruction_master_translator|uav_read~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router|Equal3~0_combout\,
	datab => \u0|addr_router|Equal2~1_combout\,
	datac => \u0|nios2_qsys_0|F_pc\(11),
	datad => \u0|nios2_qsys_0_instruction_master_translator|uav_read~combout\,
	combout => \u0|cmd_xbar_mux|src_valid~0_combout\);

-- Location: LCCOMB_X27_Y21_N26
\u0|cmd_xbar_mux|arb|grant[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|arb|grant[0]~1_combout\ = (\u0|cmd_xbar_mux|src_valid~0_combout\ & (((!\u0|cmd_xbar_demux_001|src0_valid~0_combout\ & \u0|cmd_xbar_mux|arb|top_priority_reg\(1))) # (!\u0|cmd_xbar_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux_001|src0_valid~0_combout\,
	datab => \u0|cmd_xbar_mux|src_valid~0_combout\,
	datac => \u0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_mux|arb|top_priority_reg\(0),
	combout => \u0|cmd_xbar_mux|arb|grant[0]~1_combout\);

-- Location: LCFF_X27_Y21_N27
\u0|cmd_xbar_mux|saved_grant[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|arb|grant[0]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux|saved_grant\(0));

-- Location: LCCOMB_X31_Y21_N0
\u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~4_combout\ = (\u0|cmd_xbar_mux|saved_grant\(0) & (!\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout\ & !\u0|nios2_qsys_0|i_read~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux|saved_grant\(0),
	datac => \u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout\,
	datad => \u0|nios2_qsys_0|i_read~regout\,
	combout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~4_combout\);

-- Location: LCCOMB_X34_Y19_N22
\u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~6_combout\ = (\u0|cmd_xbar_mux|saved_grant\(1) & ((\u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\) # ((!\u0|nios2_qsys_0_data_master_translator|write_accepted~regout\ & 
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|saved_grant\(1),
	datab => \u0|nios2_qsys_0_data_master_translator|write_accepted~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\,
	datad => \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	combout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~6_combout\);

-- Location: LCCOMB_X32_Y22_N14
\u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~5_combout\ = (\u0|cmd_xbar_mux|WideOr1~combout\ & (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~4_combout\) # (\u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|WideOr1~combout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~4_combout\,
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~6_combout\,
	combout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~5_combout\);

-- Location: LCCOMB_X33_Y22_N16
\u0|nios2_qsys_0_jtag_debug_module_translator|end_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0_jtag_debug_module_translator|end_begintransfer~0_combout\ = (!\u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\ & ((\u0|nios2_qsys_0_jtag_debug_module_translator|end_begintransfer~regout\) # 
-- (\u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\,
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator|end_begintransfer~regout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~5_combout\,
	combout => \u0|nios2_qsys_0_jtag_debug_module_translator|end_begintransfer~0_combout\);

-- Location: LCFF_X33_Y22_N17
\u0|nios2_qsys_0_jtag_debug_module_translator|end_begintransfer\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0_jtag_debug_module_translator|end_begintransfer~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|end_begintransfer~regout\);

-- Location: LCCOMB_X31_Y21_N18
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonWr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonWr~0_combout\ = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~5_combout\ & 
-- (!\u0|nios2_qsys_0_jtag_debug_module_translator|end_begintransfer~regout\ & !\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|resetrequest~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0_jtag_debug_module_translator|av_begintransfer~5_combout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|end_begintransfer~regout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_oci_debug|resetrequest~regout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonWr~0_combout\);

-- Location: LCCOMB_X27_Y25_N28
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonWr~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonWr~1_combout\ = 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\) # 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonWr~regout\ & \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonWr~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonWr~regout\,
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonWr~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonWr~1_combout\);

-- Location: LCFF_X27_Y25_N29
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonWr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonWr~1_combout\,
	ena => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_jtag_debug_module_wrapper|the_niosII_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|MonWr~regout\);

-- Location: LCCOMB_X27_Y22_N8
\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[4]~0_combout\ = (\u0|cmd_xbar_mux|src_data\(46) & 
-- (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(4))) # (!\u0|cmd_xbar_mux|src_data\(46) & 
-- ((\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_ocimem|niosII_system_nios2_qsys_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(4),
	datac => \u0|cmd_xbar_mux|src_data\(46),
	datad => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|the_niosII_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[4]~0_combout\);

-- Location: LCFF_X27_Y22_N9
\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_nios2_oci|readdata[4]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X31_Y18_N22
\u0|nios2_qsys_0|F_iw[4]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[4]~107_combout\ = ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4) & (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))) # (!\u0|nios2_qsys_0|D_iw[17]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw[17]~0_combout\,
	datab => \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4),
	datac => \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_qsys_0|F_iw[4]~107_combout\);

-- Location: LCCOMB_X31_Y18_N4
\u0|nios2_qsys_0|F_iw[4]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[4]~22_combout\ = (\u0|width_adapter_001|out_data\(4) & ((\u0|rsp_xbar_demux_002|src0_valid~0_combout\) # ((\u0|width_adapter_003|out_data\(4) & \u0|rsp_xbar_demux_003|src0_valid~0_combout\)))) # (!\u0|width_adapter_001|out_data\(4) & 
-- (\u0|width_adapter_003|out_data\(4) & (\u0|rsp_xbar_demux_003|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_001|out_data\(4),
	datab => \u0|width_adapter_003|out_data\(4),
	datac => \u0|rsp_xbar_demux_003|src0_valid~0_combout\,
	datad => \u0|rsp_xbar_demux_002|src0_valid~0_combout\,
	combout => \u0|nios2_qsys_0|F_iw[4]~22_combout\);

-- Location: LCCOMB_X27_Y20_N8
\u0|cmd_xbar_mux_001|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~0_combout\ = (\u0|cmd_xbar_mux_001|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \u0|nios2_qsys_0|d_writedata\(4),
	combout => \u0|cmd_xbar_mux_001|src_payload~0_combout\);

-- Location: M4K_X52_Y16
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_system_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_system:u0|niosII_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_njd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X31_Y18_N16
\u0|nios2_qsys_0|F_iw[4]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|F_iw[4]~23_combout\ = (\u0|nios2_qsys_0|F_iw[4]~107_combout\) # ((\u0|nios2_qsys_0|F_iw[4]~22_combout\) # ((\u0|rsp_xbar_demux_001|src0_valid~combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \u0|nios2_qsys_0|F_iw[4]~107_combout\,
	datac => \u0|nios2_qsys_0|F_iw[4]~22_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4),
	combout => \u0|nios2_qsys_0|F_iw[4]~23_combout\);

-- Location: LCFF_X31_Y18_N17
\u0|nios2_qsys_0|D_iw[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|F_iw[4]~23_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|D_iw\(4));

-- Location: LCCOMB_X29_Y15_N22
\u0|nios2_qsys_0|Equal2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|Equal2~7_combout\ = (!\u0|nios2_qsys_0|D_iw\(1) & (\u0|nios2_qsys_0|D_iw\(4) & (!\u0|nios2_qsys_0|D_iw\(0) & !\u0|nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(1),
	datab => \u0|nios2_qsys_0|D_iw\(4),
	datac => \u0|nios2_qsys_0|D_iw\(0),
	datad => \u0|nios2_qsys_0|D_iw\(3),
	combout => \u0|nios2_qsys_0|Equal2~7_combout\);

-- Location: LCCOMB_X29_Y15_N8
\u0|nios2_qsys_0|D_ctrl_br_cmp~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_br_cmp~1_combout\ = (\u0|nios2_qsys_0|Equal2~2_combout\) # ((\u0|nios2_qsys_0|Equal2~7_combout\) # ((\u0|nios2_qsys_0|Equal2~4_combout\ & !\u0|nios2_qsys_0|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal2~2_combout\,
	datab => \u0|nios2_qsys_0|Equal2~7_combout\,
	datac => \u0|nios2_qsys_0|Equal2~4_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(5),
	combout => \u0|nios2_qsys_0|D_ctrl_br_cmp~1_combout\);

-- Location: LCCOMB_X28_Y15_N14
\u0|nios2_qsys_0|D_ctrl_br_cmp~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_br_cmp~0_combout\ = (\u0|nios2_qsys_0|D_iw\(5) & ((\u0|nios2_qsys_0|Equal2~3_combout\) # ((\u0|nios2_qsys_0|Equal101~0_combout\ & \u0|nios2_qsys_0|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|Equal101~0_combout\,
	datab => \u0|nios2_qsys_0|Equal2~0_combout\,
	datac => \u0|nios2_qsys_0|Equal2~3_combout\,
	datad => \u0|nios2_qsys_0|D_iw\(5),
	combout => \u0|nios2_qsys_0|D_ctrl_br_cmp~0_combout\);

-- Location: LCCOMB_X28_Y15_N20
\u0|nios2_qsys_0|D_ctrl_br_cmp~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|D_ctrl_br_cmp~2_combout\ = (\u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout\) # ((!\u0|nios2_qsys_0|D_iw\(2) & ((\u0|nios2_qsys_0|D_ctrl_br_cmp~1_combout\) # (\u0|nios2_qsys_0|D_ctrl_br_cmp~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout\,
	datab => \u0|nios2_qsys_0|D_ctrl_br_cmp~1_combout\,
	datac => \u0|nios2_qsys_0|D_iw\(2),
	datad => \u0|nios2_qsys_0|D_ctrl_br_cmp~0_combout\,
	combout => \u0|nios2_qsys_0|D_ctrl_br_cmp~2_combout\);

-- Location: LCFF_X28_Y15_N21
\u0|nios2_qsys_0|R_ctrl_br_cmp\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|D_ctrl_br_cmp~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|R_ctrl_br_cmp~regout\);

-- Location: LCCOMB_X29_Y19_N6
\u0|nios2_qsys_0|E_control_rd_data[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_control_rd_data[0]~1_combout\ = (\u0|nios2_qsys_0|D_iw\(7) & (((\u0|nios2_qsys_0|D_iw\(6))))) # (!\u0|nios2_qsys_0|D_iw\(7) & ((\u0|nios2_qsys_0|D_iw\(6) & ((\u0|nios2_qsys_0|W_estatus_reg~regout\))) # (!\u0|nios2_qsys_0|D_iw\(6) & 
-- (\u0|nios2_qsys_0|W_status_reg_pie~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(7),
	datab => \u0|nios2_qsys_0|W_status_reg_pie~regout\,
	datac => \u0|nios2_qsys_0|D_iw\(6),
	datad => \u0|nios2_qsys_0|W_estatus_reg~regout\,
	combout => \u0|nios2_qsys_0|E_control_rd_data[0]~1_combout\);

-- Location: LCCOMB_X29_Y19_N24
\u0|nios2_qsys_0|E_control_rd_data[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_control_rd_data[0]~2_combout\ = (\u0|nios2_qsys_0|D_iw\(7) & ((\u0|nios2_qsys_0|E_control_rd_data[0]~1_combout\ & ((\u0|nios2_qsys_0|W_ienable_reg\(0)))) # (!\u0|nios2_qsys_0|E_control_rd_data[0]~1_combout\ & 
-- (\u0|nios2_qsys_0|W_bstatus_reg~regout\)))) # (!\u0|nios2_qsys_0|D_iw\(7) & (((\u0|nios2_qsys_0|E_control_rd_data[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(7),
	datab => \u0|nios2_qsys_0|W_bstatus_reg~regout\,
	datac => \u0|nios2_qsys_0|W_ienable_reg\(0),
	datad => \u0|nios2_qsys_0|E_control_rd_data[0]~1_combout\,
	combout => \u0|nios2_qsys_0|E_control_rd_data[0]~2_combout\);

-- Location: LCCOMB_X28_Y16_N4
\u0|nios2_qsys_0|E_control_rd_data[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_control_rd_data[0]~3_combout\ = (\u0|nios2_qsys_0|D_iw\(8) & (((\u0|nios2_qsys_0|E_control_rd_data[0]~0_combout\ & \u0|nios2_qsys_0|W_ipending_reg\(0))))) # (!\u0|nios2_qsys_0|D_iw\(8) & 
-- ((\u0|nios2_qsys_0|E_control_rd_data[0]~2_combout\) # ((\u0|nios2_qsys_0|E_control_rd_data[0]~0_combout\ & \u0|nios2_qsys_0|W_ipending_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(8),
	datab => \u0|nios2_qsys_0|E_control_rd_data[0]~2_combout\,
	datac => \u0|nios2_qsys_0|E_control_rd_data[0]~0_combout\,
	datad => \u0|nios2_qsys_0|W_ipending_reg\(0),
	combout => \u0|nios2_qsys_0|E_control_rd_data[0]~3_combout\);

-- Location: LCFF_X28_Y16_N5
\u0|nios2_qsys_0|W_control_rd_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_control_rd_data[0]~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|W_control_rd_data\(0));

-- Location: LCCOMB_X28_Y16_N22
\u0|nios2_qsys_0|W_rf_wr_data[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[0]~1_combout\ = (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout\ & ((\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\ & ((\u0|nios2_qsys_0|W_control_rd_data\(0)))) # (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\ & 
-- (\u0|nios2_qsys_0|W_alu_result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(0),
	datab => \u0|nios2_qsys_0|R_ctrl_br_cmp~regout\,
	datac => \u0|nios2_qsys_0|W_control_rd_data\(0),
	datad => \u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout\,
	combout => \u0|nios2_qsys_0|W_rf_wr_data[0]~1_combout\);

-- Location: LCCOMB_X31_Y17_N0
\u0|rsp_xbar_mux_001|src_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[0]~0_combout\ = (\u0|width_adapter_001|out_data\(0) & ((\u0|rsp_xbar_demux_002|src1_valid~0_combout\) # ((\u0|width_adapter_003|out_data\(0) & \u0|rsp_xbar_demux_003|src1_valid~0_combout\)))) # 
-- (!\u0|width_adapter_001|out_data\(0) & (((\u0|width_adapter_003|out_data\(0) & \u0|rsp_xbar_demux_003|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_001|out_data\(0),
	datab => \u0|rsp_xbar_demux_002|src1_valid~0_combout\,
	datac => \u0|width_adapter_003|out_data\(0),
	datad => \u0|rsp_xbar_demux_003|src1_valid~0_combout\,
	combout => \u0|rsp_xbar_mux_001|src_data[0]~0_combout\);

-- Location: LCCOMB_X35_Y16_N14
\u0|crosser|clock_xer|take_in_data~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|crosser|clock_xer|take_in_data~0_combout\ = (!\u0|nios2_qsys_0|W_alu_result\(5) & (\u0|nios2_qsys_0|W_alu_result\(6) & (\u0|crosser|clock_xer|out_to_in_synchronizer|dreg\(0) $ (!\u0|crosser|clock_xer|in_data_toggle~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|crosser|clock_xer|out_to_in_synchronizer|dreg\(0),
	datab => \u0|nios2_qsys_0|W_alu_result\(5),
	datac => \u0|crosser|clock_xer|in_data_toggle~regout\,
	datad => \u0|nios2_qsys_0|W_alu_result\(6),
	combout => \u0|crosser|clock_xer|take_in_data~0_combout\);

-- Location: LCCOMB_X35_Y16_N24
\u0|crosser|clock_xer|take_in_data~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|crosser|clock_xer|take_in_data~1_combout\ = (\u0|addr_router_001|Equal3~1_combout\ & (!\u0|nios2_qsys_0|W_alu_result\(4) & (\u0|crosser|clock_xer|take_in_data~0_combout\ & \u0|addr_router_001|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal3~1_combout\,
	datab => \u0|nios2_qsys_0|W_alu_result\(4),
	datac => \u0|crosser|clock_xer|take_in_data~0_combout\,
	datad => \u0|addr_router_001|Equal4~1_combout\,
	combout => \u0|crosser|clock_xer|take_in_data~1_combout\);

-- Location: LCCOMB_X35_Y16_N20
\u0|crosser|clock_xer|take_in_data\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|crosser|clock_xer|take_in_data~combout\ = (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & \u0|crosser|clock_xer|take_in_data~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datac => \u0|crosser|clock_xer|take_in_data~1_combout\,
	combout => \u0|crosser|clock_xer|take_in_data~combout\);

-- Location: LCFF_X36_Y16_N25
\u0|crosser|clock_xer|in_data_buffer[64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|crosser|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser|clock_xer|in_data_buffer\(64));

-- Location: LCCOMB_X36_Y17_N2
\u0|crosser|clock_xer|out_data_buffer[64]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|crosser|clock_xer|out_data_buffer[64]~feeder_combout\ = \u0|crosser|clock_xer|in_data_buffer\(64)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|crosser|clock_xer|in_data_buffer\(64),
	combout => \u0|crosser|clock_xer|out_data_buffer[64]~feeder_combout\);

-- Location: LCFF_X36_Y17_N3
\u0|crosser|clock_xer|out_data_buffer[64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|crosser|clock_xer|out_data_buffer[64]~feeder_combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser|clock_xer|out_data_buffer\(64));

-- Location: LCCOMB_X36_Y17_N12
\u0|altpll_0_pll_slave_translator|read_latency_shift_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0_pll_slave_translator|read_latency_shift_reg~1_combout\ = (\u0|altpll_0_pll_slave_translator|read_latency_shift_reg~0_combout\ & (\u0|crosser|clock_xer|out_data_buffer\(64) & (\u0|crosser|clock_xer|in_to_out_synchronizer|dreg\(0) $ 
-- (\u0|crosser|clock_xer|out_data_toggle_flopped~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|altpll_0_pll_slave_translator|read_latency_shift_reg~0_combout\,
	datab => \u0|crosser|clock_xer|out_data_buffer\(64),
	datac => \u0|crosser|clock_xer|in_to_out_synchronizer|dreg\(0),
	datad => \u0|crosser|clock_xer|out_data_toggle_flopped~regout\,
	combout => \u0|altpll_0_pll_slave_translator|read_latency_shift_reg~1_combout\);

-- Location: LCFF_X36_Y17_N13
\u0|altpll_0_pll_slave_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|altpll_0_pll_slave_translator|read_latency_shift_reg~1_combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|altpll_0_pll_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X36_Y18_N28
\u0|crosser_001|clock_xer|in_data_toggle~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|crosser_001|clock_xer|in_data_toggle~0_combout\ = (\u0|altpll_0_pll_slave_translator|read_latency_shift_reg\(0) & (!\u0|crosser_001|clock_xer|out_to_in_synchronizer|dreg\(0))) # (!\u0|altpll_0_pll_slave_translator|read_latency_shift_reg\(0) & 
-- ((\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0) & (!\u0|crosser_001|clock_xer|out_to_in_synchronizer|dreg\(0))) # (!\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0) & 
-- ((\u0|crosser_001|clock_xer|in_data_toggle~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|crosser_001|clock_xer|out_to_in_synchronizer|dreg\(0),
	datab => \u0|altpll_0_pll_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|crosser_001|clock_xer|in_data_toggle~regout\,
	datad => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0),
	combout => \u0|crosser_001|clock_xer|in_data_toggle~0_combout\);

-- Location: LCFF_X36_Y18_N29
\u0|crosser_001|clock_xer|in_data_toggle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|crosser_001|clock_xer|in_data_toggle~0_combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser_001|clock_xer|in_data_toggle~regout\);

-- Location: LCCOMB_X35_Y18_N8
\u0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder_combout\ = \u0|crosser_001|clock_xer|in_data_toggle~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|crosser_001|clock_xer|in_data_toggle~regout\,
	combout => \u0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder_combout\);

-- Location: LCFF_X35_Y18_N9
\u0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~regout\);

-- Location: LCFF_X35_Y18_N5
\u0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser_001|clock_xer|in_to_out_synchronizer|dreg\(0));

-- Location: LCFF_X35_Y18_N11
\u0|crosser_001|clock_xer|out_data_toggle_flopped\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|crosser_001|clock_xer|in_to_out_synchronizer|dreg\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser_001|clock_xer|out_data_toggle_flopped~regout\);

-- Location: LCCOMB_X36_Y18_N2
\u0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder_combout\ = \u0|crosser_001|clock_xer|out_data_toggle_flopped~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|crosser_001|clock_xer|out_data_toggle_flopped~regout\,
	combout => \u0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder_combout\);

-- Location: LCFF_X36_Y18_N3
\u0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder_combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~regout\);

-- Location: LCFF_X36_Y18_N23
\u0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \u0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~regout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser_001|clock_xer|out_to_in_synchronizer|dreg\(0));

-- Location: LCCOMB_X36_Y18_N22
\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\ = (\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0) & ((\u0|crosser_001|clock_xer|out_to_in_synchronizer|dreg\(0) $ 
-- (!\u0|crosser_001|clock_xer|in_data_toggle~regout\)))) # (!\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0) & (\u0|altpll_0_pll_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|crosser_001|clock_xer|out_to_in_synchronizer|dreg\(0) $ (!\u0|crosser_001|clock_xer|in_data_toggle~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0),
	datab => \u0|altpll_0_pll_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|crosser_001|clock_xer|out_to_in_synchronizer|dreg\(0),
	datad => \u0|crosser_001|clock_xer|in_data_toggle~regout\,
	combout => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\);

-- Location: LCCOMB_X36_Y18_N8
\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~0_combout\ = (\u0|altpll_0_pll_slave_translator|read_latency_shift_reg\(0) & 
-- ((\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0)) # (\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1) $ 
-- (!\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\)))) # (!\u0|altpll_0_pll_slave_translator|read_latency_shift_reg\(0) & 
-- ((\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\ & (\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1))) # 
-- (!\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\ & ((\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1),
	datab => \u0|altpll_0_pll_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0),
	datad => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\,
	combout => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~0_combout\);

-- Location: LCFF_X36_Y18_N9
\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~0_combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0));

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_50~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_50,
	combout => \CLOCK_50~combout\);

-- Location: PLL_1
\u0|altpll_0|sd1|pll\ : cycloneii_pll
-- pragma translate_off
GENERIC MAP (
	bandwidth => 0,
	bandwidth_type => "low",
	c0_high => 8,
	c0_initial => 3,
	c0_low => 7,
	c0_mode => "odd",
	c0_ph => 2,
	c1_mode => "bypass",
	c1_ph => 0,
	c2_high => 8,
	c2_initial => 1,
	c2_low => 7,
	c2_mode => "odd",
	c2_ph => 0,
	charge_pump_current => 80,
	clk0_counter => "c2",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "-3000",
	clk1_counter => "c0",
	clk1_divide_by => 1,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "0",
	clk2_duty_cycle => 50,
	clk2_phase_shift => "0",
	compensate_clock => "clk0",
	gate_lock_counter => 0,
	gate_lock_signal => "no",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 20000,
	invalid_lock_multiplier => 5,
	loop_filter_c => 3,
	loop_filter_r => " 2.500000",
	m => 15,
	m_initial => 3,
	m_ph => 2,
	n => 1,
	operation_mode => "normal",
	pfd_max => 100000,
	pfd_min => 2484,
	pll_compensation_delay => 3582,
	self_reset_on_gated_loss_lock => "off",
	sim_gate_lock_device_behavior => "off",
	simulation_type => "timing",
	valid_lock_multiplier => 1,
	vco_center => 1333,
	vco_max => 2000,
	vco_min => 1000)
-- pragma translate_on
PORT MAP (
	areset => \u0|altpll_0|prev_reset~regout\,
	inclk => \u0|altpll_0|sd1|pll_INCLK_bus\,
	locked => \u0|altpll_0|sd1|_locked\,
	clk => \u0|altpll_0|sd1|pll_CLK_bus\);

-- Location: LCCOMB_X32_Y5_N2
\u0|altpll_0|stdsync2|dffpipe3|dffe4a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0|stdsync2|dffpipe3|dffe4a[0]~feeder_combout\ = \u0|altpll_0|sd1|_locked\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|altpll_0|sd1|_locked\,
	combout => \u0|altpll_0|stdsync2|dffpipe3|dffe4a[0]~feeder_combout\);

-- Location: LCFF_X32_Y5_N3
\u0|altpll_0|stdsync2|dffpipe3|dffe4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|altpll_0|stdsync2|dffpipe3|dffe4a[0]~feeder_combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|altpll_0|stdsync2|dffpipe3|dffe4a\(0));

-- Location: LCCOMB_X32_Y5_N16
\u0|altpll_0|stdsync2|dffpipe3|dffe5a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0|stdsync2|dffpipe3|dffe5a[0]~feeder_combout\ = \u0|altpll_0|stdsync2|dffpipe3|dffe4a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|altpll_0|stdsync2|dffpipe3|dffe4a\(0),
	combout => \u0|altpll_0|stdsync2|dffpipe3|dffe5a[0]~feeder_combout\);

-- Location: LCFF_X32_Y5_N17
\u0|altpll_0|stdsync2|dffpipe3|dffe5a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|altpll_0|stdsync2|dffpipe3|dffe5a[0]~feeder_combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|altpll_0|stdsync2|dffpipe3|dffe5a\(0));

-- Location: LCFF_X36_Y17_N21
\u0|altpll_0|stdsync2|dffpipe3|dffe6a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \u0|altpll_0|stdsync2|dffpipe3|dffe5a\(0),
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|altpll_0|stdsync2|dffpipe3|dffe6a\(0));

-- Location: LCCOMB_X35_Y17_N12
\u0|crosser|clock_xer|in_data_buffer[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|crosser|clock_xer|in_data_buffer[38]~feeder_combout\ = \u0|nios2_qsys_0|W_alu_result\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|W_alu_result\(2),
	combout => \u0|crosser|clock_xer|in_data_buffer[38]~feeder_combout\);

-- Location: LCFF_X35_Y17_N13
\u0|crosser|clock_xer|in_data_buffer[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|crosser|clock_xer|in_data_buffer[38]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|crosser|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser|clock_xer|in_data_buffer\(38));

-- Location: LCCOMB_X36_Y17_N4
\u0|crosser|clock_xer|out_data_buffer[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|crosser|clock_xer|out_data_buffer[38]~feeder_combout\ = \u0|crosser|clock_xer|in_data_buffer\(38)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|crosser|clock_xer|in_data_buffer\(38),
	combout => \u0|crosser|clock_xer|out_data_buffer[38]~feeder_combout\);

-- Location: LCFF_X36_Y17_N5
\u0|crosser|clock_xer|out_data_buffer[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|crosser|clock_xer|out_data_buffer[38]~feeder_combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser|clock_xer|out_data_buffer\(38));

-- Location: LCCOMB_X36_Y17_N20
\u0|altpll_0|readdata[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0|readdata[0]~0_combout\ = (\u0|crosser|clock_xer|out_data_buffer\(38) & (\u0|altpll_0|prev_reset~regout\)) # (!\u0|crosser|clock_xer|out_data_buffer\(38) & ((\u0|altpll_0|stdsync2|dffpipe3|dffe6a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|altpll_0|prev_reset~regout\,
	datac => \u0|altpll_0|stdsync2|dffpipe3|dffe6a\(0),
	datad => \u0|crosser|clock_xer|out_data_buffer\(38),
	combout => \u0|altpll_0|readdata[0]~0_combout\);

-- Location: LCCOMB_X36_Y17_N0
\u0|altpll_0|readdata[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0|readdata[0]~1_combout\ = (\u0|altpll_0|wire_pfdena_reg_ena~0_combout\ & (\u0|crosser|clock_xer|out_data_buffer\(64) & \u0|altpll_0|readdata[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|altpll_0|wire_pfdena_reg_ena~0_combout\,
	datab => \u0|crosser|clock_xer|out_data_buffer\(64),
	datac => \u0|altpll_0|readdata[0]~0_combout\,
	combout => \u0|altpll_0|readdata[0]~1_combout\);

-- Location: LCFF_X36_Y17_N1
\u0|altpll_0_pll_slave_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|altpll_0|readdata[0]~1_combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|altpll_0_pll_slave_translator|av_readdata_pre\(0));

-- Location: LCFF_X36_Y18_N27
\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]~regout\);

-- Location: LCCOMB_X36_Y18_N12
\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]~1_combout\ = (!\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\ & 
-- ((\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1)) # ((\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0) & \u0|altpll_0_pll_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0),
	datab => \u0|altpll_0_pll_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1),
	datad => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\,
	combout => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]~1_combout\);

-- Location: LCFF_X36_Y18_N13
\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]~1_combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1));

-- Location: LCCOMB_X36_Y18_N26
\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_combout\ = (\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1) & 
-- ((\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]~regout\))) # (!\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1) & (\u0|altpll_0_pll_slave_translator|av_readdata_pre\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|altpll_0_pll_slave_translator|av_readdata_pre\(0),
	datac => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]~regout\,
	datad => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1),
	combout => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_combout\);

-- Location: LCCOMB_X36_Y18_N30
\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~feeder_combout\ = \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_combout\,
	combout => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~feeder_combout\);

-- Location: LCCOMB_X36_Y18_N4
\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0_combout\ = (\u0|crosser_001|clock_xer|out_to_in_synchronizer|dreg\(0) $ (!\u0|crosser_001|clock_xer|in_data_toggle~regout\)) # 
-- (!\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111110011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|crosser_001|clock_xer|out_to_in_synchronizer|dreg\(0),
	datab => \u0|crosser_001|clock_xer|in_data_toggle~regout\,
	datac => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0),
	combout => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0_combout\);

-- Location: LCFF_X36_Y18_N31
\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~feeder_combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~regout\);

-- Location: LCCOMB_X35_Y18_N2
\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[0]~0_combout\ = (\u0|altpll_0_pll_slave_translator|read_latency_shift_reg\(0) & ((\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0) 
-- & ((\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~regout\))) # (!\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0) & (\u0|altpll_0_pll_slave_translator|av_readdata_pre\(0))))) 
-- # (!\u0|altpll_0_pll_slave_translator|read_latency_shift_reg\(0) & (((\u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|altpll_0_pll_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0),
	datac => \u0|altpll_0_pll_slave_translator|av_readdata_pre\(0),
	datad => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~regout\,
	combout => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[0]~0_combout\);

-- Location: LCFF_X35_Y18_N3
\u0|crosser_001|clock_xer|in_data_buffer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[0]~0_combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser_001|clock_xer|in_data_buffer\(0));

-- Location: LCCOMB_X35_Y18_N26
\u0|crosser_001|clock_xer|out_data_buffer[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|crosser_001|clock_xer|out_data_buffer[0]~feeder_combout\ = \u0|crosser_001|clock_xer|in_data_buffer\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|crosser_001|clock_xer|in_data_buffer\(0),
	combout => \u0|crosser_001|clock_xer|out_data_buffer[0]~feeder_combout\);

-- Location: LCFF_X35_Y18_N27
\u0|crosser_001|clock_xer|out_data_buffer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|crosser_001|clock_xer|out_data_buffer[0]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser_001|clock_xer|out_data_buffer\(0));

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(0),
	combout => \SW~combout\(0));

-- Location: LCCOMB_X38_Y18_N14
\u0|switch|read_mux_out\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switch|read_mux_out~combout\ = (!\u0|nios2_qsys_0|W_alu_result\(2) & (!\u0|nios2_qsys_0|W_alu_result\(3) & \SW~combout\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(2),
	datab => \u0|nios2_qsys_0|W_alu_result\(3),
	datad => \SW~combout\(0),
	combout => \u0|switch|read_mux_out~combout\);

-- Location: LCFF_X38_Y18_N15
\u0|switch|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|switch|read_mux_out~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switch|readdata\(0));

-- Location: LCFF_X35_Y18_N31
\u0|switch_s1_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|switch|readdata\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switch_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X35_Y18_N4
\u0|crosser_001|clock_xer|out_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|crosser_001|clock_xer|out_valid~combout\ = \u0|crosser_001|clock_xer|out_data_toggle_flopped~regout\ $ (\u0|crosser_001|clock_xer|in_to_out_synchronizer|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|crosser_001|clock_xer|out_data_toggle_flopped~regout\,
	datac => \u0|crosser_001|clock_xer|in_to_out_synchronizer|dreg\(0),
	combout => \u0|crosser_001|clock_xer|out_valid~combout\);

-- Location: LCCOMB_X35_Y18_N30
\u0|rsp_xbar_mux_001|src_data[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[0]~6_combout\ = (\u0|switch_s1_translator|read_latency_shift_reg\(0) & ((\u0|switch_s1_translator|av_readdata_pre\(0)) # ((\u0|crosser_001|clock_xer|out_data_buffer\(0) & \u0|crosser_001|clock_xer|out_valid~combout\)))) # 
-- (!\u0|switch_s1_translator|read_latency_shift_reg\(0) & (\u0|crosser_001|clock_xer|out_data_buffer\(0) & ((\u0|crosser_001|clock_xer|out_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switch_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|crosser_001|clock_xer|out_data_buffer\(0),
	datac => \u0|switch_s1_translator|av_readdata_pre\(0),
	datad => \u0|crosser_001|clock_xer|out_valid~combout\,
	combout => \u0|rsp_xbar_mux_001|src_data[0]~6_combout\);

-- Location: LCCOMB_X36_Y20_N8
\u0|jtag_uart_0|fifo_rd~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_rd~1_combout\ = (\u0|jtag_uart_0|fifo_rd~0_combout\ & \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_rd~0_combout\,
	datac => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \u0|jtag_uart_0|fifo_rd~1_combout\);

-- Location: LCCOMB_X43_Y22_N8
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\);

-- Location: LCFF_X43_Y22_N9
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X51_Y18_N16
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0) $ (VCC)
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCFF_X51_Y18_N17
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

-- Location: LCCOMB_X51_Y18_N18
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: LCFF_X51_Y18_N19
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1));

-- Location: LCCOMB_X51_Y18_N20
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- !\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: LCFF_X51_Y18_N21
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2));

-- Location: LCCOMB_X51_Y18_N22
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: LCFF_X51_Y18_N23
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3));

-- Location: LCCOMB_X51_Y18_N24
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- !\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: LCFF_X51_Y18_N25
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4));

-- Location: LCCOMB_X51_Y18_N26
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5),
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: LCFF_X51_Y18_N27
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5));

-- Location: LCCOMB_X53_Y18_N2
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0) $ (VCC)
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: LCFF_X53_Y18_N3
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

-- Location: LCCOMB_X53_Y18_N4
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: LCFF_X53_Y18_N5
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1));

-- Location: LCCOMB_X53_Y18_N6
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- !\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: LCFF_X53_Y18_N7
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2));

-- Location: LCCOMB_X53_Y18_N8
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: LCFF_X53_Y18_N9
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3));

-- Location: LCCOMB_X53_Y18_N10
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- !\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: LCFF_X53_Y18_N11
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4));

-- Location: LCCOMB_X53_Y18_N12
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5),
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: LCFF_X53_Y18_N13
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5));

-- Location: LCCOMB_X23_Y23_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X24_Y23_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\);

-- Location: LCCOMB_X23_Y23_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\);

-- Location: LCFF_X23_Y23_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout\);

-- Location: LCCOMB_X23_Y23_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\);

-- Location: LCCOMB_X21_Y23_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X24_Y23_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\);

-- Location: LCFF_X23_Y23_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\);

-- Location: LCCOMB_X43_Y22_N6
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: LCCOMB_X40_Y22_N18
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count[9]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\);

-- Location: LCFF_X40_Y22_N19
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X53_Y22_N16
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0) $ (VCC)
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCFF_X53_Y22_N17
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

-- Location: LCCOMB_X53_Y22_N18
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: LCFF_X53_Y22_N19
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1));

-- Location: LCCOMB_X53_Y22_N20
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- !\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: LCFF_X53_Y22_N21
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2));

-- Location: LCCOMB_X53_Y22_N22
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: LCFF_X53_Y22_N23
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3));

-- Location: LCCOMB_X53_Y22_N24
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- !\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: LCFF_X53_Y22_N25
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4));

-- Location: LCCOMB_X53_Y22_N26
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5),
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: LCFF_X53_Y22_N27
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5));

-- Location: LCCOMB_X51_Y22_N4
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0) $ (VCC)
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: LCFF_X51_Y22_N5
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

-- Location: LCCOMB_X51_Y22_N6
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: LCFF_X51_Y22_N7
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1));

-- Location: LCCOMB_X51_Y22_N8
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- !\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: LCFF_X51_Y22_N9
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2));

-- Location: LCCOMB_X51_Y22_N10
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: LCFF_X51_Y22_N11
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3));

-- Location: LCCOMB_X51_Y22_N12
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (!\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- !\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: LCFF_X51_Y22_N13
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4));

-- Location: LCCOMB_X51_Y22_N14
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5) $ 
-- (\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5),
	cin => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: LCFF_X51_Y22_N15
\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5));

-- Location: LCCOMB_X37_Y21_N8
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\,
	datad => \u0|jtag_uart_0|r_val~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCFF_X45_Y22_N9
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata\(3));

-- Location: LCFF_X45_Y22_N3
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata\(4));

-- Location: LCCOMB_X45_Y22_N30
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder_combout\);

-- Location: LCFF_X45_Y22_N31
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata\(7));

-- Location: LCCOMB_X44_Y22_N8
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata\(7),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: LCFF_X44_Y22_N9
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(9));

-- Location: LCCOMB_X45_Y22_N14
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout\);

-- Location: LCFF_X45_Y22_N15
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata\(6));

-- Location: LCCOMB_X44_Y22_N2
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata\(6),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: LCFF_X44_Y22_N3
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(8));

-- Location: LCCOMB_X45_Y22_N28
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder_combout\);

-- Location: LCFF_X45_Y22_N29
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata\(5));

-- Location: LCCOMB_X44_Y22_N28
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata\(5),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: LCFF_X44_Y22_N29
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(7));

-- Location: LCCOMB_X45_Y22_N2
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata\(4),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: LCFF_X45_Y22_N27
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata\(0));

-- Location: LCCOMB_X45_Y22_N4
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X45_Y22_N6
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata\(2),
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: LCFF_X45_Y22_N7
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(4));

-- Location: LCCOMB_X45_Y22_N0
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata\(1),
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(4),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: LCFF_X45_Y22_N1
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(3));

-- Location: LCCOMB_X45_Y22_N26
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata\(0),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(3),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: LCCOMB_X45_Y22_N10
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: LCFF_X45_Y22_N11
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(2));

-- Location: LCCOMB_X45_Y22_N12
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\,
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(2),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X45_Y22_N16
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: LCFF_X45_Y22_N17
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(1));

-- Location: LCCOMB_X43_Y22_N22
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read~0_combout\);

-- Location: LCFF_X43_Y22_N23
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read~regout\);

-- Location: LCCOMB_X37_Y22_N2
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\);

-- Location: LCFF_X37_Y22_N3
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read1~regout\);

-- Location: LCFF_X37_Y22_N29
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read1~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read2~regout\);

-- Location: LCFF_X43_Y22_N5
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read_req\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read_req~regout\);

-- Location: LCCOMB_X37_Y22_N28
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read1~regout\,
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\,
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read2~regout\,
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|read_req~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: LCCOMB_X37_Y22_N16
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\,
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rst2~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCFF_X37_Y22_N17
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\);

-- Location: LCFF_X37_Y21_N1
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid~regout\);

-- Location: LCCOMB_X37_Y21_N0
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(1),
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rvalid~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LCCOMB_X40_Y22_N16
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\,
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\,
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: LCFF_X40_Y22_N17
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(0));

-- Location: LCCOMB_X43_Y22_N28
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\);

-- Location: LCFF_X43_Y22_N29
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\);

-- Location: LCCOMB_X43_Y22_N12
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\,
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: LCCOMB_X45_Y22_N22
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: LCFF_X45_Y22_N23
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(6));

-- Location: LCCOMB_X45_Y22_N8
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|rdata\(3),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: LCCOMB_X45_Y22_N18
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datab => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: LCFF_X45_Y22_N19
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(5));

-- Location: LCCOMB_X44_Y22_N6
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\);

-- Location: LCFF_X44_Y22_N7
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata\(1));

-- Location: LCCOMB_X44_Y22_N24
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: LCFF_X44_Y22_N25
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata\(2));

-- Location: LCCOMB_X44_Y22_N10
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\);

-- Location: LCFF_X44_Y22_N11
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata\(3));

-- Location: LCCOMB_X44_Y22_N4
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\);

-- Location: LCFF_X44_Y22_N5
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata\(4));

-- Location: LCCOMB_X44_Y22_N22
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\);

-- Location: LCFF_X44_Y22_N23
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata\(5));

-- Location: LCCOMB_X44_Y22_N16
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: LCFF_X44_Y22_N17
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata\(6));

-- Location: LCCOMB_X44_Y22_N26
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\);

-- Location: LCFF_X44_Y22_N27
\u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|niosII_system_jtag_uart_0_alt_jtag_atlantic|wdata\(7));

-- Location: LCCOMB_X37_Y18_N28
\u0|jtag_uart_0|av_readdata[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[0]~1_combout\ = (\u0|jtag_uart_0|read_0~regout\ & ((\u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0)))) # (!\u0|jtag_uart_0|read_0~regout\ & 
-- (\u0|jtag_uart_0|ien_AF~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|read_0~regout\,
	datac => \u0|jtag_uart_0|ien_AF~regout\,
	datad => \u0|jtag_uart_0|the_niosII_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0),
	combout => \u0|jtag_uart_0|av_readdata[0]~1_combout\);

-- Location: LCFF_X37_Y18_N29
\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|av_readdata[0]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: LCFF_X38_Y18_N1
\u0|green_leds|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|green_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|green_leds|data_out\(0));

-- Location: LCCOMB_X38_Y18_N24
\u0|green_leds|readdata[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds|readdata\(0) = (!\u0|nios2_qsys_0|W_alu_result\(2) & (!\u0|nios2_qsys_0|W_alu_result\(3) & \u0|green_leds|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(2),
	datab => \u0|nios2_qsys_0|W_alu_result\(3),
	datad => \u0|green_leds|data_out\(0),
	combout => \u0|green_leds|readdata\(0));

-- Location: LCFF_X38_Y18_N25
\u0|green_leds_s1_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|green_leds|readdata\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|green_leds_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X37_Y18_N22
\u0|rsp_xbar_mux_001|src_data[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[0]~3_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0)) # ((\u0|green_leds_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|green_leds_s1_translator|av_readdata_pre\(0))))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (((\u0|green_leds_s1_translator|read_latency_shift_reg\(0) & \u0|green_leds_s1_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0),
	datac => \u0|green_leds_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|green_leds_s1_translator|av_readdata_pre\(0),
	combout => \u0|rsp_xbar_mux_001|src_data[0]~3_combout\);

-- Location: LCFF_X37_Y19_N13
\u0|timer_0|control_register[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|control_register\(0));

-- Location: LCCOMB_X37_Y19_N12
\u0|timer_0|read_mux_out[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[0]~2_combout\ = (\u0|timer_0|Equal6~0_combout\ & ((\u0|timer_0|control_register\(0)) # ((\u0|timer_0|timeout_occurred~regout\ & \u0|addr_router_001|Equal10~2_combout\)))) # (!\u0|timer_0|Equal6~0_combout\ & 
-- (\u0|timer_0|timeout_occurred~regout\ & ((\u0|addr_router_001|Equal10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~0_combout\,
	datab => \u0|timer_0|timeout_occurred~regout\,
	datac => \u0|timer_0|control_register\(0),
	datad => \u0|addr_router_001|Equal10~2_combout\,
	combout => \u0|timer_0|read_mux_out[0]~2_combout\);

-- Location: LCCOMB_X41_Y22_N8
\u0|timer_0|read_mux_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[0]~0_combout\ = (\u0|timer_0|Equal6~2_combout\ & (((\u0|timer_0|Equal6~1_combout\ & \u0|timer_0|period_h_register\(0))) # (!\u0|timer_0|period_l_register\(0)))) # (!\u0|timer_0|Equal6~2_combout\ & (\u0|timer_0|Equal6~1_combout\ & 
-- (\u0|timer_0|period_h_register\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~2_combout\,
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_h_register\(0),
	datad => \u0|timer_0|period_l_register\(0),
	combout => \u0|timer_0|read_mux_out[0]~0_combout\);

-- Location: LCCOMB_X40_Y19_N24
\u0|timer_0|read_mux_out[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out\(0) = (\u0|timer_0|read_mux_out[0]~1_combout\) # ((\u0|timer_0|read_mux_out[0]~2_combout\) # (\u0|timer_0|read_mux_out[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[0]~1_combout\,
	datab => \u0|timer_0|read_mux_out[0]~2_combout\,
	datac => \u0|timer_0|read_mux_out[0]~0_combout\,
	combout => \u0|timer_0|read_mux_out\(0));

-- Location: LCFF_X40_Y19_N25
\u0|timer_0|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|timer_0|read_mux_out\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0|readdata\(0));

-- Location: LCFF_X35_Y18_N1
\u0|timer_0_s1_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|timer_0|readdata\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|timer_0_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X35_Y18_N0
\u0|rsp_xbar_mux_001|src_data[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[0]~2_combout\ = (\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & ((\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)) # ((\u0|timer_0_s1_translator|av_readdata_pre\(0) & 
-- \u0|timer_0_s1_translator|read_latency_shift_reg\(0))))) # (!\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & (((\u0|timer_0_s1_translator|av_readdata_pre\(0) & \u0|timer_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datab => \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|timer_0_s1_translator|av_readdata_pre\(0),
	datad => \u0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_data[0]~2_combout\);

-- Location: LCCOMB_X35_Y18_N24
\u0|rsp_xbar_mux_001|src_data[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[0]~4_combout\ = (\u0|rsp_xbar_mux_001|src_data[0]~3_combout\) # (\u0|rsp_xbar_mux_001|src_data[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|rsp_xbar_mux_001|src_data[0]~3_combout\,
	datad => \u0|rsp_xbar_mux_001|src_data[0]~2_combout\,
	combout => \u0|rsp_xbar_mux_001|src_data[0]~4_combout\);

-- Location: LCCOMB_X34_Y18_N16
\u0|width_adapter_005|data_reg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_005|data_reg~6_combout\ = (!\u0|width_adapter_005|always9~0_combout\ & ((\u0|width_adapter_005|data_reg\(0)) # ((!\u0|width_adapter_005|ShiftLeft2~0_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|always9~0_combout\,
	datab => \u0|width_adapter_005|ShiftLeft2~0_combout\,
	datac => \u0|width_adapter_005|data_reg\(0),
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(0),
	combout => \u0|width_adapter_005|data_reg~6_combout\);

-- Location: LCFF_X34_Y18_N17
\u0|width_adapter_005|data_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_005|data_reg~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_005|data_reg\(0));

-- Location: LCCOMB_X35_Y18_N6
\u0|rsp_xbar_mux_001|src_data[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[0]~1_combout\ = (\u0|width_adapter_005|out_valid~0_combout\ & ((\u0|width_adapter_005|data_reg\(0)) # ((!\u0|width_adapter_005|ShiftLeft2~0_combout\ & \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_005|out_valid~0_combout\,
	datab => \u0|width_adapter_005|ShiftLeft2~0_combout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre\(0),
	datad => \u0|width_adapter_005|data_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_data[0]~1_combout\);

-- Location: LCCOMB_X35_Y18_N28
\u0|rsp_xbar_mux_001|src_data[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[0]~7_combout\ = (\u0|rsp_xbar_mux_001|src_data[0]~5_combout\) # ((\u0|rsp_xbar_mux_001|src_data[0]~6_combout\) # ((\u0|rsp_xbar_mux_001|src_data[0]~4_combout\) # (\u0|rsp_xbar_mux_001|src_data[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_data[0]~5_combout\,
	datab => \u0|rsp_xbar_mux_001|src_data[0]~6_combout\,
	datac => \u0|rsp_xbar_mux_001|src_data[0]~4_combout\,
	datad => \u0|rsp_xbar_mux_001|src_data[0]~1_combout\,
	combout => \u0|rsp_xbar_mux_001|src_data[0]~7_combout\);

-- Location: LCCOMB_X30_Y17_N22
\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~0_combout\ = (\u0|nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\u0|rsp_xbar_mux_001|src_data[0]~0_combout\) # (\u0|rsp_xbar_mux_001|src_data[0]~7_combout\)))) # (!\u0|nios2_qsys_0|av_ld_rshift8~1_combout\ & 
-- (\u0|nios2_qsys_0|av_ld_byte1_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|av_ld_byte1_data\(0),
	datab => \u0|nios2_qsys_0|av_ld_rshift8~1_combout\,
	datac => \u0|rsp_xbar_mux_001|src_data[0]~0_combout\,
	datad => \u0|rsp_xbar_mux_001|src_data[0]~7_combout\,
	combout => \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~0_combout\);

-- Location: LCFF_X30_Y17_N23
\u0|nios2_qsys_0|av_ld_byte0_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|nios2_qsys_0|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|av_ld_byte0_data\(0));

-- Location: LCCOMB_X28_Y16_N0
\u0|nios2_qsys_0|W_rf_wr_data[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|W_rf_wr_data[0]~2_combout\ = (\u0|nios2_qsys_0|R_ctrl_ld~regout\ & (((\u0|nios2_qsys_0|av_ld_byte0_data\(0))))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout\ & ((\u0|nios2_qsys_0|W_rf_wr_data[0]~0_combout\) # 
-- ((\u0|nios2_qsys_0|W_rf_wr_data[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_rf_wr_data[0]~0_combout\,
	datab => \u0|nios2_qsys_0|W_rf_wr_data[0]~1_combout\,
	datac => \u0|nios2_qsys_0|R_ctrl_ld~regout\,
	datad => \u0|nios2_qsys_0|av_ld_byte0_data\(0),
	combout => \u0|nios2_qsys_0|W_rf_wr_data[0]~2_combout\);

-- Location: LCFF_X21_Y19_N9
\u0|nios2_qsys_0|d_writedata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(0));

-- Location: LCCOMB_X35_Y17_N16
\u0|crosser|clock_xer|in_data_buffer[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|crosser|clock_xer|in_data_buffer[0]~feeder_combout\ = \u0|nios2_qsys_0|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|d_writedata\(0),
	combout => \u0|crosser|clock_xer|in_data_buffer[0]~feeder_combout\);

-- Location: LCFF_X35_Y17_N17
\u0|crosser|clock_xer|in_data_buffer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|crosser|clock_xer|in_data_buffer[0]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|crosser|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser|clock_xer|in_data_buffer\(0));

-- Location: LCCOMB_X36_Y17_N26
\u0|crosser|clock_xer|out_data_buffer[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|crosser|clock_xer|out_data_buffer[0]~feeder_combout\ = \u0|crosser|clock_xer|in_data_buffer\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|crosser|clock_xer|in_data_buffer\(0),
	combout => \u0|crosser|clock_xer|out_data_buffer[0]~feeder_combout\);

-- Location: LCFF_X36_Y17_N27
\u0|crosser|clock_xer|out_data_buffer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|crosser|clock_xer|out_data_buffer[0]~feeder_combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser|clock_xer|out_data_buffer\(0));

-- Location: LCFF_X34_Y17_N1
\u0|crosser|clock_xer|in_data_buffer[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|crosser|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser|clock_xer|in_data_buffer\(63));

-- Location: LCFF_X36_Y17_N19
\u0|crosser|clock_xer|out_data_buffer[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \u0|crosser|clock_xer|in_data_buffer\(63),
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|crosser|clock_xer|out_data_buffer\(63));

-- Location: LCCOMB_X36_Y17_N8
\u0|altpll_0|w_reset\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|altpll_0|w_reset~combout\ = (\u0|altpll_0|wire_pfdena_reg_ena~0_combout\ & (\u0|crosser|clock_xer|out_data_buffer\(0) & (\u0|crosser|clock_xer|out_data_buffer\(38) & \u0|crosser|clock_xer|out_data_buffer\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|altpll_0|wire_pfdena_reg_ena~0_combout\,
	datab => \u0|crosser|clock_xer|out_data_buffer\(0),
	datac => \u0|crosser|clock_xer|out_data_buffer\(38),
	datad => \u0|crosser|clock_xer|out_data_buffer\(63),
	combout => \u0|altpll_0|w_reset~combout\);

-- Location: LCFF_X36_Y17_N9
\u0|altpll_0|prev_reset\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \u0|altpll_0|w_reset~combout\,
	aclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|altpll_0|prev_reset~regout\);

-- Location: CLKCTRL_G3
\u0|altpll_0|sd1|_clk1~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|altpll_0|sd1|_clk1~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\);

-- Location: LCCOMB_X20_Y20_N18
\u0|width_adapter_004|data_reg~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~9_combout\ = (\u0|width_adapter_004|use_reg~regout\ & (\u0|width_adapter_004|data_reg\(16))) # (!\u0|width_adapter_004|use_reg~regout\ & ((\u0|nios2_qsys_0|d_writedata\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_004|data_reg\(16),
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|nios2_qsys_0|d_writedata\(16),
	combout => \u0|width_adapter_004|data_reg~9_combout\);

-- Location: LCFF_X20_Y20_N19
\u0|width_adapter_004|data_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~9_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(8));

-- Location: LCCOMB_X20_Y20_N30
\u0|width_adapter_004|data_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~1_combout\ = (\u0|width_adapter_004|use_reg~regout\ & ((\u0|width_adapter_004|data_reg\(8)))) # (!\u0|width_adapter_004|use_reg~regout\ & (\u0|nios2_qsys_0|d_writedata\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(8),
	datab => \u0|width_adapter_004|data_reg\(8),
	datac => \u0|width_adapter_004|use_reg~regout\,
	combout => \u0|width_adapter_004|data_reg~1_combout\);

-- Location: LCFF_X20_Y20_N31
\u0|width_adapter_004|data_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(0));

-- Location: LCCOMB_X20_Y20_N8
\u0|character_lcd_0|data_to_send~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|data_to_send~0_combout\ = (!\u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\ & ((\u0|width_adapter_004|use_reg~regout\ & ((\u0|width_adapter_004|data_reg\(0)))) # (!\u0|width_adapter_004|use_reg~regout\ & 
-- (\u0|nios2_qsys_0|d_writedata\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(0),
	datab => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\,
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|width_adapter_004|data_reg\(0),
	combout => \u0|character_lcd_0|data_to_send~0_combout\);

-- Location: LCCOMB_X19_Y20_N16
\u0|character_lcd_0|Char_LCD_Init|Decoder1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|Decoder1~0_combout\ = (!\u0|character_lcd_0|Char_LCD_Init|command_counter\(1) & (!\u0|character_lcd_0|Char_LCD_Init|command_counter\(3) & (\u0|character_lcd_0|Char_LCD_Init|command_counter\(0) & 
-- \u0|character_lcd_0|Char_LCD_Init|command_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|command_counter\(1),
	datab => \u0|character_lcd_0|Char_LCD_Init|command_counter\(3),
	datac => \u0|character_lcd_0|Char_LCD_Init|command_counter\(0),
	datad => \u0|character_lcd_0|Char_LCD_Init|command_counter\(2),
	combout => \u0|character_lcd_0|Char_LCD_Init|Decoder1~0_combout\);

-- Location: LCFF_X19_Y20_N17
\u0|character_lcd_0|Char_LCD_Init|the_command[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|Decoder1~0_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|the_command\(0));

-- Location: LCCOMB_X20_Y20_N0
\u0|character_lcd_0|data_to_send~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|data_to_send~1_combout\ = (\u0|character_lcd_0|data_to_send~0_combout\) # ((\u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\ & \u0|character_lcd_0|Char_LCD_Init|the_command\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\,
	datac => \u0|character_lcd_0|data_to_send~0_combout\,
	datad => \u0|character_lcd_0|Char_LCD_Init|the_command\(0),
	combout => \u0|character_lcd_0|data_to_send~1_combout\);

-- Location: LCCOMB_X16_Y20_N0
\u0|character_lcd_0|data_to_send[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|data_to_send[0]~2_combout\ = (\u0|character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER~regout\) # ((\u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\) # 
-- (!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER~regout\,
	datac => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datad => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\,
	combout => \u0|character_lcd_0|data_to_send[0]~2_combout\);

-- Location: LCFF_X20_Y20_N1
\u0|character_lcd_0|data_to_send[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|data_to_send~1_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|data_to_send[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|data_to_send\(0));

-- Location: LCCOMB_X5_Y24_N8
\u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~9_combout\ = (!\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE~regout\ & \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE~regout\,
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~9_combout\);

-- Location: LCFF_X12_Y27_N17
\u0|character_lcd_0|Char_LCD_Comm|data_to_lcd[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|character_lcd_0|data_to_send\(0),
	sload => VCC,
	ena => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd\(0));

-- Location: LCCOMB_X35_Y16_N6
\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_write\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\ = (\u0|addr_router_001|Equal4~1_combout\ & (\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\ & (\u0|addr_router_001|Equal3~1_combout\ & 
-- \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal4~1_combout\,
	datab => \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout\,
	datac => \u0|addr_router_001|Equal3~1_combout\,
	datad => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_read~2_combout\,
	combout => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\);

-- Location: LCCOMB_X16_Y20_N4
\u0|character_lcd_0|rw~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|rw~3_combout\ = (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & (!\u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\ & 
-- ((\u0|character_lcd_0|s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY~regout\) # (!\u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datab => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\,
	datac => \u0|character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	datad => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY~regout\,
	combout => \u0|character_lcd_0|rw~3_combout\);

-- Location: LCCOMB_X16_Y20_N12
\u0|character_lcd_0|rw~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|rw~2_combout\ = (\u0|character_lcd_0|s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY~regout\) # ((\u0|character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER~regout\) # 
-- ((\u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\) # (!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY~regout\,
	datab => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER~regout\,
	datac => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datad => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\,
	combout => \u0|character_lcd_0|rw~2_combout\);

-- Location: LCFF_X16_Y20_N5
\u0|character_lcd_0|rw\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|rw~3_combout\,
	ena => \u0|character_lcd_0|rw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|rw~regout\);

-- Location: LCCOMB_X4_Y24_N18
\u0|character_lcd_0|Char_LCD_Comm|LCD_RW~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|LCD_RW~0_combout\ = (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & \u0|character_lcd_0|rw~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datad => \u0|character_lcd_0|rw~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|LCD_RW~0_combout\);

-- Location: LCCOMB_X4_Y24_N28
\u0|character_lcd_0|Char_LCD_Comm|LCD_RS~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|LCD_RS~1_combout\ = (!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\) # (!\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE~regout\,
	datac => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|LCD_RS~1_combout\);

-- Location: LCFF_X4_Y24_N19
\u0|character_lcd_0|Char_LCD_Comm|LCD_RW\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|LCD_RW~0_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Comm|LCD_RS~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|LCD_RW~regout\);

-- Location: LCCOMB_X4_Y24_N30
\u0|character_lcd_0|Char_LCD_Comm|LCD_DATA~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|LCD_DATA~8_combout\ = (!\u0|character_lcd_0|Char_LCD_Comm|LCD_RW~regout\ & ((\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD~regout\) # (\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD~regout\,
	datac => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE~regout\,
	datad => \u0|character_lcd_0|Char_LCD_Comm|LCD_RW~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|LCD_DATA~8_combout\);

-- Location: LCCOMB_X21_Y20_N24
\u0|character_lcd_0|data_to_send~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|data_to_send~3_combout\ = (!\u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\ & ((\u0|width_adapter_004|use_reg~regout\ & (\u0|width_adapter_004|data_reg\(1))) # (!\u0|width_adapter_004|use_reg~regout\ & 
-- ((\u0|nios2_qsys_0|d_writedata\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_004|data_reg\(1),
	datab => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\,
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|nios2_qsys_0|d_writedata\(1),
	combout => \u0|character_lcd_0|data_to_send~3_combout\);

-- Location: LCFF_X18_Y20_N25
\u0|character_lcd_0|Char_LCD_Init|command_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|command_counter[1]~6_combout\,
	sdata => \~GND~combout\,
	sload => \u0|character_lcd_0|Char_LCD_Init|command_counter[3]~12_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Init|command_counter[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|command_counter\(1));

-- Location: LCCOMB_X19_Y20_N10
\u0|character_lcd_0|Char_LCD_Init|Decoder2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|Decoder2~0_combout\ = (!\u0|character_lcd_0|Char_LCD_Init|command_counter\(3) & (\u0|character_lcd_0|Char_LCD_Init|command_counter\(1) & \u0|character_lcd_0|Char_LCD_Init|command_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|command_counter\(3),
	datac => \u0|character_lcd_0|Char_LCD_Init|command_counter\(1),
	datad => \u0|character_lcd_0|Char_LCD_Init|command_counter\(2),
	combout => \u0|character_lcd_0|Char_LCD_Init|Decoder2~0_combout\);

-- Location: LCFF_X19_Y20_N11
\u0|character_lcd_0|Char_LCD_Init|the_command[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|Decoder2~0_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|the_command\(1));

-- Location: LCCOMB_X21_Y20_N8
\u0|character_lcd_0|data_to_send~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|data_to_send~4_combout\ = (\u0|character_lcd_0|data_to_send~3_combout\) # ((\u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\ & \u0|character_lcd_0|Char_LCD_Init|the_command\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\,
	datac => \u0|character_lcd_0|data_to_send~3_combout\,
	datad => \u0|character_lcd_0|Char_LCD_Init|the_command\(1),
	combout => \u0|character_lcd_0|data_to_send~4_combout\);

-- Location: LCFF_X21_Y20_N9
\u0|character_lcd_0|data_to_send[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|data_to_send~4_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|data_to_send[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|data_to_send\(1));

-- Location: LCFF_X12_Y27_N19
\u0|character_lcd_0|Char_LCD_Comm|data_to_lcd[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|character_lcd_0|data_to_send\(1),
	sload => VCC,
	ena => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd\(1));

-- Location: LCCOMB_X25_Y19_N4
\u0|nios2_qsys_0|E_st_data[18]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_st_data[18]~2_combout\ = (\u0|nios2_qsys_0|D_iw\(4) & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18))) # (!\u0|nios2_qsys_0|D_iw\(4) & 
-- ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(4),
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datad => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \u0|nios2_qsys_0|E_st_data[18]~2_combout\);

-- Location: LCFF_X25_Y19_N5
\u0|nios2_qsys_0|d_writedata[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_st_data[18]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(18));

-- Location: LCCOMB_X20_Y20_N4
\u0|width_adapter_004|data_reg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~11_combout\ = (\u0|width_adapter_004|use_reg~regout\ & (\u0|width_adapter_004|data_reg\(18))) # (!\u0|width_adapter_004|use_reg~regout\ & ((\u0|nios2_qsys_0|d_writedata\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_004|data_reg\(18),
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|nios2_qsys_0|d_writedata\(18),
	combout => \u0|width_adapter_004|data_reg~11_combout\);

-- Location: LCFF_X20_Y20_N5
\u0|width_adapter_004|data_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~11_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(10));

-- Location: LCCOMB_X20_Y20_N26
\u0|width_adapter_004|data_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~3_combout\ = (\u0|width_adapter_004|use_reg~regout\ & (\u0|width_adapter_004|data_reg\(10))) # (!\u0|width_adapter_004|use_reg~regout\ & ((\u0|nios2_qsys_0|d_writedata\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter_004|data_reg\(10),
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|nios2_qsys_0|d_writedata\(10),
	combout => \u0|width_adapter_004|data_reg~3_combout\);

-- Location: LCFF_X20_Y20_N27
\u0|width_adapter_004|data_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(2));

-- Location: LCCOMB_X20_Y20_N12
\u0|character_lcd_0|data_to_send~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|data_to_send~5_combout\ = (!\u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\ & ((\u0|width_adapter_004|use_reg~regout\ & ((\u0|width_adapter_004|data_reg\(2)))) # (!\u0|width_adapter_004|use_reg~regout\ & 
-- (\u0|nios2_qsys_0|d_writedata\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(2),
	datab => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\,
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|width_adapter_004|data_reg\(2),
	combout => \u0|character_lcd_0|data_to_send~5_combout\);

-- Location: LCCOMB_X20_Y20_N2
\u0|character_lcd_0|data_to_send~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|data_to_send~6_combout\ = (\u0|character_lcd_0|data_to_send~5_combout\) # ((\u0|character_lcd_0|Char_LCD_Init|the_command\(2) & \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|the_command\(2),
	datab => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\,
	datad => \u0|character_lcd_0|data_to_send~5_combout\,
	combout => \u0|character_lcd_0|data_to_send~6_combout\);

-- Location: LCFF_X20_Y20_N3
\u0|character_lcd_0|data_to_send[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|data_to_send~6_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|data_to_send[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|data_to_send\(2));

-- Location: LCFF_X12_Y27_N29
\u0|character_lcd_0|Char_LCD_Comm|data_to_lcd[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|character_lcd_0|data_to_send\(2),
	sload => VCC,
	ena => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd\(2));

-- Location: LCCOMB_X20_Y20_N22
\u0|width_adapter_004|data_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~4_combout\ = (\u0|width_adapter_004|use_reg~regout\ & (\u0|width_adapter_004|data_reg\(11))) # (!\u0|width_adapter_004|use_reg~regout\ & ((\u0|nios2_qsys_0|d_writedata\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_004|data_reg\(11),
	datab => \u0|nios2_qsys_0|d_writedata\(11),
	datac => \u0|width_adapter_004|use_reg~regout\,
	combout => \u0|width_adapter_004|data_reg~4_combout\);

-- Location: LCFF_X20_Y20_N23
\u0|width_adapter_004|data_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(3));

-- Location: LCCOMB_X20_Y20_N24
\u0|character_lcd_0|data_to_send~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|data_to_send~7_combout\ = (!\u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\ & ((\u0|width_adapter_004|use_reg~regout\ & ((\u0|width_adapter_004|data_reg\(3)))) # (!\u0|width_adapter_004|use_reg~regout\ & 
-- (\u0|nios2_qsys_0|d_writedata\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(3),
	datab => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\,
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|width_adapter_004|data_reg\(3),
	combout => \u0|character_lcd_0|data_to_send~7_combout\);

-- Location: LCCOMB_X20_Y20_N20
\u0|character_lcd_0|data_to_send~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|data_to_send~8_combout\ = (\u0|character_lcd_0|data_to_send~7_combout\) # ((\u0|character_lcd_0|Char_LCD_Init|the_command\(3) & \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|Char_LCD_Init|the_command\(3),
	datab => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\,
	datac => \u0|character_lcd_0|data_to_send~7_combout\,
	combout => \u0|character_lcd_0|data_to_send~8_combout\);

-- Location: LCFF_X20_Y20_N21
\u0|character_lcd_0|data_to_send[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|data_to_send~8_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|data_to_send[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|data_to_send\(3));

-- Location: LCFF_X12_Y27_N7
\u0|character_lcd_0|Char_LCD_Comm|data_to_lcd[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|character_lcd_0|data_to_send\(3),
	sload => VCC,
	ena => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd\(3));

-- Location: LCCOMB_X19_Y20_N24
\u0|character_lcd_0|Char_LCD_Init|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Init|Decoder0~0_combout\ = (!\u0|character_lcd_0|Char_LCD_Init|command_counter\(3) & !\u0|character_lcd_0|Char_LCD_Init|command_counter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|Char_LCD_Init|command_counter\(3),
	datad => \u0|character_lcd_0|Char_LCD_Init|command_counter\(2),
	combout => \u0|character_lcd_0|Char_LCD_Init|Decoder0~0_combout\);

-- Location: LCFF_X19_Y20_N25
\u0|character_lcd_0|Char_LCD_Init|the_command[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Init|Decoder0~0_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Init|the_command\(4));

-- Location: LCCOMB_X21_Y20_N28
\u0|character_lcd_0|data_to_send~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|data_to_send~9_combout\ = (!\u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\ & ((\u0|width_adapter_004|use_reg~regout\ & (\u0|width_adapter_004|data_reg\(4))) # (!\u0|width_adapter_004|use_reg~regout\ & 
-- ((\u0|nios2_qsys_0|d_writedata\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_004|data_reg\(4),
	datab => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\,
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|nios2_qsys_0|d_writedata\(4),
	combout => \u0|character_lcd_0|data_to_send~9_combout\);

-- Location: LCCOMB_X21_Y20_N2
\u0|character_lcd_0|data_to_send~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|data_to_send~10_combout\ = (\u0|character_lcd_0|data_to_send~9_combout\) # ((\u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\ & \u0|character_lcd_0|Char_LCD_Init|the_command\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\,
	datac => \u0|character_lcd_0|Char_LCD_Init|the_command\(4),
	datad => \u0|character_lcd_0|data_to_send~9_combout\,
	combout => \u0|character_lcd_0|data_to_send~10_combout\);

-- Location: LCFF_X21_Y20_N3
\u0|character_lcd_0|data_to_send[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|data_to_send~10_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|data_to_send[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|data_to_send\(4));

-- Location: LCCOMB_X12_Y27_N0
\u0|character_lcd_0|Char_LCD_Comm|data_to_lcd[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd[4]~feeder_combout\ = \u0|character_lcd_0|data_to_send\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|character_lcd_0|data_to_send\(4),
	combout => \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd[4]~feeder_combout\);

-- Location: LCFF_X12_Y27_N1
\u0|character_lcd_0|Char_LCD_Comm|data_to_lcd[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd[4]~feeder_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd\(4));

-- Location: LCCOMB_X21_Y20_N30
\u0|width_adapter_004|data_reg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~14_combout\ = (\u0|width_adapter_004|use_reg~regout\ & (\u0|width_adapter_004|data_reg\(21))) # (!\u0|width_adapter_004|use_reg~regout\ & ((\u0|nios2_qsys_0|d_writedata\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_004|data_reg\(21),
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|nios2_qsys_0|d_writedata\(21),
	combout => \u0|width_adapter_004|data_reg~14_combout\);

-- Location: LCFF_X21_Y20_N31
\u0|width_adapter_004|data_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~14_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(13));

-- Location: LCCOMB_X21_Y20_N22
\u0|width_adapter_004|data_reg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~6_combout\ = (\u0|width_adapter_004|use_reg~regout\ & ((\u0|width_adapter_004|data_reg\(13)))) # (!\u0|width_adapter_004|use_reg~regout\ & (\u0|nios2_qsys_0|d_writedata\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter_004|use_reg~regout\,
	datac => \u0|nios2_qsys_0|d_writedata\(13),
	datad => \u0|width_adapter_004|data_reg\(13),
	combout => \u0|width_adapter_004|data_reg~6_combout\);

-- Location: LCFF_X21_Y20_N23
\u0|width_adapter_004|data_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(5));

-- Location: LCCOMB_X21_Y20_N0
\u0|character_lcd_0|data_to_send~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|data_to_send~11_combout\ = (!\u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\ & ((\u0|width_adapter_004|use_reg~regout\ & (\u0|width_adapter_004|data_reg\(5))) # (!\u0|width_adapter_004|use_reg~regout\ & 
-- ((\u0|nios2_qsys_0|d_writedata\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\,
	datab => \u0|width_adapter_004|data_reg\(5),
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|nios2_qsys_0|d_writedata\(5),
	combout => \u0|character_lcd_0|data_to_send~11_combout\);

-- Location: LCCOMB_X21_Y20_N4
\u0|character_lcd_0|data_to_send~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|data_to_send~12_combout\ = (\u0|character_lcd_0|data_to_send~11_combout\) # ((\u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\ & \u0|character_lcd_0|Char_LCD_Init|the_command\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\,
	datac => \u0|character_lcd_0|Char_LCD_Init|the_command\(4),
	datad => \u0|character_lcd_0|data_to_send~11_combout\,
	combout => \u0|character_lcd_0|data_to_send~12_combout\);

-- Location: LCFF_X21_Y20_N5
\u0|character_lcd_0|data_to_send[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|data_to_send~12_combout\,
	sclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~regout\,
	ena => \u0|character_lcd_0|data_to_send[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|data_to_send\(5));

-- Location: LCCOMB_X12_Y27_N2
\u0|character_lcd_0|Char_LCD_Comm|data_to_lcd[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd[5]~feeder_combout\ = \u0|character_lcd_0|data_to_send\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|character_lcd_0|data_to_send\(5),
	combout => \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd[5]~feeder_combout\);

-- Location: LCFF_X12_Y27_N3
\u0|character_lcd_0|Char_LCD_Comm|data_to_lcd[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd[5]~feeder_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd\(5));

-- Location: LCCOMB_X22_Y20_N2
\u0|width_adapter_004|data_reg~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~23_combout\ = (!\u0|width_adapter_004|use_reg~regout\ & \u0|nios2_qsys_0|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_004|use_reg~regout\,
	datac => \u0|nios2_qsys_0|d_writedata\(30),
	combout => \u0|width_adapter_004|data_reg~23_combout\);

-- Location: LCFF_X22_Y20_N3
\u0|width_adapter_004|data_reg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~23_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(22));

-- Location: LCCOMB_X23_Y19_N12
\u0|nios2_qsys_0|E_st_data[22]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|nios2_qsys_0|E_st_data[22]~6_combout\ = (\u0|nios2_qsys_0|D_iw\(4) & (\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22))) # (!\u0|nios2_qsys_0|D_iw\(4) & 
-- ((\u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|D_iw\(4),
	datab => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datad => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \u0|nios2_qsys_0|E_st_data[22]~6_combout\);

-- Location: LCFF_X23_Y19_N13
\u0|nios2_qsys_0|d_writedata[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|E_st_data[22]~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(22));

-- Location: LCCOMB_X22_Y20_N14
\u0|width_adapter_004|data_reg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~15_combout\ = (\u0|width_adapter_004|use_reg~regout\ & (\u0|width_adapter_004|data_reg\(22))) # (!\u0|width_adapter_004|use_reg~regout\ & ((\u0|nios2_qsys_0|d_writedata\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_004|use_reg~regout\,
	datab => \u0|width_adapter_004|data_reg\(22),
	datac => \u0|nios2_qsys_0|d_writedata\(22),
	combout => \u0|width_adapter_004|data_reg~15_combout\);

-- Location: LCFF_X22_Y20_N15
\u0|width_adapter_004|data_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~15_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(14));

-- Location: LCCOMB_X22_Y20_N18
\u0|width_adapter_004|data_reg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_004|data_reg~7_combout\ = (\u0|width_adapter_004|use_reg~regout\ & (\u0|width_adapter_004|data_reg\(14))) # (!\u0|width_adapter_004|use_reg~regout\ & ((\u0|nios2_qsys_0|d_writedata\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter_004|data_reg\(14),
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|nios2_qsys_0|d_writedata\(14),
	combout => \u0|width_adapter_004|data_reg~7_combout\);

-- Location: LCFF_X22_Y20_N19
\u0|width_adapter_004|data_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_004|data_reg~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_004|data_reg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_004|data_reg\(6));

-- Location: LCCOMB_X16_Y20_N16
\u0|character_lcd_0|rs~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|rs~0_combout\ = (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & !\u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datad => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE~regout\,
	combout => \u0|character_lcd_0|rs~0_combout\);

-- Location: LCCOMB_X22_Y20_N4
\u0|character_lcd_0|data_to_send~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|data_to_send~13_combout\ = (\u0|character_lcd_0|rs~0_combout\ & ((\u0|width_adapter_004|use_reg~regout\ & (\u0|width_adapter_004|data_reg\(6))) # (!\u0|width_adapter_004|use_reg~regout\ & ((\u0|nios2_qsys_0|d_writedata\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_004|use_reg~regout\,
	datab => \u0|width_adapter_004|data_reg\(6),
	datac => \u0|nios2_qsys_0|d_writedata\(6),
	datad => \u0|character_lcd_0|rs~0_combout\,
	combout => \u0|character_lcd_0|data_to_send~13_combout\);

-- Location: LCFF_X22_Y20_N5
\u0|character_lcd_0|data_to_send[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|data_to_send~13_combout\,
	ena => \u0|character_lcd_0|data_to_send[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|data_to_send\(6));

-- Location: LCFF_X12_Y27_N13
\u0|character_lcd_0|Char_LCD_Comm|data_to_lcd[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|character_lcd_0|data_to_send\(6),
	sload => VCC,
	ena => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd\(6));

-- Location: LCCOMB_X22_Y20_N22
\u0|character_lcd_0|data_to_send~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|data_to_send~14_combout\ = (\u0|character_lcd_0|rs~0_combout\ & ((\u0|width_adapter_004|use_reg~regout\ & (\u0|width_adapter_004|data_reg\(7))) # (!\u0|width_adapter_004|use_reg~regout\ & ((\u0|nios2_qsys_0|d_writedata\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_004|data_reg\(7),
	datab => \u0|nios2_qsys_0|d_writedata\(7),
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|character_lcd_0|rs~0_combout\,
	combout => \u0|character_lcd_0|data_to_send~14_combout\);

-- Location: LCFF_X22_Y20_N23
\u0|character_lcd_0|data_to_send[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|data_to_send~14_combout\,
	ena => \u0|character_lcd_0|data_to_send[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|data_to_send\(7));

-- Location: LCCOMB_X12_Y27_N22
\u0|character_lcd_0|Char_LCD_Comm|data_to_lcd[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd[7]~feeder_combout\ = \u0|character_lcd_0|data_to_send\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|character_lcd_0|data_to_send\(7),
	combout => \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd[7]~feeder_combout\);

-- Location: LCFF_X12_Y27_N23
\u0|character_lcd_0|Char_LCD_Comm|data_to_lcd[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd[7]~feeder_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Comm|idle_counter[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|data_to_lcd\(7));

-- Location: LCCOMB_X19_Y18_N24
\u0|cmd_xbar_mux_002|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_payload~0_combout\ = (\u0|nios2_qsys_0|d_writedata\(16) & \u0|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(16),
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_002|src_payload~0_combout\);

-- Location: LCFF_X19_Y18_N25
\u0|width_adapter|data_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_payload~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|data_reg\(0));

-- Location: LCCOMB_X19_Y18_N0
\u0|width_adapter|out_data[0]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[0]~23_combout\ = (\u0|width_adapter|use_reg~regout\ & (((\u0|width_adapter|data_reg\(0))))) # (!\u0|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_002|saved_grant\(1) & ((\u0|nios2_qsys_0|d_writedata\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u0|width_adapter|data_reg\(0),
	datac => \u0|nios2_qsys_0|d_writedata\(0),
	datad => \u0|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|out_data[0]~23_combout\);

-- Location: LCFF_X19_Y14_N31
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|width_adapter|out_data[0]~23_combout\,
	sload => VCC,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(0));

-- Location: LCFF_X19_Y18_N1
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[0]~23_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(0));

-- Location: LCCOMB_X18_Y14_N18
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[0]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[0]~25_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(0))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(0),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(0),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[0]~25_combout\);

-- Location: LCFF_X18_Y14_N19
\u0|sdram_0|active_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[0]~25_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_data\(0));

-- Location: LCCOMB_X17_Y14_N12
\u0|sdram_0|Selector112~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector112~0_combout\ = (\u0|sdram_0|m_state.000000010~regout\ & (((\u0|sdram_0|active_data\(0))))) # (!\u0|sdram_0|m_state.000000010~regout\ & ((\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|active_data\(0)))) # 
-- (!\u0|sdram_0|m_state.000010000~regout\ & (\u0|sdram_0|m_data[0]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_data[0]~_Duplicate_1_regout\,
	datab => \u0|sdram_0|m_state.000000010~regout\,
	datac => \u0|sdram_0|m_state.000010000~regout\,
	datad => \u0|sdram_0|active_data\(0),
	combout => \u0|sdram_0|Selector112~0_combout\);

-- Location: LCCOMB_X17_Y14_N16
\u0|sdram_0|Selector112~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector112~1_combout\ = (\u0|sdram_0|f_select~combout\ & ((\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[0]~25_combout\))) # (!\u0|sdram_0|m_state.000010000~regout\ & 
-- (\u0|sdram_0|Selector112~0_combout\)))) # (!\u0|sdram_0|f_select~combout\ & (\u0|sdram_0|Selector112~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|Selector112~0_combout\,
	datab => \u0|sdram_0|f_select~combout\,
	datac => \u0|sdram_0|m_state.000010000~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[0]~25_combout\,
	combout => \u0|sdram_0|Selector112~1_combout\);

-- Location: LCFF_X17_Y14_N27
\u0|sdram_0|m_data[1]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector111~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_data[1]~_Duplicate_1_regout\);

-- Location: LCCOMB_X17_Y14_N8
\u0|sdram_0|Selector111~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector111~0_combout\ = (\u0|sdram_0|m_state.000000010~regout\ & (\u0|sdram_0|active_data\(1))) # (!\u0|sdram_0|m_state.000000010~regout\ & ((\u0|sdram_0|m_state.000010000~regout\ & (\u0|sdram_0|active_data\(1))) # 
-- (!\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|m_data[1]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|active_data\(1),
	datab => \u0|sdram_0|m_state.000000010~regout\,
	datac => \u0|sdram_0|m_state.000010000~regout\,
	datad => \u0|sdram_0|m_data[1]~_Duplicate_1_regout\,
	combout => \u0|sdram_0|Selector111~0_combout\);

-- Location: LCCOMB_X19_Y18_N18
\u0|width_adapter|out_data[1]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[1]~24_combout\ = (\u0|width_adapter|use_reg~regout\ & (\u0|width_adapter|data_reg\(1))) # (!\u0|width_adapter|use_reg~regout\ & (((\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|data_reg\(1),
	datab => \u0|width_adapter|use_reg~regout\,
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|nios2_qsys_0|d_writedata\(1),
	combout => \u0|width_adapter|out_data[1]~24_combout\);

-- Location: LCFF_X19_Y18_N19
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[1]~24_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(1));

-- Location: LCCOMB_X17_Y14_N22
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[1]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[1]~26_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(1))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(1),
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(1),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[1]~26_combout\);

-- Location: LCCOMB_X17_Y14_N26
\u0|sdram_0|Selector111~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector111~1_combout\ = (\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|f_select~combout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[1]~26_combout\))) # (!\u0|sdram_0|f_select~combout\ & 
-- (\u0|sdram_0|Selector111~0_combout\)))) # (!\u0|sdram_0|m_state.000010000~regout\ & (\u0|sdram_0|Selector111~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|Selector111~0_combout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[1]~26_combout\,
	datad => \u0|sdram_0|f_select~combout\,
	combout => \u0|sdram_0|Selector111~1_combout\);

-- Location: LCCOMB_X19_Y18_N20
\u0|cmd_xbar_mux_002|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_payload~2_combout\ = (\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|nios2_qsys_0|d_writedata\(18),
	combout => \u0|cmd_xbar_mux_002|src_payload~2_combout\);

-- Location: LCFF_X19_Y18_N21
\u0|width_adapter|data_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_payload~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|data_reg\(2));

-- Location: LCCOMB_X19_Y18_N28
\u0|width_adapter|out_data[2]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[2]~25_combout\ = (\u0|width_adapter|use_reg~regout\ & (((\u0|width_adapter|data_reg\(2))))) # (!\u0|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_002|saved_grant\(1) & (\u0|nios2_qsys_0|d_writedata\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u0|width_adapter|use_reg~regout\,
	datac => \u0|nios2_qsys_0|d_writedata\(2),
	datad => \u0|width_adapter|data_reg\(2),
	combout => \u0|width_adapter|out_data[2]~25_combout\);

-- Location: LCCOMB_X19_Y14_N16
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[2]~feeder_combout\ = \u0|width_adapter|out_data[2]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|out_data[2]~25_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[2]~feeder_combout\);

-- Location: LCFF_X19_Y14_N17
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[2]~feeder_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(2));

-- Location: LCCOMB_X20_Y14_N26
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[2]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[2]~27_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(2)))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(2),
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(2),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[2]~27_combout\);

-- Location: LCFF_X20_Y14_N27
\u0|sdram_0|active_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[2]~27_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_data\(2));

-- Location: LCCOMB_X17_Y14_N18
\u0|sdram_0|Selector110~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector110~0_combout\ = (\u0|sdram_0|m_state.000000010~regout\ & (((\u0|sdram_0|active_data\(2))))) # (!\u0|sdram_0|m_state.000000010~regout\ & ((\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|active_data\(2)))) # 
-- (!\u0|sdram_0|m_state.000010000~regout\ & (\u0|sdram_0|m_data[2]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_data[2]~_Duplicate_1_regout\,
	datab => \u0|sdram_0|m_state.000000010~regout\,
	datac => \u0|sdram_0|m_state.000010000~regout\,
	datad => \u0|sdram_0|active_data\(2),
	combout => \u0|sdram_0|Selector110~0_combout\);

-- Location: LCCOMB_X17_Y14_N20
\u0|sdram_0|Selector110~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector110~1_combout\ = (\u0|sdram_0|f_select~combout\ & ((\u0|sdram_0|m_state.000010000~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[2]~27_combout\)) # (!\u0|sdram_0|m_state.000010000~regout\ & 
-- ((\u0|sdram_0|Selector110~0_combout\))))) # (!\u0|sdram_0|f_select~combout\ & (((\u0|sdram_0|Selector110~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[2]~27_combout\,
	datab => \u0|sdram_0|f_select~combout\,
	datac => \u0|sdram_0|m_state.000010000~regout\,
	datad => \u0|sdram_0|Selector110~0_combout\,
	combout => \u0|sdram_0|Selector110~1_combout\);

-- Location: LCCOMB_X19_Y18_N30
\u0|width_adapter|out_data[3]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[3]~26_combout\ = (\u0|width_adapter|use_reg~regout\ & (\u0|width_adapter|data_reg\(3))) # (!\u0|width_adapter|use_reg~regout\ & (((\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|data_reg\(3),
	datab => \u0|width_adapter|use_reg~regout\,
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|nios2_qsys_0|d_writedata\(3),
	combout => \u0|width_adapter|out_data[3]~26_combout\);

-- Location: LCFF_X19_Y18_N31
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[3]~26_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(3));

-- Location: LCCOMB_X17_Y14_N4
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[3]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[3]~28_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(3))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(3),
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(3),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[3]~28_combout\);

-- Location: LCFF_X17_Y14_N5
\u0|sdram_0|active_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[3]~28_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_data\(3));

-- Location: LCFF_X17_Y14_N31
\u0|sdram_0|m_data[3]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector109~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_data[3]~_Duplicate_1_regout\);

-- Location: LCCOMB_X17_Y14_N14
\u0|sdram_0|Selector109~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector109~0_combout\ = (\u0|sdram_0|m_state.000010000~regout\ & (((\u0|sdram_0|active_data\(3))))) # (!\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|m_state.000000010~regout\ & (\u0|sdram_0|active_data\(3))) # 
-- (!\u0|sdram_0|m_state.000000010~regout\ & ((\u0|sdram_0|m_data[3]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|m_state.000000010~regout\,
	datac => \u0|sdram_0|active_data\(3),
	datad => \u0|sdram_0|m_data[3]~_Duplicate_1_regout\,
	combout => \u0|sdram_0|Selector109~0_combout\);

-- Location: LCCOMB_X17_Y14_N30
\u0|sdram_0|Selector109~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector109~1_combout\ = (\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|f_select~combout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[3]~28_combout\)) # (!\u0|sdram_0|f_select~combout\ & 
-- ((\u0|sdram_0|Selector109~0_combout\))))) # (!\u0|sdram_0|m_state.000010000~regout\ & (((\u0|sdram_0|Selector109~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[3]~28_combout\,
	datab => \u0|sdram_0|Selector109~0_combout\,
	datac => \u0|sdram_0|m_state.000010000~regout\,
	datad => \u0|sdram_0|f_select~combout\,
	combout => \u0|sdram_0|Selector109~1_combout\);

-- Location: LCCOMB_X19_Y18_N8
\u0|width_adapter|out_data[4]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[4]~27_combout\ = (\u0|width_adapter|use_reg~regout\ & (\u0|width_adapter|data_reg\(4))) # (!\u0|width_adapter|use_reg~regout\ & (((\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|data_reg\(4),
	datab => \u0|width_adapter|use_reg~regout\,
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|nios2_qsys_0|d_writedata\(4),
	combout => \u0|width_adapter|out_data[4]~27_combout\);

-- Location: LCCOMB_X19_Y14_N28
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[4]~feeder_combout\ = \u0|width_adapter|out_data[4]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|out_data[4]~27_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[4]~feeder_combout\);

-- Location: LCFF_X19_Y14_N29
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[4]~feeder_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(4));

-- Location: LCFF_X19_Y18_N9
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[4]~27_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(4));

-- Location: LCCOMB_X17_Y14_N0
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[4]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[4]~29_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(4))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(4),
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(4),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[4]~29_combout\);

-- Location: LCFF_X17_Y14_N1
\u0|sdram_0|active_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[4]~29_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_data\(4));

-- Location: LCCOMB_X17_Y14_N10
\u0|sdram_0|Selector108~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector108~0_combout\ = (\u0|sdram_0|m_state.000000010~regout\ & (((\u0|sdram_0|active_data\(4))))) # (!\u0|sdram_0|m_state.000000010~regout\ & ((\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|active_data\(4)))) # 
-- (!\u0|sdram_0|m_state.000010000~regout\ & (\u0|sdram_0|m_data[4]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_data[4]~_Duplicate_1_regout\,
	datab => \u0|sdram_0|m_state.000000010~regout\,
	datac => \u0|sdram_0|m_state.000010000~regout\,
	datad => \u0|sdram_0|active_data\(4),
	combout => \u0|sdram_0|Selector108~0_combout\);

-- Location: LCCOMB_X17_Y14_N24
\u0|sdram_0|Selector108~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector108~1_combout\ = (\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|f_select~combout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[4]~29_combout\))) # (!\u0|sdram_0|f_select~combout\ & 
-- (\u0|sdram_0|Selector108~0_combout\)))) # (!\u0|sdram_0|m_state.000010000~regout\ & (\u0|sdram_0|Selector108~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|Selector108~0_combout\,
	datab => \u0|sdram_0|m_state.000010000~regout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[4]~29_combout\,
	datad => \u0|sdram_0|f_select~combout\,
	combout => \u0|sdram_0|Selector108~1_combout\);

-- Location: LCCOMB_X20_Y18_N8
\u0|cmd_xbar_mux_002|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_payload~5_combout\ = (\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|nios2_qsys_0|d_writedata\(21),
	combout => \u0|cmd_xbar_mux_002|src_payload~5_combout\);

-- Location: LCFF_X20_Y18_N9
\u0|width_adapter|data_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_payload~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|data_reg\(5));

-- Location: LCCOMB_X20_Y18_N0
\u0|width_adapter|out_data[5]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[5]~28_combout\ = (\u0|width_adapter|use_reg~regout\ & (((\u0|width_adapter|data_reg\(5))))) # (!\u0|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_002|saved_grant\(1) & ((\u0|nios2_qsys_0|d_writedata\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u0|width_adapter|use_reg~regout\,
	datac => \u0|width_adapter|data_reg\(5),
	datad => \u0|nios2_qsys_0|d_writedata\(5),
	combout => \u0|width_adapter|out_data[5]~28_combout\);

-- Location: LCFF_X20_Y18_N1
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[5]~28_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(5));

-- Location: LCCOMB_X20_Y14_N20
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[5]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[5]~30_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(5))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(5),
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(5),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[5]~30_combout\);

-- Location: LCFF_X20_Y14_N17
\u0|sdram_0|m_data[5]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector107~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_data[5]~_Duplicate_1_regout\);

-- Location: LCCOMB_X20_Y14_N6
\u0|sdram_0|Selector107~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector107~0_combout\ = (\u0|sdram_0|m_state.000000010~regout\ & (\u0|sdram_0|active_data\(5))) # (!\u0|sdram_0|m_state.000000010~regout\ & ((\u0|sdram_0|m_state.000010000~regout\ & (\u0|sdram_0|active_data\(5))) # 
-- (!\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|m_data[5]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|active_data\(5),
	datab => \u0|sdram_0|m_state.000000010~regout\,
	datac => \u0|sdram_0|m_data[5]~_Duplicate_1_regout\,
	datad => \u0|sdram_0|m_state.000010000~regout\,
	combout => \u0|sdram_0|Selector107~0_combout\);

-- Location: LCCOMB_X20_Y14_N16
\u0|sdram_0|Selector107~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector107~1_combout\ = (\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|f_select~combout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[5]~30_combout\)) # (!\u0|sdram_0|f_select~combout\ & 
-- ((\u0|sdram_0|Selector107~0_combout\))))) # (!\u0|sdram_0|m_state.000010000~regout\ & (((\u0|sdram_0|Selector107~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[5]~30_combout\,
	datac => \u0|sdram_0|f_select~combout\,
	datad => \u0|sdram_0|Selector107~0_combout\,
	combout => \u0|sdram_0|Selector107~1_combout\);

-- Location: LCCOMB_X20_Y18_N18
\u0|cmd_xbar_mux_002|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_payload~6_combout\ = (\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|nios2_qsys_0|d_writedata\(22),
	combout => \u0|cmd_xbar_mux_002|src_payload~6_combout\);

-- Location: LCFF_X20_Y18_N19
\u0|width_adapter|data_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_payload~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|data_reg\(6));

-- Location: LCCOMB_X20_Y18_N26
\u0|width_adapter|out_data[6]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[6]~29_combout\ = (\u0|width_adapter|use_reg~regout\ & (((\u0|width_adapter|data_reg\(6))))) # (!\u0|width_adapter|use_reg~regout\ & (\u0|nios2_qsys_0|d_writedata\(6) & (\u0|cmd_xbar_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(6),
	datab => \u0|width_adapter|use_reg~regout\,
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|width_adapter|data_reg\(6),
	combout => \u0|width_adapter|out_data[6]~29_combout\);

-- Location: LCFF_X20_Y18_N27
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[6]~29_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(6));

-- Location: LCCOMB_X21_Y14_N24
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[6]~feeder_combout\ = \u0|width_adapter|out_data[6]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|out_data[6]~29_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[6]~feeder_combout\);

-- Location: LCFF_X21_Y14_N25
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[6]~feeder_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(6));

-- Location: LCCOMB_X20_Y14_N24
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[6]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[6]~31_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(6)))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(6),
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(6),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[6]~31_combout\);

-- Location: LCFF_X20_Y14_N25
\u0|sdram_0|active_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[6]~31_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_data\(6));

-- Location: LCFF_X20_Y14_N3
\u0|sdram_0|m_data[6]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector106~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_data[6]~_Duplicate_1_regout\);

-- Location: LCCOMB_X20_Y14_N10
\u0|sdram_0|Selector106~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector106~0_combout\ = (\u0|sdram_0|m_state.000010000~regout\ & (((\u0|sdram_0|active_data\(6))))) # (!\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|m_state.000000010~regout\ & (\u0|sdram_0|active_data\(6))) # 
-- (!\u0|sdram_0|m_state.000000010~regout\ & ((\u0|sdram_0|m_data[6]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|m_state.000000010~regout\,
	datac => \u0|sdram_0|active_data\(6),
	datad => \u0|sdram_0|m_data[6]~_Duplicate_1_regout\,
	combout => \u0|sdram_0|Selector106~0_combout\);

-- Location: LCCOMB_X20_Y14_N2
\u0|sdram_0|Selector106~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector106~1_combout\ = (\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|f_select~combout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[6]~31_combout\)) # (!\u0|sdram_0|f_select~combout\ & 
-- ((\u0|sdram_0|Selector106~0_combout\))))) # (!\u0|sdram_0|m_state.000010000~regout\ & (((\u0|sdram_0|Selector106~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[6]~31_combout\,
	datac => \u0|sdram_0|f_select~combout\,
	datad => \u0|sdram_0|Selector106~0_combout\,
	combout => \u0|sdram_0|Selector106~1_combout\);

-- Location: LCCOMB_X20_Y18_N28
\u0|cmd_xbar_mux_002|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_payload~7_combout\ = (\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(23),
	combout => \u0|cmd_xbar_mux_002|src_payload~7_combout\);

-- Location: LCFF_X20_Y18_N29
\u0|width_adapter|data_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_payload~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|data_reg\(7));

-- Location: LCCOMB_X20_Y18_N20
\u0|width_adapter|out_data[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[7]~30_combout\ = (\u0|width_adapter|use_reg~regout\ & (((\u0|width_adapter|data_reg\(7))))) # (!\u0|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_002|saved_grant\(1) & (\u0|nios2_qsys_0|d_writedata\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u0|width_adapter|use_reg~regout\,
	datac => \u0|nios2_qsys_0|d_writedata\(7),
	datad => \u0|width_adapter|data_reg\(7),
	combout => \u0|width_adapter|out_data[7]~30_combout\);

-- Location: LCFF_X20_Y18_N21
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[7]~30_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(7));

-- Location: LCCOMB_X20_Y14_N28
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[7]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[7]~32_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(7))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(7),
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(7),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[7]~32_combout\);

-- Location: LCFF_X20_Y14_N29
\u0|sdram_0|active_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[7]~32_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_data\(7));

-- Location: LCFF_X20_Y14_N13
\u0|sdram_0|m_data[7]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector105~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_data[7]~_Duplicate_1_regout\);

-- Location: LCCOMB_X20_Y14_N30
\u0|sdram_0|Selector105~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector105~0_combout\ = (\u0|sdram_0|m_state.000010000~regout\ & (\u0|sdram_0|active_data\(7))) # (!\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|m_state.000000010~regout\ & (\u0|sdram_0|active_data\(7))) # 
-- (!\u0|sdram_0|m_state.000000010~regout\ & ((\u0|sdram_0|m_data[7]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|active_data\(7),
	datac => \u0|sdram_0|m_state.000000010~regout\,
	datad => \u0|sdram_0|m_data[7]~_Duplicate_1_regout\,
	combout => \u0|sdram_0|Selector105~0_combout\);

-- Location: LCCOMB_X20_Y14_N12
\u0|sdram_0|Selector105~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector105~1_combout\ = (\u0|sdram_0|f_select~combout\ & ((\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[7]~32_combout\))) # (!\u0|sdram_0|m_state.000010000~regout\ & 
-- (\u0|sdram_0|Selector105~0_combout\)))) # (!\u0|sdram_0|f_select~combout\ & (\u0|sdram_0|Selector105~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|f_select~combout\,
	datab => \u0|sdram_0|Selector105~0_combout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[7]~32_combout\,
	datad => \u0|sdram_0|m_state.000010000~regout\,
	combout => \u0|sdram_0|Selector105~1_combout\);

-- Location: LCFF_X18_Y14_N17
\u0|sdram_0|m_data[8]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector104~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_data[8]~_Duplicate_1_regout\);

-- Location: LCFF_X25_Y19_N1
\u0|nios2_qsys_0|d_writedata[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|nios2_qsys_0|d_writedata[24]~0_combout\,
	sdata => \u0|nios2_qsys_0|niosII_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|nios2_qsys_0|d_writedata\(24));

-- Location: LCCOMB_X20_Y18_N22
\u0|cmd_xbar_mux_002|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_payload~8_combout\ = (\u0|nios2_qsys_0|d_writedata\(24) & \u0|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|d_writedata\(24),
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_002|src_payload~8_combout\);

-- Location: LCFF_X20_Y18_N23
\u0|width_adapter|data_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_payload~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|data_reg\(8));

-- Location: LCCOMB_X20_Y18_N6
\u0|width_adapter|out_data[8]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[8]~31_combout\ = (\u0|width_adapter|use_reg~regout\ & (((\u0|width_adapter|data_reg\(8))))) # (!\u0|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_002|saved_grant\(1) & (\u0|nios2_qsys_0|d_writedata\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u0|width_adapter|use_reg~regout\,
	datac => \u0|nios2_qsys_0|d_writedata\(8),
	datad => \u0|width_adapter|data_reg\(8),
	combout => \u0|width_adapter|out_data[8]~31_combout\);

-- Location: LCCOMB_X19_Y14_N18
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[8]~feeder_combout\ = \u0|width_adapter|out_data[8]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|out_data[8]~31_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[8]~feeder_combout\);

-- Location: LCFF_X19_Y14_N19
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[8]~feeder_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(8));

-- Location: LCFF_X20_Y18_N7
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[8]~31_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(8));

-- Location: LCCOMB_X18_Y14_N12
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[8]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[8]~33_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(8))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(8),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(8),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[8]~33_combout\);

-- Location: LCFF_X18_Y14_N13
\u0|sdram_0|active_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[8]~33_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_data\(8));

-- Location: LCCOMB_X18_Y14_N14
\u0|sdram_0|Selector104~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector104~0_combout\ = (\u0|sdram_0|m_state.000010000~regout\ & (((\u0|sdram_0|active_data\(8))))) # (!\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|m_state.000000010~regout\ & ((\u0|sdram_0|active_data\(8)))) # 
-- (!\u0|sdram_0|m_state.000000010~regout\ & (\u0|sdram_0|m_data[8]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|m_state.000000010~regout\,
	datac => \u0|sdram_0|m_data[8]~_Duplicate_1_regout\,
	datad => \u0|sdram_0|active_data\(8),
	combout => \u0|sdram_0|Selector104~0_combout\);

-- Location: LCCOMB_X18_Y14_N16
\u0|sdram_0|Selector104~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector104~1_combout\ = (\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|f_select~combout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[8]~33_combout\))) # (!\u0|sdram_0|f_select~combout\ & 
-- (\u0|sdram_0|Selector104~0_combout\)))) # (!\u0|sdram_0|m_state.000010000~regout\ & (\u0|sdram_0|Selector104~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|Selector104~0_combout\,
	datac => \u0|sdram_0|f_select~combout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[8]~33_combout\,
	combout => \u0|sdram_0|Selector104~1_combout\);

-- Location: LCCOMB_X20_Y18_N24
\u0|cmd_xbar_mux_002|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_payload~9_combout\ = (\u0|nios2_qsys_0|d_writedata\(25) & \u0|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(25),
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_002|src_payload~9_combout\);

-- Location: LCFF_X20_Y18_N25
\u0|width_adapter|data_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_payload~9_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|data_reg\(9));

-- Location: LCCOMB_X20_Y18_N16
\u0|width_adapter|out_data[9]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[9]~32_combout\ = (\u0|width_adapter|use_reg~regout\ & (((\u0|width_adapter|data_reg\(9))))) # (!\u0|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_002|saved_grant\(1) & ((\u0|nios2_qsys_0|d_writedata\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u0|width_adapter|use_reg~regout\,
	datac => \u0|width_adapter|data_reg\(9),
	datad => \u0|nios2_qsys_0|d_writedata\(9),
	combout => \u0|width_adapter|out_data[9]~32_combout\);

-- Location: LCCOMB_X19_Y14_N20
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[9]~feeder_combout\ = \u0|width_adapter|out_data[9]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|out_data[9]~32_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[9]~feeder_combout\);

-- Location: LCFF_X19_Y14_N21
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[9]~feeder_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(9));

-- Location: LCFF_X20_Y18_N17
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[9]~32_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(9));

-- Location: LCCOMB_X20_Y14_N8
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[9]~34_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(9))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(9),
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(9),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[9]~34_combout\);

-- Location: LCFF_X20_Y14_N15
\u0|sdram_0|m_data[9]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector103~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_data[9]~_Duplicate_1_regout\);

-- Location: LCFF_X20_Y14_N9
\u0|sdram_0|active_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[9]~34_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_data\(9));

-- Location: LCCOMB_X20_Y14_N18
\u0|sdram_0|Selector103~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector103~0_combout\ = (\u0|sdram_0|m_state.000010000~regout\ & (((\u0|sdram_0|active_data\(9))))) # (!\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|m_state.000000010~regout\ & ((\u0|sdram_0|active_data\(9)))) # 
-- (!\u0|sdram_0|m_state.000000010~regout\ & (\u0|sdram_0|m_data[9]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|m_data[9]~_Duplicate_1_regout\,
	datac => \u0|sdram_0|m_state.000000010~regout\,
	datad => \u0|sdram_0|active_data\(9),
	combout => \u0|sdram_0|Selector103~0_combout\);

-- Location: LCCOMB_X20_Y14_N14
\u0|sdram_0|Selector103~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector103~1_combout\ = (\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|f_select~combout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[9]~34_combout\)) # (!\u0|sdram_0|f_select~combout\ & 
-- ((\u0|sdram_0|Selector103~0_combout\))))) # (!\u0|sdram_0|m_state.000010000~regout\ & (((\u0|sdram_0|Selector103~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[9]~34_combout\,
	datac => \u0|sdram_0|f_select~combout\,
	datad => \u0|sdram_0|Selector103~0_combout\,
	combout => \u0|sdram_0|Selector103~1_combout\);

-- Location: LCCOMB_X20_Y18_N2
\u0|width_adapter|out_data[10]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[10]~33_combout\ = (\u0|width_adapter|use_reg~regout\ & (\u0|width_adapter|data_reg\(10))) # (!\u0|width_adapter|use_reg~regout\ & (((\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|data_reg\(10),
	datab => \u0|width_adapter|use_reg~regout\,
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|nios2_qsys_0|d_writedata\(10),
	combout => \u0|width_adapter|out_data[10]~33_combout\);

-- Location: LCCOMB_X19_Y14_N6
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[10]~feeder_combout\ = \u0|width_adapter|out_data[10]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|out_data[10]~33_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[10]~feeder_combout\);

-- Location: LCFF_X19_Y14_N7
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[10]~feeder_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(10));

-- Location: LCCOMB_X18_Y14_N24
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[10]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[10]~35_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(10)))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(10),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(10),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[10]~35_combout\);

-- Location: LCFF_X18_Y14_N25
\u0|sdram_0|active_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[10]~35_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_data\(10));

-- Location: LCFF_X18_Y14_N11
\u0|sdram_0|m_data[10]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector102~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_data[10]~_Duplicate_1_regout\);

-- Location: LCCOMB_X18_Y14_N2
\u0|sdram_0|Selector102~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector102~0_combout\ = (\u0|sdram_0|m_state.000010000~regout\ & (((\u0|sdram_0|active_data\(10))))) # (!\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|m_state.000000010~regout\ & (\u0|sdram_0|active_data\(10))) # 
-- (!\u0|sdram_0|m_state.000000010~regout\ & ((\u0|sdram_0|m_data[10]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|m_state.000000010~regout\,
	datac => \u0|sdram_0|active_data\(10),
	datad => \u0|sdram_0|m_data[10]~_Duplicate_1_regout\,
	combout => \u0|sdram_0|Selector102~0_combout\);

-- Location: LCCOMB_X18_Y14_N10
\u0|sdram_0|Selector102~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector102~1_combout\ = (\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|f_select~combout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[10]~35_combout\))) # (!\u0|sdram_0|f_select~combout\ & 
-- (\u0|sdram_0|Selector102~0_combout\)))) # (!\u0|sdram_0|m_state.000010000~regout\ & (\u0|sdram_0|Selector102~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|Selector102~0_combout\,
	datac => \u0|sdram_0|f_select~combout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[10]~35_combout\,
	combout => \u0|sdram_0|Selector102~1_combout\);

-- Location: LCCOMB_X20_Y18_N4
\u0|cmd_xbar_mux_002|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_payload~11_combout\ = (\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|nios2_qsys_0|d_writedata\(27),
	combout => \u0|cmd_xbar_mux_002|src_payload~11_combout\);

-- Location: LCFF_X20_Y18_N5
\u0|width_adapter|data_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_payload~11_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|data_reg\(11));

-- Location: LCCOMB_X20_Y18_N12
\u0|width_adapter|out_data[11]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[11]~34_combout\ = (\u0|width_adapter|use_reg~regout\ & (((\u0|width_adapter|data_reg\(11))))) # (!\u0|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_002|saved_grant\(1) & (\u0|nios2_qsys_0|d_writedata\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u0|nios2_qsys_0|d_writedata\(11),
	datac => \u0|width_adapter|data_reg\(11),
	datad => \u0|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|out_data[11]~34_combout\);

-- Location: LCFF_X21_Y14_N27
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|width_adapter|out_data[11]~34_combout\,
	sload => VCC,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(11));

-- Location: LCCOMB_X18_Y14_N20
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[11]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[11]~36_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(11)))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(11),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(11),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[11]~36_combout\);

-- Location: LCFF_X18_Y14_N29
\u0|sdram_0|m_data[11]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector101~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_data[11]~_Duplicate_1_regout\);

-- Location: LCFF_X18_Y14_N21
\u0|sdram_0|active_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[11]~36_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_data\(11));

-- Location: LCCOMB_X18_Y14_N30
\u0|sdram_0|Selector101~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector101~0_combout\ = (\u0|sdram_0|m_state.000010000~regout\ & (((\u0|sdram_0|active_data\(11))))) # (!\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|m_state.000000010~regout\ & ((\u0|sdram_0|active_data\(11)))) # 
-- (!\u0|sdram_0|m_state.000000010~regout\ & (\u0|sdram_0|m_data[11]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|m_data[11]~_Duplicate_1_regout\,
	datac => \u0|sdram_0|active_data\(11),
	datad => \u0|sdram_0|m_state.000000010~regout\,
	combout => \u0|sdram_0|Selector101~0_combout\);

-- Location: LCCOMB_X18_Y14_N28
\u0|sdram_0|Selector101~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector101~1_combout\ = (\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|f_select~combout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[11]~36_combout\)) # (!\u0|sdram_0|f_select~combout\ & 
-- ((\u0|sdram_0|Selector101~0_combout\))))) # (!\u0|sdram_0|m_state.000010000~regout\ & (((\u0|sdram_0|Selector101~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|f_select~combout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[11]~36_combout\,
	datad => \u0|sdram_0|Selector101~0_combout\,
	combout => \u0|sdram_0|Selector101~1_combout\);

-- Location: LCCOMB_X19_Y18_N2
\u0|cmd_xbar_mux_002|src_payload~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_payload~12_combout\ = (\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|nios2_qsys_0|d_writedata\(28),
	combout => \u0|cmd_xbar_mux_002|src_payload~12_combout\);

-- Location: LCFF_X19_Y18_N3
\u0|width_adapter|data_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_payload~12_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|data_reg\(12));

-- Location: LCCOMB_X19_Y18_N26
\u0|width_adapter|out_data[12]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[12]~35_combout\ = (\u0|width_adapter|use_reg~regout\ & (((\u0|width_adapter|data_reg\(12))))) # (!\u0|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_002|saved_grant\(1) & ((\u0|nios2_qsys_0|d_writedata\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u0|width_adapter|data_reg\(12),
	datac => \u0|nios2_qsys_0|d_writedata\(12),
	datad => \u0|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|out_data[12]~35_combout\);

-- Location: LCFF_X19_Y14_N25
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|width_adapter|out_data[12]~35_combout\,
	sload => VCC,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(12));

-- Location: LCFF_X19_Y18_N27
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[12]~35_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(12));

-- Location: LCCOMB_X18_Y14_N8
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[12]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[12]~37_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(12))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(12),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(12),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[12]~37_combout\);

-- Location: LCFF_X18_Y14_N9
\u0|sdram_0|active_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[12]~37_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_data\(12));

-- Location: LCFF_X18_Y14_N23
\u0|sdram_0|m_data[12]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector100~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_data[12]~_Duplicate_1_regout\);

-- Location: LCCOMB_X18_Y14_N26
\u0|sdram_0|Selector100~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector100~0_combout\ = (\u0|sdram_0|m_state.000010000~regout\ & (\u0|sdram_0|active_data\(12))) # (!\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|m_state.000000010~regout\ & (\u0|sdram_0|active_data\(12))) # 
-- (!\u0|sdram_0|m_state.000000010~regout\ & ((\u0|sdram_0|m_data[12]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|active_data\(12),
	datac => \u0|sdram_0|m_state.000000010~regout\,
	datad => \u0|sdram_0|m_data[12]~_Duplicate_1_regout\,
	combout => \u0|sdram_0|Selector100~0_combout\);

-- Location: LCCOMB_X18_Y14_N22
\u0|sdram_0|Selector100~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector100~1_combout\ = (\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|f_select~combout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[12]~37_combout\))) # (!\u0|sdram_0|f_select~combout\ & 
-- (\u0|sdram_0|Selector100~0_combout\)))) # (!\u0|sdram_0|m_state.000010000~regout\ & (\u0|sdram_0|Selector100~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|Selector100~0_combout\,
	datac => \u0|sdram_0|f_select~combout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[12]~37_combout\,
	combout => \u0|sdram_0|Selector100~1_combout\);

-- Location: LCCOMB_X19_Y18_N4
\u0|cmd_xbar_mux_002|src_payload~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_payload~13_combout\ = (\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(29),
	combout => \u0|cmd_xbar_mux_002|src_payload~13_combout\);

-- Location: LCFF_X19_Y18_N5
\u0|width_adapter|data_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_payload~13_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|data_reg\(13));

-- Location: LCCOMB_X19_Y18_N12
\u0|width_adapter|out_data[13]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[13]~36_combout\ = (\u0|width_adapter|use_reg~regout\ & (((\u0|width_adapter|data_reg\(13))))) # (!\u0|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_002|saved_grant\(1) & ((\u0|nios2_qsys_0|d_writedata\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u0|width_adapter|data_reg\(13),
	datac => \u0|nios2_qsys_0|d_writedata\(13),
	datad => \u0|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|out_data[13]~36_combout\);

-- Location: LCFF_X19_Y18_N13
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[13]~36_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(13));

-- Location: LCCOMB_X18_Y14_N4
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[13]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[13]~38_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(13))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(13),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(13),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[13]~38_combout\);

-- Location: LCFF_X18_Y14_N5
\u0|sdram_0|active_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[13]~38_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_data\(13));

-- Location: LCFF_X18_Y14_N1
\u0|sdram_0|m_data[13]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector99~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_data[13]~_Duplicate_1_regout\);

-- Location: LCCOMB_X18_Y14_N6
\u0|sdram_0|Selector99~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector99~0_combout\ = (\u0|sdram_0|m_state.000010000~regout\ & (\u0|sdram_0|active_data\(13))) # (!\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|m_state.000000010~regout\ & (\u0|sdram_0|active_data\(13))) # 
-- (!\u0|sdram_0|m_state.000000010~regout\ & ((\u0|sdram_0|m_data[13]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|active_data\(13),
	datac => \u0|sdram_0|m_state.000000010~regout\,
	datad => \u0|sdram_0|m_data[13]~_Duplicate_1_regout\,
	combout => \u0|sdram_0|Selector99~0_combout\);

-- Location: LCCOMB_X18_Y14_N0
\u0|sdram_0|Selector99~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector99~1_combout\ = (\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|f_select~combout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[13]~38_combout\)) # (!\u0|sdram_0|f_select~combout\ & 
-- ((\u0|sdram_0|Selector99~0_combout\))))) # (!\u0|sdram_0|m_state.000010000~regout\ & (((\u0|sdram_0|Selector99~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[13]~38_combout\,
	datac => \u0|sdram_0|f_select~combout\,
	datad => \u0|sdram_0|Selector99~0_combout\,
	combout => \u0|sdram_0|Selector99~1_combout\);

-- Location: LCCOMB_X20_Y18_N30
\u0|cmd_xbar_mux_002|src_payload~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_payload~14_combout\ = (\u0|nios2_qsys_0|d_writedata\(30) & \u0|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(30),
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_002|src_payload~14_combout\);

-- Location: LCFF_X20_Y18_N31
\u0|width_adapter|data_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_payload~14_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|data_reg\(14));

-- Location: LCCOMB_X20_Y18_N14
\u0|width_adapter|out_data[14]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[14]~37_combout\ = (\u0|width_adapter|use_reg~regout\ & (((\u0|width_adapter|data_reg\(14))))) # (!\u0|width_adapter|use_reg~regout\ & (\u0|nios2_qsys_0|d_writedata\(14) & (\u0|cmd_xbar_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(14),
	datab => \u0|width_adapter|use_reg~regout\,
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|width_adapter|data_reg\(14),
	combout => \u0|width_adapter|out_data[14]~37_combout\);

-- Location: LCFF_X20_Y18_N15
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[14]~37_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(14));

-- Location: LCCOMB_X20_Y14_N4
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[14]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[14]~39_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(14))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(14),
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(14),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[14]~39_combout\);

-- Location: LCFF_X20_Y14_N1
\u0|sdram_0|m_data[14]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector98~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_data[14]~_Duplicate_1_regout\);

-- Location: LCFF_X20_Y14_N5
\u0|sdram_0|active_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[14]~39_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_data\(14));

-- Location: LCCOMB_X20_Y14_N22
\u0|sdram_0|Selector98~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector98~0_combout\ = (\u0|sdram_0|m_state.000010000~regout\ & (((\u0|sdram_0|active_data\(14))))) # (!\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|m_state.000000010~regout\ & ((\u0|sdram_0|active_data\(14)))) # 
-- (!\u0|sdram_0|m_state.000000010~regout\ & (\u0|sdram_0|m_data[14]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|m_data[14]~_Duplicate_1_regout\,
	datac => \u0|sdram_0|m_state.000000010~regout\,
	datad => \u0|sdram_0|active_data\(14),
	combout => \u0|sdram_0|Selector98~0_combout\);

-- Location: LCCOMB_X20_Y14_N0
\u0|sdram_0|Selector98~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector98~1_combout\ = (\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|f_select~combout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[14]~39_combout\)) # (!\u0|sdram_0|f_select~combout\ & 
-- ((\u0|sdram_0|Selector98~0_combout\))))) # (!\u0|sdram_0|m_state.000010000~regout\ & (((\u0|sdram_0|Selector98~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[14]~39_combout\,
	datac => \u0|sdram_0|f_select~combout\,
	datad => \u0|sdram_0|Selector98~0_combout\,
	combout => \u0|sdram_0|Selector98~1_combout\);

-- Location: LCFF_X17_Y14_N3
\u0|sdram_0|m_data[15]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|Selector97~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|m_data[15]~_Duplicate_1_regout\);

-- Location: LCCOMB_X17_Y14_N6
\u0|sdram_0|Selector97~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector97~0_combout\ = (\u0|sdram_0|m_state.000000010~regout\ & (\u0|sdram_0|active_data\(15))) # (!\u0|sdram_0|m_state.000000010~regout\ & ((\u0|sdram_0|m_state.000010000~regout\ & (\u0|sdram_0|active_data\(15))) # 
-- (!\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|m_data[15]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|active_data\(15),
	datab => \u0|sdram_0|m_state.000000010~regout\,
	datac => \u0|sdram_0|m_state.000010000~regout\,
	datad => \u0|sdram_0|m_data[15]~_Duplicate_1_regout\,
	combout => \u0|sdram_0|Selector97~0_combout\);

-- Location: LCCOMB_X19_Y18_N14
\u0|cmd_xbar_mux_002|src_payload~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_payload~15_combout\ = (\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(31),
	combout => \u0|cmd_xbar_mux_002|src_payload~15_combout\);

-- Location: LCFF_X19_Y18_N15
\u0|width_adapter|data_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_payload~15_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|data_reg\(15));

-- Location: LCCOMB_X19_Y18_N22
\u0|width_adapter|out_data[15]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[15]~38_combout\ = (\u0|width_adapter|use_reg~regout\ & (((\u0|width_adapter|data_reg\(15))))) # (!\u0|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_002|saved_grant\(1) & ((\u0|nios2_qsys_0|d_writedata\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u0|width_adapter|use_reg~regout\,
	datac => \u0|width_adapter|data_reg\(15),
	datad => \u0|nios2_qsys_0|d_writedata\(15),
	combout => \u0|width_adapter|out_data[15]~38_combout\);

-- Location: LCCOMB_X19_Y14_N22
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[15]~feeder_combout\ = \u0|width_adapter|out_data[15]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|out_data[15]~38_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[15]~feeder_combout\);

-- Location: LCFF_X19_Y14_N23
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[15]~feeder_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(15));

-- Location: LCFF_X19_Y18_N23
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[15]~38_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(15));

-- Location: LCCOMB_X17_Y14_N28
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[15]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[15]~40_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(15))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(15),
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(15),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[15]~40_combout\);

-- Location: LCCOMB_X17_Y14_N2
\u0|sdram_0|Selector97~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector97~1_combout\ = (\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|f_select~combout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[15]~40_combout\))) # (!\u0|sdram_0|f_select~combout\ & 
-- (\u0|sdram_0|Selector97~0_combout\)))) # (!\u0|sdram_0|m_state.000010000~regout\ & (\u0|sdram_0|Selector97~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|Selector97~0_combout\,
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[15]~40_combout\,
	datac => \u0|sdram_0|m_state.000010000~regout\,
	datad => \u0|sdram_0|f_select~combout\,
	combout => \u0|sdram_0|Selector97~1_combout\);

-- Location: LCCOMB_X22_Y22_N24
\u0|cmd_xbar_mux_003|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~0_combout\ = (\u0|nios2_qsys_0|d_writedata\(0) & \u0|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(0),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~0_combout\);

-- Location: LCCOMB_X25_Y22_N8
\u0|cmd_xbar_mux_003|src_payload~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~16_combout\ = (\u0|nios2_qsys_0|d_writedata\(16) & \u0|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|d_writedata\(16),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~16_combout\);

-- Location: LCCOMB_X29_Y14_N12
\u0|width_adapter_002|address_reg[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|address_reg[4]~1_combout\ = ((!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & ((\u0|switch_s1_translator|waitrequest_reset_override~regout\) # 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\)))) # (!\u0|width_adapter_002|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \u0|width_adapter_002|use_reg~regout\,
	datad => \u0|switch_s1_translator|waitrequest_reset_override~regout\,
	combout => \u0|width_adapter_002|address_reg[4]~1_combout\);

-- Location: LCFF_X25_Y22_N9
\u0|width_adapter_002|data_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~16_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter_002|use_reg~regout\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|data_reg\(0));

-- Location: LCFF_X22_Y22_N25
\u0|sram_0|writedata_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~0_combout\,
	sdata => \u0|width_adapter_002|data_reg\(0),
	sload => \u0|width_adapter_002|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|writedata_reg\(0));

-- Location: LCCOMB_X27_Y14_N18
\u0|sram_0|is_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0|is_write~0_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\ & 
-- (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & \u0|cmd_xbar_mux_003|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	datac => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datad => \u0|cmd_xbar_mux_003|WideOr1~combout\,
	combout => \u0|sram_0|is_write~0_combout\);

-- Location: LCFF_X27_Y14_N19
\u0|sram_0|is_write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0|is_write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|is_write~regout\);

-- Location: LCCOMB_X22_Y21_N16
\u0|cmd_xbar_mux_003|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~1_combout\ = (\u0|nios2_qsys_0|d_writedata\(1) & \u0|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|d_writedata\(1),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~1_combout\);

-- Location: LCCOMB_X25_Y22_N2
\u0|cmd_xbar_mux_003|src_payload~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~17_combout\ = (\u0|nios2_qsys_0|d_writedata\(17) & \u0|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_writedata\(17),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~17_combout\);

-- Location: LCFF_X25_Y22_N3
\u0|width_adapter_002|data_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~17_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter_002|use_reg~regout\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|data_reg\(1));

-- Location: LCFF_X22_Y21_N17
\u0|sram_0|writedata_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~1_combout\,
	sdata => \u0|width_adapter_002|data_reg\(1),
	sload => \u0|width_adapter_002|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|writedata_reg\(1));

-- Location: LCCOMB_X22_Y22_N18
\u0|cmd_xbar_mux_003|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~2_combout\ = (\u0|nios2_qsys_0|d_writedata\(2) & \u0|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|d_writedata\(2),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~2_combout\);

-- Location: LCCOMB_X23_Y22_N0
\u0|cmd_xbar_mux_003|src_payload~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~18_combout\ = (\u0|nios2_qsys_0|d_writedata\(18) & \u0|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(18),
	datac => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~18_combout\);

-- Location: LCFF_X23_Y22_N1
\u0|width_adapter_002|data_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~18_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter_002|use_reg~regout\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|data_reg\(2));

-- Location: LCFF_X22_Y22_N19
\u0|sram_0|writedata_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~2_combout\,
	sdata => \u0|width_adapter_002|data_reg\(2),
	sload => \u0|width_adapter_002|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|writedata_reg\(2));

-- Location: LCCOMB_X22_Y21_N26
\u0|cmd_xbar_mux_003|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~3_combout\ = (\u0|nios2_qsys_0|d_writedata\(3) & \u0|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(3),
	datab => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~3_combout\);

-- Location: LCCOMB_X23_Y22_N2
\u0|cmd_xbar_mux_003|src_payload~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~19_combout\ = (\u0|cmd_xbar_mux_003|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(19),
	combout => \u0|cmd_xbar_mux_003|src_payload~19_combout\);

-- Location: LCFF_X23_Y22_N3
\u0|width_adapter_002|data_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~19_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter_002|use_reg~regout\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|data_reg\(3));

-- Location: LCFF_X22_Y21_N27
\u0|sram_0|writedata_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~3_combout\,
	sdata => \u0|width_adapter_002|data_reg\(3),
	sload => \u0|width_adapter_002|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|writedata_reg\(3));

-- Location: LCCOMB_X22_Y22_N20
\u0|cmd_xbar_mux_003|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~4_combout\ = (\u0|nios2_qsys_0|d_writedata\(4) & \u0|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|d_writedata\(4),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~4_combout\);

-- Location: LCCOMB_X25_Y22_N20
\u0|cmd_xbar_mux_003|src_payload~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~20_combout\ = (\u0|nios2_qsys_0|d_writedata\(20) & \u0|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_writedata\(20),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~20_combout\);

-- Location: LCFF_X25_Y22_N21
\u0|width_adapter_002|data_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~20_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter_002|use_reg~regout\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|data_reg\(4));

-- Location: LCFF_X22_Y22_N21
\u0|sram_0|writedata_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~4_combout\,
	sdata => \u0|width_adapter_002|data_reg\(4),
	sload => \u0|width_adapter_002|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|writedata_reg\(4));

-- Location: LCCOMB_X22_Y22_N6
\u0|cmd_xbar_mux_003|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~5_combout\ = (\u0|nios2_qsys_0|d_writedata\(5) & \u0|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|d_writedata\(5),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~5_combout\);

-- Location: LCCOMB_X23_Y22_N12
\u0|cmd_xbar_mux_003|src_payload~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~21_combout\ = (\u0|nios2_qsys_0|d_writedata\(21) & \u0|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|d_writedata\(21),
	datac => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~21_combout\);

-- Location: LCFF_X23_Y22_N13
\u0|width_adapter_002|data_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~21_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter_002|use_reg~regout\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|data_reg\(5));

-- Location: LCFF_X22_Y22_N7
\u0|sram_0|writedata_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~5_combout\,
	sdata => \u0|width_adapter_002|data_reg\(5),
	sload => \u0|width_adapter_002|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|writedata_reg\(5));

-- Location: LCCOMB_X22_Y22_N16
\u0|cmd_xbar_mux_003|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~6_combout\ = (\u0|nios2_qsys_0|d_writedata\(6) & \u0|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(6),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~6_combout\);

-- Location: LCCOMB_X25_Y22_N14
\u0|cmd_xbar_mux_003|src_payload~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~22_combout\ = (\u0|nios2_qsys_0|d_writedata\(22) & \u0|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(22),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~22_combout\);

-- Location: LCFF_X25_Y22_N15
\u0|width_adapter_002|data_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~22_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter_002|use_reg~regout\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|data_reg\(6));

-- Location: LCFF_X22_Y22_N17
\u0|sram_0|writedata_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~6_combout\,
	sdata => \u0|width_adapter_002|data_reg\(6),
	sload => \u0|width_adapter_002|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|writedata_reg\(6));

-- Location: LCCOMB_X22_Y22_N10
\u0|cmd_xbar_mux_003|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~7_combout\ = (\u0|nios2_qsys_0|d_writedata\(7) & \u0|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(7),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~7_combout\);

-- Location: LCCOMB_X23_Y22_N14
\u0|cmd_xbar_mux_003|src_payload~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~23_combout\ = (\u0|cmd_xbar_mux_003|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(23),
	combout => \u0|cmd_xbar_mux_003|src_payload~23_combout\);

-- Location: LCFF_X23_Y22_N15
\u0|width_adapter_002|data_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~23_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter_002|use_reg~regout\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|data_reg\(7));

-- Location: LCFF_X22_Y22_N11
\u0|sram_0|writedata_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~7_combout\,
	sdata => \u0|width_adapter_002|data_reg\(7),
	sload => \u0|width_adapter_002|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|writedata_reg\(7));

-- Location: LCCOMB_X22_Y21_N28
\u0|cmd_xbar_mux_003|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~8_combout\ = (\u0|nios2_qsys_0|d_writedata\(8) & \u0|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(8),
	datab => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~8_combout\);

-- Location: LCCOMB_X21_Y22_N16
\u0|cmd_xbar_mux_003|src_payload~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~24_combout\ = (\u0|nios2_qsys_0|d_writedata\(24) & \u0|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(24),
	datac => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~24_combout\);

-- Location: LCFF_X21_Y22_N17
\u0|width_adapter_002|data_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~24_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter_002|use_reg~regout\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|data_reg\(8));

-- Location: LCFF_X22_Y21_N29
\u0|sram_0|writedata_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~8_combout\,
	sdata => \u0|width_adapter_002|data_reg\(8),
	sload => \u0|width_adapter_002|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|writedata_reg\(8));

-- Location: LCCOMB_X22_Y22_N12
\u0|cmd_xbar_mux_003|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~9_combout\ = (\u0|cmd_xbar_mux_003|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datad => \u0|nios2_qsys_0|d_writedata\(9),
	combout => \u0|cmd_xbar_mux_003|src_payload~9_combout\);

-- Location: LCCOMB_X21_Y22_N2
\u0|cmd_xbar_mux_003|src_payload~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~25_combout\ = (\u0|nios2_qsys_0|d_writedata\(25) & \u0|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|d_writedata\(25),
	datac => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~25_combout\);

-- Location: LCFF_X21_Y22_N3
\u0|width_adapter_002|data_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~25_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter_002|use_reg~regout\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|data_reg\(9));

-- Location: LCFF_X22_Y22_N13
\u0|sram_0|writedata_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~9_combout\,
	sdata => \u0|width_adapter_002|data_reg\(9),
	sload => \u0|width_adapter_002|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|writedata_reg\(9));

-- Location: LCCOMB_X22_Y22_N30
\u0|cmd_xbar_mux_003|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~10_combout\ = (\u0|cmd_xbar_mux_003|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datad => \u0|nios2_qsys_0|d_writedata\(10),
	combout => \u0|cmd_xbar_mux_003|src_payload~10_combout\);

-- Location: LCCOMB_X21_Y22_N20
\u0|cmd_xbar_mux_003|src_payload~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~26_combout\ = (\u0|nios2_qsys_0|d_writedata\(26) & \u0|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_qsys_0|d_writedata\(26),
	datac => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~26_combout\);

-- Location: LCFF_X21_Y22_N21
\u0|width_adapter_002|data_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~26_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter_002|use_reg~regout\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|data_reg\(10));

-- Location: LCFF_X22_Y22_N31
\u0|sram_0|writedata_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~10_combout\,
	sdata => \u0|width_adapter_002|data_reg\(10),
	sload => \u0|width_adapter_002|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|writedata_reg\(10));

-- Location: LCCOMB_X22_Y21_N6
\u0|cmd_xbar_mux_003|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~11_combout\ = (\u0|cmd_xbar_mux_003|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datad => \u0|nios2_qsys_0|d_writedata\(11),
	combout => \u0|cmd_xbar_mux_003|src_payload~11_combout\);

-- Location: LCCOMB_X21_Y22_N22
\u0|cmd_xbar_mux_003|src_payload~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~27_combout\ = (\u0|cmd_xbar_mux_003|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(27),
	combout => \u0|cmd_xbar_mux_003|src_payload~27_combout\);

-- Location: LCFF_X21_Y22_N23
\u0|width_adapter_002|data_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~27_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter_002|use_reg~regout\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|data_reg\(11));

-- Location: LCFF_X22_Y21_N7
\u0|sram_0|writedata_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~11_combout\,
	sdata => \u0|width_adapter_002|data_reg\(11),
	sload => \u0|width_adapter_002|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|writedata_reg\(11));

-- Location: LCCOMB_X22_Y22_N0
\u0|cmd_xbar_mux_003|src_payload~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~12_combout\ = (\u0|nios2_qsys_0|d_writedata\(12) & \u0|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(12),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~12_combout\);

-- Location: LCCOMB_X21_Y22_N0
\u0|cmd_xbar_mux_003|src_payload~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~28_combout\ = (\u0|cmd_xbar_mux_003|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(28),
	combout => \u0|cmd_xbar_mux_003|src_payload~28_combout\);

-- Location: LCFF_X21_Y22_N1
\u0|width_adapter_002|data_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~28_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter_002|use_reg~regout\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|data_reg\(12));

-- Location: LCFF_X22_Y22_N1
\u0|sram_0|writedata_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~12_combout\,
	sdata => \u0|width_adapter_002|data_reg\(12),
	sload => \u0|width_adapter_002|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|writedata_reg\(12));

-- Location: LCCOMB_X22_Y21_N8
\u0|cmd_xbar_mux_003|src_payload~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~13_combout\ = (\u0|nios2_qsys_0|d_writedata\(13) & \u0|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(13),
	datab => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~13_combout\);

-- Location: LCCOMB_X23_Y22_N16
\u0|cmd_xbar_mux_003|src_payload~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~29_combout\ = (\u0|cmd_xbar_mux_003|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(29),
	combout => \u0|cmd_xbar_mux_003|src_payload~29_combout\);

-- Location: LCFF_X23_Y22_N17
\u0|width_adapter_002|data_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~29_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter_002|use_reg~regout\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|data_reg\(13));

-- Location: LCFF_X22_Y21_N9
\u0|sram_0|writedata_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~13_combout\,
	sdata => \u0|width_adapter_002|data_reg\(13),
	sload => \u0|width_adapter_002|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|writedata_reg\(13));

-- Location: LCCOMB_X22_Y22_N2
\u0|cmd_xbar_mux_003|src_payload~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~14_combout\ = (\u0|nios2_qsys_0|d_writedata\(14) & \u0|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(14),
	datab => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~14_combout\);

-- Location: LCCOMB_X23_Y22_N26
\u0|cmd_xbar_mux_003|src_payload~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~30_combout\ = (\u0|cmd_xbar_mux_003|saved_grant\(1) & \u0|nios2_qsys_0|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datac => \u0|nios2_qsys_0|d_writedata\(30),
	combout => \u0|cmd_xbar_mux_003|src_payload~30_combout\);

-- Location: LCFF_X23_Y22_N27
\u0|width_adapter_002|data_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~30_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter_002|use_reg~regout\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|data_reg\(14));

-- Location: LCFF_X22_Y22_N3
\u0|sram_0|writedata_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~14_combout\,
	sdata => \u0|width_adapter_002|data_reg\(14),
	sload => \u0|width_adapter_002|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|writedata_reg\(14));

-- Location: LCCOMB_X22_Y22_N28
\u0|cmd_xbar_mux_003|src_payload~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~15_combout\ = (\u0|nios2_qsys_0|d_writedata\(15) & \u0|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_writedata\(15),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~15_combout\);

-- Location: LCCOMB_X25_Y22_N24
\u0|cmd_xbar_mux_003|src_payload~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~31_combout\ = (\u0|nios2_qsys_0|d_writedata\(31) & \u0|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_qsys_0|d_writedata\(31),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~31_combout\);

-- Location: LCFF_X25_Y22_N25
\u0|width_adapter_002|data_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~31_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter_002|use_reg~regout\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|data_reg\(15));

-- Location: LCFF_X22_Y22_N29
\u0|sram_0|writedata_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~15_combout\,
	sdata => \u0|width_adapter_002|data_reg\(15),
	sload => \u0|width_adapter_002|use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|writedata_reg\(15));

-- Location: LCCOMB_X38_Y18_N10
\u0|green_leds|data_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds|data_out[1]~feeder_combout\ = \u0|nios2_qsys_0|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|d_writedata\(1),
	combout => \u0|green_leds|data_out[1]~feeder_combout\);

-- Location: LCFF_X38_Y18_N11
\u0|green_leds|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|green_leds|data_out[1]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|green_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|green_leds|data_out\(1));

-- Location: LCCOMB_X38_Y18_N6
\u0|green_leds|data_out[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds|data_out[3]~feeder_combout\ = \u0|nios2_qsys_0|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|d_writedata\(3),
	combout => \u0|green_leds|data_out[3]~feeder_combout\);

-- Location: LCFF_X38_Y18_N7
\u0|green_leds|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|green_leds|data_out[3]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|green_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|green_leds|data_out\(3));

-- Location: LCCOMB_X38_Y18_N8
\u0|green_leds|data_out[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|green_leds|data_out[4]~feeder_combout\ = \u0|nios2_qsys_0|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_qsys_0|d_writedata\(4),
	combout => \u0|green_leds|data_out[4]~feeder_combout\);

-- Location: LCFF_X38_Y18_N9
\u0|green_leds|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|green_leds|data_out[4]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|green_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|green_leds|data_out\(4));

-- Location: LCFF_X38_Y18_N3
\u0|green_leds|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|green_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|green_leds|data_out\(5));

-- Location: LCFF_X38_Y18_N13
\u0|green_leds|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|nios2_qsys_0|d_writedata\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|green_leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|green_leds|data_out\(6));

-- Location: LCCOMB_X5_Y24_N4
\u0|character_lcd_0|Char_LCD_Comm|LCD_BLON~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|LCD_BLON~feeder_combout\ = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|LCD_BLON~feeder_combout\);

-- Location: LCFF_X5_Y24_N5
\u0|character_lcd_0|Char_LCD_Comm|LCD_BLON\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|LCD_BLON~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|LCD_BLON~regout\);

-- Location: LCCOMB_X5_Y24_N6
\u0|character_lcd_0|Char_LCD_Comm|LCD_ON~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|LCD_ON~feeder_combout\ = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|LCD_ON~feeder_combout\);

-- Location: LCFF_X5_Y24_N7
\u0|character_lcd_0|Char_LCD_Comm|LCD_ON\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|LCD_ON~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|LCD_ON~regout\);

-- Location: LCCOMB_X16_Y20_N18
\u0|character_lcd_0|rs~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|rs~1_combout\ = (\u0|character_lcd_0|rs~0_combout\ & (\u0|width_adapter_004|address_reg\(0) & (\u0|width_adapter_004|use_reg~regout\ & !\u0|character_lcd_0|s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|character_lcd_0|rs~0_combout\,
	datab => \u0|width_adapter_004|address_reg\(0),
	datac => \u0|width_adapter_004|use_reg~regout\,
	datad => \u0|character_lcd_0|s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY~regout\,
	combout => \u0|character_lcd_0|rs~1_combout\);

-- Location: LCFF_X16_Y20_N19
\u0|character_lcd_0|rs\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|rs~1_combout\,
	ena => \u0|character_lcd_0|rw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|rs~regout\);

-- Location: LCCOMB_X4_Y24_N0
\u0|character_lcd_0|Char_LCD_Comm|LCD_RS~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|LCD_RS~0_combout\ = (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & \u0|character_lcd_0|rs~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datad => \u0|character_lcd_0|rs~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|LCD_RS~0_combout\);

-- Location: LCFF_X4_Y24_N1
\u0|character_lcd_0|Char_LCD_Comm|LCD_RS\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|LCD_RS~0_combout\,
	ena => \u0|character_lcd_0|Char_LCD_Comm|LCD_RS~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|LCD_RS~regout\);

-- Location: LCCOMB_X3_Y24_N4
\u0|character_lcd_0|Char_LCD_Comm|LCD_EN~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|character_lcd_0|Char_LCD_Comm|LCD_EN~0_combout\ = (\u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE~regout\ & \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|character_lcd_0|Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE~regout\,
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|character_lcd_0|Char_LCD_Comm|LCD_EN~0_combout\);

-- Location: LCFF_X3_Y24_N5
\u0|character_lcd_0|Char_LCD_Comm|LCD_EN\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|character_lcd_0|Char_LCD_Comm|LCD_EN~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|character_lcd_0|Char_LCD_Comm|LCD_EN~regout\);

-- Location: LCCOMB_X20_Y12_N22
\u0|sdram_0|m_addr[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|m_addr[3]~0_combout\ = (\u0|sdram_0|m_state.000001000~regout\ & (((\u0|sdram_0|f_select~combout\)))) # (!\u0|sdram_0|m_state.000001000~regout\ & ((\u0|sdram_0|m_state.000010000~regout\ & ((\u0|sdram_0|f_select~combout\))) # 
-- (!\u0|sdram_0|m_state.000010000~regout\ & (\u0|sdram_0|m_state.000000010~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000000010~regout\,
	datab => \u0|sdram_0|m_state.000001000~regout\,
	datac => \u0|sdram_0|f_select~combout\,
	datad => \u0|sdram_0|m_state.000010000~regout\,
	combout => \u0|sdram_0|m_addr[3]~0_combout\);

-- Location: LCFF_X20_Y12_N1
\u0|sdram_0|i_addr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|sdram_0|i_state.111~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|i_addr\(11));

-- Location: LCCOMB_X21_Y15_N8
\u0|width_adapter|out_data[19]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[19]~15_combout\ = (\u0|width_adapter|address_reg\(1) & \u0|width_adapter|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter|address_reg\(1),
	datac => \u0|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|out_data[19]~15_combout\);

-- Location: LCFF_X21_Y15_N9
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[19]~15_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(18));

-- Location: LCFF_X21_Y15_N3
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|width_adapter|out_data[19]~15_combout\,
	sload => VCC,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(18));

-- Location: LCCOMB_X20_Y13_N22
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[18]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[18]~15_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(18))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(18),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(18),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[18]~15_combout\);

-- Location: LCFF_X20_Y13_N23
\u0|sdram_0|active_addr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[18]~15_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_addr\(0));

-- Location: LCCOMB_X20_Y13_N8
\u0|sdram_0|Selector94~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector94~0_combout\ = (\u0|sdram_0|WideOr9~0_combout\ & (!\u0|sdram_0|i_addr\(11) & (!\u0|sdram_0|m_addr[3]~0_combout\))) # (!\u0|sdram_0|WideOr9~0_combout\ & (((\u0|sdram_0|m_addr[3]~0_combout\) # (\u0|sdram_0|active_addr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|WideOr9~0_combout\,
	datab => \u0|sdram_0|i_addr\(11),
	datac => \u0|sdram_0|m_addr[3]~0_combout\,
	datad => \u0|sdram_0|active_addr\(0),
	combout => \u0|sdram_0|Selector94~0_combout\);

-- Location: LCCOMB_X20_Y13_N18
\u0|sdram_0|Selector94~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector94~1_combout\ = (\u0|sdram_0|m_addr[3]~0_combout\ & ((\u0|sdram_0|Selector94~0_combout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[18]~15_combout\))) # (!\u0|sdram_0|Selector94~0_combout\ & 
-- (\u0|sdram_0|active_addr\(9))))) # (!\u0|sdram_0|m_addr[3]~0_combout\ & (((\u0|sdram_0|Selector94~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|active_addr\(9),
	datab => \u0|sdram_0|m_addr[3]~0_combout\,
	datac => \u0|sdram_0|Selector94~0_combout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[18]~15_combout\,
	combout => \u0|sdram_0|Selector94~1_combout\);

-- Location: LCCOMB_X16_Y12_N8
\u0|sdram_0|m_addr[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|m_addr[3]~1_combout\ = (!\u0|sdram_0|m_state.000100000~regout\ & !\u0|sdram_0|m_state.000000100~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|m_state.000100000~regout\,
	datad => \u0|sdram_0|m_state.000000100~regout\,
	combout => \u0|sdram_0|m_addr[3]~1_combout\);

-- Location: LCCOMB_X16_Y12_N18
\u0|sdram_0|m_addr[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|m_addr[3]~2_combout\ = (!\u0|sdram_0|m_state.100000000~regout\ & (!\u0|sdram_0|Selector25~4_combout\ & (\u0|sdram_0|m_addr[3]~1_combout\ & !\u0|sdram_0|m_state.010000000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.100000000~regout\,
	datab => \u0|sdram_0|Selector25~4_combout\,
	datac => \u0|sdram_0|m_addr[3]~1_combout\,
	datad => \u0|sdram_0|m_state.010000000~regout\,
	combout => \u0|sdram_0|m_addr[3]~2_combout\);

-- Location: LCFF_X19_Y13_N17
\u0|sdram_0|active_addr[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[28]~5_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_addr\(10));

-- Location: LCCOMB_X22_Y15_N10
\u0|cmd_xbar_mux_002|src_data[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_data\(38) = (\u0|nios2_qsys_0|W_alu_result\(2) & ((\u0|cmd_xbar_mux_002|saved_grant\(1)) # ((\u0|nios2_qsys_0|F_pc\(0) & \u0|cmd_xbar_mux_002|saved_grant\(0))))) # (!\u0|nios2_qsys_0|W_alu_result\(2) & (\u0|nios2_qsys_0|F_pc\(0) & 
-- ((\u0|cmd_xbar_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(2),
	datab => \u0|nios2_qsys_0|F_pc\(0),
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|cmd_xbar_mux_002|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_002|src_data\(38));

-- Location: LCFF_X22_Y15_N11
\u0|width_adapter|address_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_data\(38),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|address_reg\(2));

-- Location: LCCOMB_X21_Y15_N28
\u0|width_adapter|out_data[20]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[20]~16_combout\ = (\u0|width_adapter|use_reg~regout\ & ((\u0|width_adapter|address_reg\(2)))) # (!\u0|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_002|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|src_data\(38),
	datab => \u0|width_adapter|address_reg\(2),
	datac => \u0|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|out_data[20]~16_combout\);

-- Location: LCCOMB_X21_Y15_N6
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[19]~feeder_combout\ = \u0|width_adapter|out_data[20]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|out_data[20]~16_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[19]~feeder_combout\);

-- Location: LCFF_X21_Y15_N7
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[19]~feeder_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(19));

-- Location: LCFF_X21_Y15_N29
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[20]~16_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(19));

-- Location: LCCOMB_X19_Y13_N14
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[19]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[19]~16_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(19)))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(19),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(19),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[19]~16_combout\);

-- Location: LCFF_X19_Y13_N15
\u0|sdram_0|active_addr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[19]~16_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_addr\(1));

-- Location: LCCOMB_X19_Y13_N0
\u0|sdram_0|Selector93~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector93~0_combout\ = (\u0|sdram_0|WideOr9~0_combout\ & (((!\u0|sdram_0|i_addr\(11) & !\u0|sdram_0|m_addr[3]~0_combout\)))) # (!\u0|sdram_0|WideOr9~0_combout\ & ((\u0|sdram_0|active_addr\(1)) # ((\u0|sdram_0|m_addr[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|WideOr9~0_combout\,
	datab => \u0|sdram_0|active_addr\(1),
	datac => \u0|sdram_0|i_addr\(11),
	datad => \u0|sdram_0|m_addr[3]~0_combout\,
	combout => \u0|sdram_0|Selector93~0_combout\);

-- Location: LCCOMB_X19_Y13_N18
\u0|sdram_0|Selector93~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector93~1_combout\ = (\u0|sdram_0|Selector93~0_combout\ & (((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[19]~16_combout\) # (!\u0|sdram_0|m_addr[3]~0_combout\)))) # (!\u0|sdram_0|Selector93~0_combout\ & 
-- (\u0|sdram_0|active_addr\(10) & ((\u0|sdram_0|m_addr[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|active_addr\(10),
	datab => \u0|sdram_0|Selector93~0_combout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[19]~16_combout\,
	datad => \u0|sdram_0|m_addr[3]~0_combout\,
	combout => \u0|sdram_0|Selector93~1_combout\);

-- Location: LCCOMB_X22_Y15_N20
\u0|cmd_xbar_mux_002|src_data[39]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_data\(39) = (\u0|cmd_xbar_mux_002|saved_grant\(0) & ((\u0|nios2_qsys_0|F_pc\(1)) # ((\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(3))))) # (!\u0|cmd_xbar_mux_002|saved_grant\(0) & 
-- (\u0|cmd_xbar_mux_002|saved_grant\(1) & (\u0|nios2_qsys_0|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(0),
	datab => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u0|nios2_qsys_0|W_alu_result\(3),
	datad => \u0|nios2_qsys_0|F_pc\(1),
	combout => \u0|cmd_xbar_mux_002|src_data\(39));

-- Location: LCFF_X22_Y15_N21
\u0|width_adapter|address_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_data\(39),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|address_reg\(3));

-- Location: LCCOMB_X21_Y13_N8
\u0|width_adapter|out_data[21]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[21]~17_combout\ = (\u0|width_adapter|use_reg~regout\ & ((\u0|width_adapter|address_reg\(3)))) # (!\u0|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_002|src_data\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter|use_reg~regout\,
	datac => \u0|cmd_xbar_mux_002|src_data\(39),
	datad => \u0|width_adapter|address_reg\(3),
	combout => \u0|width_adapter|out_data[21]~17_combout\);

-- Location: LCFF_X21_Y13_N9
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[21]~17_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(20));

-- Location: LCFF_X21_Y13_N11
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|width_adapter|out_data[21]~17_combout\,
	sload => VCC,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(20));

-- Location: LCCOMB_X19_Y13_N20
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[20]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[20]~17_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(20))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(20),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(20),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[20]~17_combout\);

-- Location: LCFF_X19_Y13_N21
\u0|sdram_0|active_addr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[20]~17_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_addr\(2));

-- Location: LCCOMB_X19_Y13_N30
\u0|sdram_0|Selector92~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector92~0_combout\ = (\u0|sdram_0|WideOr9~0_combout\ & (((!\u0|sdram_0|i_addr\(11) & !\u0|sdram_0|m_addr[3]~0_combout\)))) # (!\u0|sdram_0|WideOr9~0_combout\ & ((\u0|sdram_0|active_addr\(2)) # ((\u0|sdram_0|m_addr[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|WideOr9~0_combout\,
	datab => \u0|sdram_0|active_addr\(2),
	datac => \u0|sdram_0|i_addr\(11),
	datad => \u0|sdram_0|m_addr[3]~0_combout\,
	combout => \u0|sdram_0|Selector92~0_combout\);

-- Location: LCCOMB_X19_Y13_N24
\u0|sdram_0|Selector92~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector92~1_combout\ = (\u0|sdram_0|m_addr[3]~0_combout\ & ((\u0|sdram_0|Selector92~0_combout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[20]~17_combout\))) # (!\u0|sdram_0|Selector92~0_combout\ & 
-- (\u0|sdram_0|active_addr\(11))))) # (!\u0|sdram_0|m_addr[3]~0_combout\ & (((\u0|sdram_0|Selector92~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_addr[3]~0_combout\,
	datab => \u0|sdram_0|active_addr\(11),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[20]~17_combout\,
	datad => \u0|sdram_0|Selector92~0_combout\,
	combout => \u0|sdram_0|Selector92~1_combout\);

-- Location: LCCOMB_X22_Y15_N14
\u0|cmd_xbar_mux_002|src_data[40]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_data\(40) = (\u0|nios2_qsys_0|F_pc\(2) & ((\u0|cmd_xbar_mux_002|saved_grant\(0)) # ((\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(4))))) # (!\u0|nios2_qsys_0|F_pc\(2) & 
-- (\u0|cmd_xbar_mux_002|saved_grant\(1) & (\u0|nios2_qsys_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(2),
	datab => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u0|nios2_qsys_0|W_alu_result\(4),
	datad => \u0|cmd_xbar_mux_002|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_002|src_data\(40));

-- Location: LCFF_X22_Y15_N15
\u0|width_adapter|address_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_data\(40),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|address_reg\(4));

-- Location: LCCOMB_X21_Y13_N20
\u0|width_adapter|out_data[22]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[22]~18_combout\ = (\u0|width_adapter|use_reg~regout\ & (\u0|width_adapter|address_reg\(4))) # (!\u0|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_002|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter|address_reg\(4),
	datac => \u0|width_adapter|use_reg~regout\,
	datad => \u0|cmd_xbar_mux_002|src_data\(40),
	combout => \u0|width_adapter|out_data[22]~18_combout\);

-- Location: LCFF_X21_Y13_N15
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|width_adapter|out_data[22]~18_combout\,
	sload => VCC,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(21));

-- Location: LCFF_X21_Y13_N21
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[22]~18_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(21));

-- Location: LCCOMB_X19_Y13_N26
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[21]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[21]~18_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(21)))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(21),
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(21),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[21]~18_combout\);

-- Location: LCFF_X19_Y13_N27
\u0|sdram_0|active_addr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[21]~18_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_addr\(3));

-- Location: LCCOMB_X19_Y13_N28
\u0|sdram_0|Selector91~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector91~0_combout\ = (\u0|sdram_0|WideOr9~0_combout\ & (((!\u0|sdram_0|i_addr\(11) & !\u0|sdram_0|m_addr[3]~0_combout\)))) # (!\u0|sdram_0|WideOr9~0_combout\ & ((\u0|sdram_0|active_addr\(3)) # ((\u0|sdram_0|m_addr[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|WideOr9~0_combout\,
	datab => \u0|sdram_0|active_addr\(3),
	datac => \u0|sdram_0|i_addr\(11),
	datad => \u0|sdram_0|m_addr[3]~0_combout\,
	combout => \u0|sdram_0|Selector91~0_combout\);

-- Location: LCCOMB_X19_Y13_N22
\u0|sdram_0|Selector91~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector91~1_combout\ = (\u0|sdram_0|Selector91~0_combout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[21]~18_combout\) # ((!\u0|sdram_0|m_addr[3]~0_combout\)))) # (!\u0|sdram_0|Selector91~0_combout\ & 
-- (((\u0|sdram_0|active_addr\(12) & \u0|sdram_0|m_addr[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[21]~18_combout\,
	datab => \u0|sdram_0|Selector91~0_combout\,
	datac => \u0|sdram_0|active_addr\(12),
	datad => \u0|sdram_0|m_addr[3]~0_combout\,
	combout => \u0|sdram_0|Selector91~1_combout\);

-- Location: LCCOMB_X22_Y15_N8
\u0|cmd_xbar_mux_002|src_data[41]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_data\(41) = (\u0|cmd_xbar_mux_002|saved_grant\(0) & ((\u0|nios2_qsys_0|F_pc\(3)) # ((\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(5))))) # (!\u0|cmd_xbar_mux_002|saved_grant\(0) & 
-- (((\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(0),
	datab => \u0|nios2_qsys_0|F_pc\(3),
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|nios2_qsys_0|W_alu_result\(5),
	combout => \u0|cmd_xbar_mux_002|src_data\(41));

-- Location: LCFF_X22_Y15_N9
\u0|width_adapter|address_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_data\(41),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|address_reg\(5));

-- Location: LCCOMB_X21_Y13_N24
\u0|width_adapter|out_data[23]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[23]~19_combout\ = (\u0|width_adapter|use_reg~regout\ & ((\u0|width_adapter|address_reg\(5)))) # (!\u0|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_002|src_data\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|src_data\(41),
	datab => \u0|width_adapter|address_reg\(5),
	datac => \u0|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|out_data[23]~19_combout\);

-- Location: LCFF_X21_Y13_N19
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|width_adapter|out_data[23]~19_combout\,
	sload => VCC,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(22));

-- Location: LCCOMB_X20_Y13_N4
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[22]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[22]~19_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(22))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(22),
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(22),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[22]~19_combout\);

-- Location: LCFF_X20_Y13_N5
\u0|sdram_0|active_addr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[22]~19_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_addr\(4));

-- Location: LCCOMB_X20_Y13_N14
\u0|sdram_0|Selector90~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector90~0_combout\ = (!\u0|sdram_0|WideOr9~0_combout\ & ((\u0|sdram_0|f_select~combout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[22]~19_combout\)) # (!\u0|sdram_0|f_select~combout\ & 
-- ((\u0|sdram_0|active_addr\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|WideOr9~0_combout\,
	datab => \u0|sdram_0|f_select~combout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[22]~19_combout\,
	datad => \u0|sdram_0|active_addr\(4),
	combout => \u0|sdram_0|Selector90~0_combout\);

-- Location: LCCOMB_X20_Y13_N0
\u0|sdram_0|Selector90~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector90~1_combout\ = (\u0|sdram_0|Selector90~0_combout\) # ((\u0|sdram_0|WideOr9~0_combout\ & ((\u0|sdram_0|active_addr\(13)) # (!\u0|sdram_0|m_state.000000010~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|WideOr9~0_combout\,
	datab => \u0|sdram_0|m_state.000000010~regout\,
	datac => \u0|sdram_0|Selector90~0_combout\,
	datad => \u0|sdram_0|active_addr\(13),
	combout => \u0|sdram_0|Selector90~1_combout\);

-- Location: LCCOMB_X22_Y15_N2
\u0|cmd_xbar_mux_002|src_data[42]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_data\(42) = (\u0|nios2_qsys_0|F_pc\(4) & ((\u0|cmd_xbar_mux_002|saved_grant\(0)) # ((\u0|nios2_qsys_0|W_alu_result\(6) & \u0|cmd_xbar_mux_002|saved_grant\(1))))) # (!\u0|nios2_qsys_0|F_pc\(4) & (\u0|nios2_qsys_0|W_alu_result\(6) & 
-- (\u0|cmd_xbar_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(4),
	datab => \u0|nios2_qsys_0|W_alu_result\(6),
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|cmd_xbar_mux_002|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_002|src_data\(42));

-- Location: LCCOMB_X21_Y13_N4
\u0|width_adapter|out_data[24]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[24]~20_combout\ = (\u0|width_adapter|use_reg~regout\ & (\u0|width_adapter|address_reg\(6))) # (!\u0|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_002|src_data\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|address_reg\(6),
	datac => \u0|width_adapter|use_reg~regout\,
	datad => \u0|cmd_xbar_mux_002|src_data\(42),
	combout => \u0|width_adapter|out_data[24]~20_combout\);

-- Location: LCFF_X21_Y13_N31
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|width_adapter|out_data[24]~20_combout\,
	sload => VCC,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(23));

-- Location: LCCOMB_X20_Y13_N26
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[23]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[23]~20_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(23))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(23),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(23),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[23]~20_combout\);

-- Location: LCFF_X20_Y13_N27
\u0|sdram_0|active_addr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[23]~20_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_addr\(5));

-- Location: LCCOMB_X20_Y13_N20
\u0|sdram_0|Selector89~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector89~0_combout\ = (!\u0|sdram_0|WideOr9~0_combout\ & ((\u0|sdram_0|f_select~combout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[23]~20_combout\)) # (!\u0|sdram_0|f_select~combout\ & 
-- ((\u0|sdram_0|active_addr\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|WideOr9~0_combout\,
	datab => \u0|sdram_0|f_select~combout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[23]~20_combout\,
	datad => \u0|sdram_0|active_addr\(5),
	combout => \u0|sdram_0|Selector89~0_combout\);

-- Location: LCFF_X20_Y13_N17
\u0|sdram_0|active_addr[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[32]~9_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_addr\(14));

-- Location: LCCOMB_X20_Y13_N30
\u0|sdram_0|Selector89~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector89~1_combout\ = (\u0|sdram_0|Selector89~0_combout\) # ((\u0|sdram_0|WideOr9~0_combout\ & ((\u0|sdram_0|active_addr\(14)) # (!\u0|sdram_0|m_state.000000010~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|Selector89~0_combout\,
	datab => \u0|sdram_0|m_state.000000010~regout\,
	datac => \u0|sdram_0|active_addr\(14),
	datad => \u0|sdram_0|WideOr9~0_combout\,
	combout => \u0|sdram_0|Selector89~1_combout\);

-- Location: LCCOMB_X22_Y14_N8
\u0|cmd_xbar_mux_002|src_data[43]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_data\(43) = (\u0|cmd_xbar_mux_002|saved_grant\(1) & ((\u0|nios2_qsys_0|W_alu_result\(7)) # ((\u0|nios2_qsys_0|F_pc\(5) & \u0|cmd_xbar_mux_002|saved_grant\(0))))) # (!\u0|cmd_xbar_mux_002|saved_grant\(1) & 
-- (((\u0|nios2_qsys_0|F_pc\(5) & \u0|cmd_xbar_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u0|nios2_qsys_0|W_alu_result\(7),
	datac => \u0|nios2_qsys_0|F_pc\(5),
	datad => \u0|cmd_xbar_mux_002|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_002|src_data\(43));

-- Location: LCFF_X22_Y14_N9
\u0|width_adapter|address_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_data\(43),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|address_reg\(7));

-- Location: LCCOMB_X21_Y13_N0
\u0|width_adapter|out_data[25]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[25]~21_combout\ = (\u0|width_adapter|use_reg~regout\ & (\u0|width_adapter|address_reg\(7))) # (!\u0|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_002|src_data\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter|address_reg\(7),
	datac => \u0|width_adapter|use_reg~regout\,
	datad => \u0|cmd_xbar_mux_002|src_data\(43),
	combout => \u0|width_adapter|out_data[25]~21_combout\);

-- Location: LCFF_X21_Y13_N1
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[25]~21_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(24));

-- Location: LCCOMB_X20_Y13_N24
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[24]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[24]~21_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(24)))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(24),
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(24),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[24]~21_combout\);

-- Location: LCFF_X20_Y13_N25
\u0|sdram_0|active_addr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[24]~21_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_addr\(6));

-- Location: LCCOMB_X20_Y13_N2
\u0|sdram_0|Selector88~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector88~0_combout\ = (\u0|sdram_0|WideOr9~0_combout\ & (!\u0|sdram_0|i_addr\(11) & (!\u0|sdram_0|m_addr[3]~0_combout\))) # (!\u0|sdram_0|WideOr9~0_combout\ & (((\u0|sdram_0|m_addr[3]~0_combout\) # (\u0|sdram_0|active_addr\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|WideOr9~0_combout\,
	datab => \u0|sdram_0|i_addr\(11),
	datac => \u0|sdram_0|m_addr[3]~0_combout\,
	datad => \u0|sdram_0|active_addr\(6),
	combout => \u0|sdram_0|Selector88~0_combout\);

-- Location: LCCOMB_X20_Y13_N28
\u0|sdram_0|Selector88~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector88~1_combout\ = (\u0|sdram_0|m_addr[3]~0_combout\ & ((\u0|sdram_0|Selector88~0_combout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[24]~21_combout\)) # (!\u0|sdram_0|Selector88~0_combout\ & 
-- ((\u0|sdram_0|active_addr\(15)))))) # (!\u0|sdram_0|m_addr[3]~0_combout\ & (((\u0|sdram_0|Selector88~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[24]~21_combout\,
	datab => \u0|sdram_0|m_addr[3]~0_combout\,
	datac => \u0|sdram_0|active_addr\(15),
	datad => \u0|sdram_0|Selector88~0_combout\,
	combout => \u0|sdram_0|Selector88~1_combout\);

-- Location: LCCOMB_X19_Y13_N2
\u0|sdram_0|Selector87~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector87~0_combout\ = (\u0|sdram_0|m_addr[3]~0_combout\ & ((\u0|sdram_0|active_addr\(16)) # ((!\u0|sdram_0|WideOr9~0_combout\)))) # (!\u0|sdram_0|m_addr[3]~0_combout\ & (((!\u0|sdram_0|i_addr\(11) & \u0|sdram_0|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_addr[3]~0_combout\,
	datab => \u0|sdram_0|active_addr\(16),
	datac => \u0|sdram_0|i_addr\(11),
	datad => \u0|sdram_0|WideOr9~0_combout\,
	combout => \u0|sdram_0|Selector87~0_combout\);

-- Location: LCCOMB_X22_Y15_N28
\u0|cmd_xbar_mux_002|src_data[44]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_data\(44) = (\u0|cmd_xbar_mux_002|saved_grant\(0) & ((\u0|nios2_qsys_0|F_pc\(6)) # ((\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(8))))) # (!\u0|cmd_xbar_mux_002|saved_grant\(0) & 
-- (\u0|cmd_xbar_mux_002|saved_grant\(1) & ((\u0|nios2_qsys_0|W_alu_result\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(0),
	datab => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datac => \u0|nios2_qsys_0|F_pc\(6),
	datad => \u0|nios2_qsys_0|W_alu_result\(8),
	combout => \u0|cmd_xbar_mux_002|src_data\(44));

-- Location: LCCOMB_X21_Y13_N28
\u0|width_adapter|out_data[26]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[26]~22_combout\ = (\u0|width_adapter|use_reg~regout\ & (\u0|width_adapter|address_reg\(8))) # (!\u0|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_002|src_data\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|address_reg\(8),
	datab => \u0|width_adapter|use_reg~regout\,
	datad => \u0|cmd_xbar_mux_002|src_data\(44),
	combout => \u0|width_adapter|out_data[26]~22_combout\);

-- Location: LCCOMB_X21_Y13_N6
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[25]~feeder_combout\ = \u0|width_adapter|out_data[26]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|out_data[26]~22_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[25]~feeder_combout\);

-- Location: LCFF_X21_Y13_N7
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[25]~feeder_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(25));

-- Location: LCCOMB_X19_Y13_N8
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[25]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[25]~22_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(25))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(25),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(25),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[25]~22_combout\);

-- Location: LCFF_X19_Y13_N9
\u0|sdram_0|active_addr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[25]~22_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_addr\(7));

-- Location: LCCOMB_X19_Y13_N12
\u0|sdram_0|Selector87~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector87~1_combout\ = (\u0|sdram_0|WideOr9~0_combout\ & (\u0|sdram_0|Selector87~0_combout\)) # (!\u0|sdram_0|WideOr9~0_combout\ & ((\u0|sdram_0|Selector87~0_combout\ & 
-- (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[25]~22_combout\)) # (!\u0|sdram_0|Selector87~0_combout\ & ((\u0|sdram_0|active_addr\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|WideOr9~0_combout\,
	datab => \u0|sdram_0|Selector87~0_combout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[25]~22_combout\,
	datad => \u0|sdram_0|active_addr\(7),
	combout => \u0|sdram_0|Selector87~1_combout\);

-- Location: LCFF_X20_Y15_N1
\u0|sdram_0|active_addr[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[35]~10_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_addr\(17));

-- Location: LCCOMB_X20_Y12_N26
\u0|sdram_0|Selector86~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector86~2_combout\ = (\u0|sdram_0|m_state.000000010~regout\ & ((\u0|sdram_0|active_addr\(17)))) # (!\u0|sdram_0|m_state.000000010~regout\ & (!\u0|sdram_0|i_addr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|i_addr\(11),
	datac => \u0|sdram_0|m_state.000000010~regout\,
	datad => \u0|sdram_0|active_addr\(17),
	combout => \u0|sdram_0|Selector86~2_combout\);

-- Location: LCCOMB_X20_Y12_N8
\u0|sdram_0|Selector86~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector86~3_combout\ = (\u0|sdram_0|m_state.001000000~regout\) # ((!\u0|sdram_0|m_state.000010000~regout\ & (!\u0|sdram_0|m_state.000001000~regout\ & \u0|sdram_0|Selector86~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|m_state.000001000~regout\,
	datac => \u0|sdram_0|m_state.001000000~regout\,
	datad => \u0|sdram_0|Selector86~2_combout\,
	combout => \u0|sdram_0|Selector86~3_combout\);

-- Location: LCCOMB_X20_Y12_N4
\u0|sdram_0|Selector85~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector85~2_combout\ = (\u0|sdram_0|m_state.000000010~regout\ & (\u0|sdram_0|active_addr\(18))) # (!\u0|sdram_0|m_state.000000010~regout\ & ((!\u0|sdram_0|i_addr\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|active_addr\(18),
	datab => \u0|sdram_0|i_addr\(11),
	datac => \u0|sdram_0|m_state.000000010~regout\,
	combout => \u0|sdram_0|Selector85~2_combout\);

-- Location: LCCOMB_X20_Y12_N2
\u0|sdram_0|Selector85~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector85~3_combout\ = (\u0|sdram_0|m_state.001000000~regout\) # ((!\u0|sdram_0|m_state.000001000~regout\ & (\u0|sdram_0|Selector85~2_combout\ & !\u0|sdram_0|m_state.000010000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.001000000~regout\,
	datab => \u0|sdram_0|m_state.000001000~regout\,
	datac => \u0|sdram_0|Selector85~2_combout\,
	datad => \u0|sdram_0|m_state.000010000~regout\,
	combout => \u0|sdram_0|Selector85~3_combout\);

-- Location: LCCOMB_X20_Y12_N30
\u0|sdram_0|Selector84~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector84~2_combout\ = (\u0|sdram_0|m_state.000000010~regout\ & (\u0|sdram_0|active_addr\(19))) # (!\u0|sdram_0|m_state.000000010~regout\ & ((!\u0|sdram_0|i_addr\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|active_addr\(19),
	datab => \u0|sdram_0|i_addr\(11),
	datac => \u0|sdram_0|m_state.000000010~regout\,
	combout => \u0|sdram_0|Selector84~2_combout\);

-- Location: LCCOMB_X20_Y12_N20
\u0|sdram_0|Selector84~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector84~3_combout\ = (\u0|sdram_0|m_state.001000000~regout\) # ((!\u0|sdram_0|m_state.000010000~regout\ & (!\u0|sdram_0|m_state.000001000~regout\ & \u0|sdram_0|Selector84~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|m_state.000001000~regout\,
	datac => \u0|sdram_0|m_state.001000000~regout\,
	datad => \u0|sdram_0|Selector84~2_combout\,
	combout => \u0|sdram_0|Selector84~3_combout\);

-- Location: LCCOMB_X20_Y12_N0
\u0|sdram_0|Selector83~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector83~2_combout\ = (\u0|sdram_0|m_state.000000010~regout\ & (\u0|sdram_0|active_addr\(20))) # (!\u0|sdram_0|m_state.000000010~regout\ & ((!\u0|sdram_0|i_addr\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000000010~regout\,
	datab => \u0|sdram_0|active_addr\(20),
	datac => \u0|sdram_0|i_addr\(11),
	combout => \u0|sdram_0|Selector83~2_combout\);

-- Location: LCCOMB_X20_Y12_N6
\u0|sdram_0|Selector83~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector83~3_combout\ = (\u0|sdram_0|m_state.001000000~regout\) # ((!\u0|sdram_0|m_state.000010000~regout\ & (!\u0|sdram_0|m_state.000001000~regout\ & \u0|sdram_0|Selector83~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|m_state.000001000~regout\,
	datac => \u0|sdram_0|m_state.001000000~regout\,
	datad => \u0|sdram_0|Selector83~2_combout\,
	combout => \u0|sdram_0|Selector83~3_combout\);

-- Location: LCCOMB_X20_Y17_N24
\u0|cmd_xbar_mux_002|src_data[45]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_data\(45) = (\u0|cmd_xbar_mux_002|saved_grant\(1) & ((\u0|nios2_qsys_0|W_alu_result\(9)) # ((\u0|nios2_qsys_0|F_pc\(7) & \u0|cmd_xbar_mux_002|saved_grant\(0))))) # (!\u0|cmd_xbar_mux_002|saved_grant\(1) & 
-- (((\u0|nios2_qsys_0|F_pc\(7) & \u0|cmd_xbar_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u0|nios2_qsys_0|W_alu_result\(9),
	datac => \u0|nios2_qsys_0|F_pc\(7),
	datad => \u0|cmd_xbar_mux_002|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_002|src_data\(45));

-- Location: LCCOMB_X19_Y15_N0
\u0|width_adapter|out_data[27]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|out_data[27]~1_combout\ = (\u0|width_adapter|use_reg~regout\ & (\u0|width_adapter|address_reg\(9))) # (!\u0|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_002|src_data\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|address_reg\(9),
	datab => \u0|width_adapter|use_reg~regout\,
	datad => \u0|cmd_xbar_mux_002|src_data\(45),
	combout => \u0|width_adapter|out_data[27]~1_combout\);

-- Location: LCFF_X19_Y15_N1
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter|out_data[27]~1_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(26));

-- Location: LCCOMB_X19_Y15_N26
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[26]~feeder_combout\ = \u0|width_adapter|out_data[27]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|out_data[27]~1_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[26]~feeder_combout\);

-- Location: LCFF_X19_Y15_N27
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[26]~feeder_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(26));

-- Location: LCCOMB_X18_Y12_N14
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[26]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[26]~0_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(26))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(26),
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(26),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[26]~0_combout\);

-- Location: LCFF_X18_Y12_N15
\u0|sdram_0|active_addr[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[26]~0_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_addr\(8));

-- Location: LCCOMB_X18_Y12_N20
\u0|sdram_0|Selector96~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector96~0_combout\ = (\u0|sdram_0|m_state.000000010~regout\ & (\u0|sdram_0|active_addr\(8))) # (!\u0|sdram_0|m_state.000000010~regout\ & ((\u0|sdram_0|f_select~combout\ & 
-- ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[26]~0_combout\))) # (!\u0|sdram_0|f_select~combout\ & (\u0|sdram_0|active_addr\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|active_addr\(8),
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[26]~0_combout\,
	datac => \u0|sdram_0|m_state.000000010~regout\,
	datad => \u0|sdram_0|f_select~combout\,
	combout => \u0|sdram_0|Selector96~0_combout\);

-- Location: LCCOMB_X20_Y12_N24
\u0|sdram_0|WideOr16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|WideOr16~0_combout\ = (\u0|sdram_0|m_state.000010000~regout\) # ((\u0|sdram_0|m_state.000001000~regout\) # (\u0|sdram_0|m_state.000000010~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000010000~regout\,
	datab => \u0|sdram_0|m_state.000001000~regout\,
	datac => \u0|sdram_0|m_state.000000010~regout\,
	combout => \u0|sdram_0|WideOr16~0_combout\);

-- Location: LCFF_X20_Y15_N19
\u0|sdram_0|active_addr[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[39]~2_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_addr\(21));

-- Location: LCCOMB_X20_Y15_N10
\u0|sdram_0|Selector95~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector95~0_combout\ = (\u0|sdram_0|m_state.000000010~regout\ & (((\u0|sdram_0|active_addr\(21))))) # (!\u0|sdram_0|m_state.000000010~regout\ & ((\u0|sdram_0|f_select~combout\ & 
-- (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[39]~2_combout\)) # (!\u0|sdram_0|f_select~combout\ & ((\u0|sdram_0|active_addr\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.000000010~regout\,
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[39]~2_combout\,
	datac => \u0|sdram_0|active_addr\(21),
	datad => \u0|sdram_0|f_select~combout\,
	combout => \u0|sdram_0|Selector95~0_combout\);

-- Location: CLKCTRL_X0_Y1_N1
\u0|altpll_0|sd1|_clk0~clkctrl_e_DRAM_CLK\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "external clock output",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|altpll_0|sd1|_clk0~clkctrl_e_DRAM_CLK_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|altpll_0|sd1|_clk0~clkctrl_e_DRAM_CLK_outclk\);

-- Location: LCCOMB_X16_Y12_N20
\u0|sdram_0|Selector19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector19~1_combout\ = (!\u0|sdram_0|m_state.001000000~regout\ & (!\u0|sdram_0|m_state.010000000~regout\ & (\u0|sdram_0|m_state.000000001~regout\ & !\u0|sdram_0|m_state.000000100~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.001000000~regout\,
	datab => \u0|sdram_0|m_state.010000000~regout\,
	datac => \u0|sdram_0|m_state.000000001~regout\,
	datad => \u0|sdram_0|m_state.000000100~regout\,
	combout => \u0|sdram_0|Selector19~1_combout\);

-- Location: LCCOMB_X16_Y12_N0
\u0|sdram_0|Selector19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector19~2_combout\ = (\u0|sdram_0|m_state.001000000~regout\ & (((!\u0|sdram_0|m_next.010000000~regout\ & \u0|sdram_0|m_state.000000100~regout\)) # (!\u0|sdram_0|refresh_request~regout\))) # (!\u0|sdram_0|m_state.001000000~regout\ & 
-- (!\u0|sdram_0|m_next.010000000~regout\ & ((\u0|sdram_0|m_state.000000100~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|m_state.001000000~regout\,
	datab => \u0|sdram_0|m_next.010000000~regout\,
	datac => \u0|sdram_0|refresh_request~regout\,
	datad => \u0|sdram_0|m_state.000000100~regout\,
	combout => \u0|sdram_0|Selector19~2_combout\);

-- Location: LCCOMB_X17_Y13_N28
\u0|sdram_0|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector19~0_combout\ = (!\u0|sdram_0|m_state.000000001~regout\ & ((\u0|sdram_0|init_done~regout\ & ((!\u0|sdram_0|refresh_request~regout\))) # (!\u0|sdram_0|init_done~regout\ & (!\u0|sdram_0|i_cmd\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|i_cmd\(3),
	datab => \u0|sdram_0|m_state.000000001~regout\,
	datac => \u0|sdram_0|init_done~regout\,
	datad => \u0|sdram_0|refresh_request~regout\,
	combout => \u0|sdram_0|Selector19~0_combout\);

-- Location: LCCOMB_X16_Y12_N26
\u0|sdram_0|Selector19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector19~3_combout\ = (!\u0|sdram_0|Selector19~0_combout\ & (((!\u0|sdram_0|Selector19~1_combout\ & !\u0|sdram_0|Selector19~2_combout\)) # (!\u0|sdram_0|active_cs_n~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|Selector19~1_combout\,
	datab => \u0|sdram_0|Selector19~2_combout\,
	datac => \u0|sdram_0|active_cs_n~regout\,
	datad => \u0|sdram_0|Selector19~0_combout\,
	combout => \u0|sdram_0|Selector19~3_combout\);

-- Location: LCCOMB_X20_Y17_N26
\u0|cmd_xbar_mux_002|src_data[34]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_data\(34) = (\u0|cmd_xbar_mux_002|saved_grant\(0)) # ((\u0|nios2_qsys_0|d_byteenable\(2) & \u0|cmd_xbar_mux_002|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|d_byteenable\(2),
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|cmd_xbar_mux_002|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_002|src_data\(34));

-- Location: LCFF_X20_Y17_N27
\u0|width_adapter|byteen_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|src_data\(34),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|data_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|byteen_reg\(0));

-- Location: LCCOMB_X23_Y13_N20
\u0|sdram_0|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|comb~0_combout\ = (!\u0|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_002|saved_grant\(0)) # ((\u0|cmd_xbar_mux_002|saved_grant\(1) & \u0|nios2_qsys_0|d_byteenable\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datab => \u0|width_adapter|use_reg~regout\,
	datac => \u0|nios2_qsys_0|d_byteenable\(0),
	datad => \u0|cmd_xbar_mux_002|saved_grant\(0),
	combout => \u0|sdram_0|comb~0_combout\);

-- Location: LCCOMB_X21_Y13_N16
\u0|sdram_0|comb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|comb~1_combout\ = (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ & (!\u0|sdram_0|comb~0_combout\ & ((!\u0|width_adapter|use_reg~regout\) # (!\u0|width_adapter|byteen_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	datab => \u0|width_adapter|byteen_reg\(0),
	datac => \u0|width_adapter|use_reg~regout\,
	datad => \u0|sdram_0|comb~0_combout\,
	combout => \u0|sdram_0|comb~1_combout\);

-- Location: LCFF_X21_Y13_N17
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|comb~1_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(16));

-- Location: LCFF_X21_Y13_N27
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	sdata => \u0|sdram_0|comb~1_combout\,
	sload => VCC,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(16));

-- Location: LCCOMB_X18_Y12_N0
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[16]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[16]~23_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(16))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(16),
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(16),
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[16]~23_combout\);

-- Location: LCFF_X18_Y12_N1
\u0|sdram_0|active_dqm[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[16]~23_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_dqm\(0));

-- Location: LCCOMB_X18_Y12_N10
\u0|sdram_0|Selector114~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector114~0_combout\ = (\u0|sdram_0|m_state.000000010~regout\ & (\u0|sdram_0|active_dqm\(0))) # (!\u0|sdram_0|m_state.000000010~regout\ & ((\u0|sdram_0|f_select~combout\ & 
-- ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[16]~23_combout\))) # (!\u0|sdram_0|f_select~combout\ & (\u0|sdram_0|active_dqm\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|active_dqm\(0),
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[16]~23_combout\,
	datac => \u0|sdram_0|m_state.000000010~regout\,
	datad => \u0|sdram_0|f_select~combout\,
	combout => \u0|sdram_0|Selector114~0_combout\);

-- Location: LCCOMB_X20_Y17_N16
\u0|sdram_0|comb~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|comb~2_combout\ = (!\u0|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_002|saved_grant\(0)) # ((\u0|nios2_qsys_0|d_byteenable\(1) & \u0|cmd_xbar_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|use_reg~regout\,
	datab => \u0|nios2_qsys_0|d_byteenable\(1),
	datac => \u0|cmd_xbar_mux_002|saved_grant\(1),
	datad => \u0|cmd_xbar_mux_002|saved_grant\(0),
	combout => \u0|sdram_0|comb~2_combout\);

-- Location: LCCOMB_X21_Y13_N12
\u0|sdram_0|comb~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|comb~3_combout\ = (!\u0|sdram_0|comb~2_combout\ & (!\u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ & ((!\u0|width_adapter|use_reg~regout\) # (!\u0|width_adapter|byteen_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|byteen_reg\(1),
	datab => \u0|sdram_0|comb~2_combout\,
	datac => \u0|width_adapter|use_reg~regout\,
	datad => \u0|sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	combout => \u0|sdram_0|comb~3_combout\);

-- Location: LCFF_X21_Y13_N13
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|comb~3_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(17));

-- Location: LCCOMB_X21_Y13_N22
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[17]~feeder_combout\ = \u0|sdram_0|comb~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_0|comb~3_combout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[17]~feeder_combout\);

-- Location: LCFF_X21_Y13_N23
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[17]~feeder_combout\,
	ena => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(17));

-- Location: LCCOMB_X20_Y12_N18
\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[17]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[17]~24_combout\ = (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(17))) # 
-- (!\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\ & ((\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_1\(17),
	datac => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|entry_0\(17),
	datad => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_address~regout\,
	combout => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[17]~24_combout\);

-- Location: LCFF_X20_Y12_N19
\u0|sdram_0|active_dqm[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[17]~24_combout\,
	ena => \u0|sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_0|active_dqm\(1));

-- Location: LCCOMB_X20_Y12_N12
\u0|sdram_0|Selector113~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_0|Selector113~0_combout\ = (\u0|sdram_0|f_select~combout\ & ((\u0|sdram_0|m_state.000000010~regout\ & ((\u0|sdram_0|active_dqm\(1)))) # (!\u0|sdram_0|m_state.000000010~regout\ & 
-- (\u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[17]~24_combout\)))) # (!\u0|sdram_0|f_select~combout\ & (((\u0|sdram_0|active_dqm\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_0|f_select~combout\,
	datab => \u0|sdram_0|the_niosII_system_sdram_0_input_efifo_module|rd_data[17]~24_combout\,
	datac => \u0|sdram_0|m_state.000000010~regout\,
	datad => \u0|sdram_0|active_dqm\(1),
	combout => \u0|sdram_0|Selector113~0_combout\);

-- Location: LCCOMB_X29_Y14_N2
\u0|width_adapter_002|out_data[19]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|out_data[19]~0_combout\ = (\u0|width_adapter_002|use_reg~regout\ & \u0|width_adapter_002|address_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter_002|use_reg~regout\,
	datac => \u0|width_adapter_002|address_reg\(1),
	combout => \u0|width_adapter_002|out_data[19]~0_combout\);

-- Location: LCFF_X29_Y14_N3
\u0|sram_0|SRAM_ADDR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_002|out_data[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|SRAM_ADDR\(0));

-- Location: LCCOMB_X23_Y21_N26
\u0|cmd_xbar_mux_003|src_data[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_data\(38) = (\u0|nios2_qsys_0|W_alu_result\(2) & ((\u0|cmd_xbar_mux_003|saved_grant\(1)) # ((\u0|nios2_qsys_0|F_pc\(0) & \u0|cmd_xbar_mux_003|saved_grant\(0))))) # (!\u0|nios2_qsys_0|W_alu_result\(2) & (\u0|nios2_qsys_0|F_pc\(0) & 
-- (\u0|cmd_xbar_mux_003|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(2),
	datab => \u0|nios2_qsys_0|F_pc\(0),
	datac => \u0|cmd_xbar_mux_003|saved_grant\(0),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_data\(38));

-- Location: LCFF_X23_Y21_N27
\u0|width_adapter_002|address_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_data\(38),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|address_reg\(2));

-- Location: LCCOMB_X23_Y21_N4
\u0|width_adapter_002|out_data[20]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|out_data[20]~1_combout\ = (\u0|width_adapter_002|use_reg~regout\ & ((\u0|width_adapter_002|address_reg\(2)))) # (!\u0|width_adapter_002|use_reg~regout\ & (\u0|cmd_xbar_mux_003|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_003|src_data\(38),
	datac => \u0|width_adapter_002|address_reg\(2),
	datad => \u0|width_adapter_002|use_reg~regout\,
	combout => \u0|width_adapter_002|out_data[20]~1_combout\);

-- Location: LCFF_X23_Y21_N5
\u0|sram_0|SRAM_ADDR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_002|out_data[20]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|SRAM_ADDR\(1));

-- Location: LCCOMB_X23_Y21_N28
\u0|cmd_xbar_mux_003|src_data[39]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_data\(39) = (\u0|cmd_xbar_mux_003|saved_grant\(0) & ((\u0|nios2_qsys_0|F_pc\(1)) # ((\u0|cmd_xbar_mux_003|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(3))))) # (!\u0|cmd_xbar_mux_003|saved_grant\(0) & 
-- (\u0|cmd_xbar_mux_003|saved_grant\(1) & ((\u0|nios2_qsys_0|W_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|saved_grant\(0),
	datab => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datac => \u0|nios2_qsys_0|F_pc\(1),
	datad => \u0|nios2_qsys_0|W_alu_result\(3),
	combout => \u0|cmd_xbar_mux_003|src_data\(39));

-- Location: LCFF_X23_Y21_N29
\u0|width_adapter_002|address_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_data\(39),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|address_reg\(3));

-- Location: LCCOMB_X23_Y21_N14
\u0|width_adapter_002|out_data[21]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|out_data[21]~2_combout\ = (\u0|width_adapter_002|use_reg~regout\ & (\u0|width_adapter_002|address_reg\(3))) # (!\u0|width_adapter_002|use_reg~regout\ & ((\u0|cmd_xbar_mux_003|src_data\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter_002|address_reg\(3),
	datac => \u0|cmd_xbar_mux_003|src_data\(39),
	datad => \u0|width_adapter_002|use_reg~regout\,
	combout => \u0|width_adapter_002|out_data[21]~2_combout\);

-- Location: LCFF_X23_Y21_N15
\u0|sram_0|SRAM_ADDR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_002|out_data[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|SRAM_ADDR\(2));

-- Location: LCCOMB_X23_Y21_N30
\u0|cmd_xbar_mux_003|src_data[40]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_data\(40) = (\u0|nios2_qsys_0|W_alu_result\(4) & ((\u0|cmd_xbar_mux_003|saved_grant\(1)) # ((\u0|nios2_qsys_0|F_pc\(2) & \u0|cmd_xbar_mux_003|saved_grant\(0))))) # (!\u0|nios2_qsys_0|W_alu_result\(4) & (\u0|nios2_qsys_0|F_pc\(2) & 
-- (\u0|cmd_xbar_mux_003|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(4),
	datab => \u0|nios2_qsys_0|F_pc\(2),
	datac => \u0|cmd_xbar_mux_003|saved_grant\(0),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_data\(40));

-- Location: LCFF_X23_Y21_N31
\u0|width_adapter_002|address_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_data\(40),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|address_reg\(4));

-- Location: LCCOMB_X23_Y21_N24
\u0|width_adapter_002|out_data[22]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|out_data[22]~3_combout\ = (\u0|width_adapter_002|use_reg~regout\ & ((\u0|width_adapter_002|address_reg\(4)))) # (!\u0|width_adapter_002|use_reg~regout\ & (\u0|cmd_xbar_mux_003|src_data\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_003|src_data\(40),
	datac => \u0|width_adapter_002|address_reg\(4),
	datad => \u0|width_adapter_002|use_reg~regout\,
	combout => \u0|width_adapter_002|out_data[22]~3_combout\);

-- Location: LCFF_X23_Y21_N25
\u0|sram_0|SRAM_ADDR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_002|out_data[22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|SRAM_ADDR\(3));

-- Location: LCCOMB_X22_Y21_N4
\u0|cmd_xbar_mux_003|src_data[41]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_data\(41) = (\u0|cmd_xbar_mux_003|saved_grant\(0) & ((\u0|nios2_qsys_0|F_pc\(3)) # ((\u0|nios2_qsys_0|W_alu_result\(5) & \u0|cmd_xbar_mux_003|saved_grant\(1))))) # (!\u0|cmd_xbar_mux_003|saved_grant\(0) & 
-- (\u0|nios2_qsys_0|W_alu_result\(5) & (\u0|cmd_xbar_mux_003|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|saved_grant\(0),
	datab => \u0|nios2_qsys_0|W_alu_result\(5),
	datac => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datad => \u0|nios2_qsys_0|F_pc\(3),
	combout => \u0|cmd_xbar_mux_003|src_data\(41));

-- Location: LCFF_X22_Y21_N5
\u0|width_adapter_002|address_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_data\(41),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|address_reg\(5));

-- Location: LCCOMB_X22_Y21_N18
\u0|width_adapter_002|out_data[23]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|out_data[23]~4_combout\ = (\u0|width_adapter_002|use_reg~regout\ & ((\u0|width_adapter_002|address_reg\(5)))) # (!\u0|width_adapter_002|use_reg~regout\ & (\u0|cmd_xbar_mux_003|src_data\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_003|src_data\(41),
	datac => \u0|width_adapter_002|use_reg~regout\,
	datad => \u0|width_adapter_002|address_reg\(5),
	combout => \u0|width_adapter_002|out_data[23]~4_combout\);

-- Location: LCFF_X22_Y21_N19
\u0|sram_0|SRAM_ADDR[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_002|out_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|SRAM_ADDR\(4));

-- Location: LCCOMB_X24_Y21_N2
\u0|cmd_xbar_mux_003|src_data[42]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_data\(42) = (\u0|nios2_qsys_0|F_pc\(4) & ((\u0|cmd_xbar_mux_003|saved_grant\(0)) # ((\u0|nios2_qsys_0|W_alu_result\(6) & \u0|cmd_xbar_mux_003|saved_grant\(1))))) # (!\u0|nios2_qsys_0|F_pc\(4) & (\u0|nios2_qsys_0|W_alu_result\(6) & 
-- (\u0|cmd_xbar_mux_003|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(4),
	datab => \u0|nios2_qsys_0|W_alu_result\(6),
	datac => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_003|src_data\(42));

-- Location: LCCOMB_X24_Y21_N20
\u0|width_adapter_002|out_data[24]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|out_data[24]~5_combout\ = (\u0|width_adapter_002|use_reg~regout\ & (\u0|width_adapter_002|address_reg\(6))) # (!\u0|width_adapter_002|use_reg~regout\ & ((\u0|cmd_xbar_mux_003|src_data\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_002|address_reg\(6),
	datab => \u0|cmd_xbar_mux_003|src_data\(42),
	datad => \u0|width_adapter_002|use_reg~regout\,
	combout => \u0|width_adapter_002|out_data[24]~5_combout\);

-- Location: LCFF_X24_Y21_N21
\u0|sram_0|SRAM_ADDR[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_002|out_data[24]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|SRAM_ADDR\(5));

-- Location: LCCOMB_X25_Y21_N14
\u0|cmd_xbar_mux_003|src_data[43]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_data\(43) = (\u0|nios2_qsys_0|W_alu_result\(7) & ((\u0|cmd_xbar_mux_003|saved_grant\(1)) # ((\u0|cmd_xbar_mux_003|saved_grant\(0) & \u0|nios2_qsys_0|F_pc\(5))))) # (!\u0|nios2_qsys_0|W_alu_result\(7) & 
-- (\u0|cmd_xbar_mux_003|saved_grant\(0) & ((\u0|nios2_qsys_0|F_pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(7),
	datab => \u0|cmd_xbar_mux_003|saved_grant\(0),
	datac => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datad => \u0|nios2_qsys_0|F_pc\(5),
	combout => \u0|cmd_xbar_mux_003|src_data\(43));

-- Location: LCFF_X25_Y21_N15
\u0|width_adapter_002|address_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_data\(43),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|address_reg\(7));

-- Location: LCCOMB_X25_Y21_N24
\u0|width_adapter_002|out_data[25]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|out_data[25]~6_combout\ = (\u0|width_adapter_002|use_reg~regout\ & ((\u0|width_adapter_002|address_reg\(7)))) # (!\u0|width_adapter_002|use_reg~regout\ & (\u0|cmd_xbar_mux_003|src_data\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_002|use_reg~regout\,
	datab => \u0|cmd_xbar_mux_003|src_data\(43),
	datad => \u0|width_adapter_002|address_reg\(7),
	combout => \u0|width_adapter_002|out_data[25]~6_combout\);

-- Location: LCFF_X25_Y21_N25
\u0|sram_0|SRAM_ADDR[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_002|out_data[25]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|SRAM_ADDR\(6));

-- Location: LCCOMB_X25_Y21_N0
\u0|cmd_xbar_mux_003|src_data[44]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_data\(44) = (\u0|nios2_qsys_0|F_pc\(6) & ((\u0|cmd_xbar_mux_003|saved_grant\(0)) # ((\u0|nios2_qsys_0|W_alu_result\(8) & \u0|cmd_xbar_mux_003|saved_grant\(1))))) # (!\u0|nios2_qsys_0|F_pc\(6) & (\u0|nios2_qsys_0|W_alu_result\(8) & 
-- (\u0|cmd_xbar_mux_003|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(6),
	datab => \u0|nios2_qsys_0|W_alu_result\(8),
	datac => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_003|src_data\(44));

-- Location: LCFF_X25_Y21_N1
\u0|width_adapter_002|address_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_data\(44),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|address_reg\(8));

-- Location: LCCOMB_X25_Y21_N10
\u0|width_adapter_002|out_data[26]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|out_data[26]~7_combout\ = (\u0|width_adapter_002|use_reg~regout\ & ((\u0|width_adapter_002|address_reg\(8)))) # (!\u0|width_adapter_002|use_reg~regout\ & (\u0|cmd_xbar_mux_003|src_data\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_002|use_reg~regout\,
	datab => \u0|cmd_xbar_mux_003|src_data\(44),
	datac => \u0|width_adapter_002|address_reg\(8),
	combout => \u0|width_adapter_002|out_data[26]~7_combout\);

-- Location: LCFF_X25_Y21_N11
\u0|sram_0|SRAM_ADDR[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_002|out_data[26]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|SRAM_ADDR\(7));

-- Location: LCCOMB_X21_Y16_N8
\u0|cmd_xbar_mux_003|src_data[45]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_data\(45) = (\u0|nios2_qsys_0|W_alu_result\(9) & ((\u0|cmd_xbar_mux_003|saved_grant\(1)) # ((\u0|nios2_qsys_0|F_pc\(7) & \u0|cmd_xbar_mux_003|saved_grant\(0))))) # (!\u0|nios2_qsys_0|W_alu_result\(9) & (\u0|nios2_qsys_0|F_pc\(7) & 
-- (\u0|cmd_xbar_mux_003|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(9),
	datab => \u0|nios2_qsys_0|F_pc\(7),
	datac => \u0|cmd_xbar_mux_003|saved_grant\(0),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_data\(45));

-- Location: LCFF_X21_Y16_N9
\u0|width_adapter_002|address_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_data\(45),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|address_reg\(9));

-- Location: LCCOMB_X21_Y16_N0
\u0|width_adapter_002|out_data[27]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|out_data[27]~8_combout\ = (\u0|width_adapter_002|use_reg~regout\ & ((\u0|width_adapter_002|address_reg\(9)))) # (!\u0|width_adapter_002|use_reg~regout\ & (\u0|cmd_xbar_mux_003|src_data\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|src_data\(45),
	datab => \u0|width_adapter_002|address_reg\(9),
	datad => \u0|width_adapter_002|use_reg~regout\,
	combout => \u0|width_adapter_002|out_data[27]~8_combout\);

-- Location: LCFF_X21_Y16_N1
\u0|sram_0|SRAM_ADDR[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_002|out_data[27]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|SRAM_ADDR\(8));

-- Location: LCCOMB_X21_Y16_N18
\u0|cmd_xbar_mux_003|src_data[46]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_data\(46) = (\u0|cmd_xbar_mux_003|saved_grant\(1) & ((\u0|nios2_qsys_0|W_alu_result\(10)) # ((\u0|nios2_qsys_0|F_pc\(8) & \u0|cmd_xbar_mux_003|saved_grant\(0))))) # (!\u0|cmd_xbar_mux_003|saved_grant\(1) & 
-- (\u0|nios2_qsys_0|F_pc\(8) & (\u0|cmd_xbar_mux_003|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datab => \u0|nios2_qsys_0|F_pc\(8),
	datac => \u0|cmd_xbar_mux_003|saved_grant\(0),
	datad => \u0|nios2_qsys_0|W_alu_result\(10),
	combout => \u0|cmd_xbar_mux_003|src_data\(46));

-- Location: LCFF_X21_Y16_N19
\u0|width_adapter_002|address_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_data\(46),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|address_reg\(10));

-- Location: LCCOMB_X21_Y16_N2
\u0|width_adapter_002|out_data[28]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|out_data[28]~9_combout\ = (\u0|width_adapter_002|use_reg~regout\ & ((\u0|width_adapter_002|address_reg\(10)))) # (!\u0|width_adapter_002|use_reg~regout\ & (\u0|cmd_xbar_mux_003|src_data\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_002|use_reg~regout\,
	datab => \u0|cmd_xbar_mux_003|src_data\(46),
	datad => \u0|width_adapter_002|address_reg\(10),
	combout => \u0|width_adapter_002|out_data[28]~9_combout\);

-- Location: LCFF_X21_Y16_N3
\u0|sram_0|SRAM_ADDR[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_002|out_data[28]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|SRAM_ADDR\(9));

-- Location: LCCOMB_X25_Y20_N4
\u0|cmd_xbar_mux_003|src_data[47]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_data\(47) = (\u0|cmd_xbar_mux_003|saved_grant\(0) & ((\u0|nios2_qsys_0|F_pc\(9)) # ((\u0|cmd_xbar_mux_003|saved_grant\(1) & \u0|nios2_qsys_0|W_alu_result\(11))))) # (!\u0|cmd_xbar_mux_003|saved_grant\(0) & 
-- (\u0|cmd_xbar_mux_003|saved_grant\(1) & ((\u0|nios2_qsys_0|W_alu_result\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|saved_grant\(0),
	datab => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datac => \u0|nios2_qsys_0|F_pc\(9),
	datad => \u0|nios2_qsys_0|W_alu_result\(11),
	combout => \u0|cmd_xbar_mux_003|src_data\(47));

-- Location: LCFF_X25_Y20_N5
\u0|width_adapter_002|address_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_data\(47),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|address_reg\(11));

-- Location: LCCOMB_X25_Y20_N8
\u0|width_adapter_002|out_data[29]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|out_data[29]~10_combout\ = (\u0|width_adapter_002|use_reg~regout\ & (\u0|width_adapter_002|address_reg\(11))) # (!\u0|width_adapter_002|use_reg~regout\ & ((\u0|cmd_xbar_mux_003|src_data\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter_002|address_reg\(11),
	datac => \u0|cmd_xbar_mux_003|src_data\(47),
	datad => \u0|width_adapter_002|use_reg~regout\,
	combout => \u0|width_adapter_002|out_data[29]~10_combout\);

-- Location: LCFF_X25_Y20_N9
\u0|sram_0|SRAM_ADDR[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_002|out_data[29]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|SRAM_ADDR\(10));

-- Location: LCCOMB_X21_Y16_N12
\u0|cmd_xbar_mux_003|src_data[48]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_data\(48) = (\u0|nios2_qsys_0|F_pc\(10) & ((\u0|cmd_xbar_mux_003|saved_grant\(0)) # ((\u0|nios2_qsys_0|W_alu_result\(12) & \u0|cmd_xbar_mux_003|saved_grant\(1))))) # (!\u0|nios2_qsys_0|F_pc\(10) & 
-- (\u0|nios2_qsys_0|W_alu_result\(12) & ((\u0|cmd_xbar_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(10),
	datab => \u0|nios2_qsys_0|W_alu_result\(12),
	datac => \u0|cmd_xbar_mux_003|saved_grant\(0),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_data\(48));

-- Location: LCCOMB_X21_Y16_N28
\u0|width_adapter_002|out_data[30]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|out_data[30]~11_combout\ = (\u0|width_adapter_002|use_reg~regout\ & (\u0|width_adapter_002|address_reg\(12))) # (!\u0|width_adapter_002|use_reg~regout\ & ((\u0|cmd_xbar_mux_003|src_data\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_002|address_reg\(12),
	datac => \u0|cmd_xbar_mux_003|src_data\(48),
	datad => \u0|width_adapter_002|use_reg~regout\,
	combout => \u0|width_adapter_002|out_data[30]~11_combout\);

-- Location: LCFF_X21_Y16_N29
\u0|sram_0|SRAM_ADDR[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_002|out_data[30]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|SRAM_ADDR\(11));

-- Location: LCCOMB_X24_Y21_N28
\u0|cmd_xbar_mux_003|src_data[49]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_data\(49) = (\u0|nios2_qsys_0|W_alu_result\(13) & ((\u0|cmd_xbar_mux_003|saved_grant\(1)) # ((\u0|nios2_qsys_0|F_pc\(11) & \u0|cmd_xbar_mux_003|saved_grant\(0))))) # (!\u0|nios2_qsys_0|W_alu_result\(13) & 
-- (\u0|nios2_qsys_0|F_pc\(11) & ((\u0|cmd_xbar_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(13),
	datab => \u0|nios2_qsys_0|F_pc\(11),
	datac => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(0),
	combout => \u0|cmd_xbar_mux_003|src_data\(49));

-- Location: LCFF_X24_Y21_N29
\u0|width_adapter_002|address_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_data\(49),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|address_reg\(13));

-- Location: LCCOMB_X24_Y21_N6
\u0|width_adapter_002|out_data[31]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|out_data[31]~12_combout\ = (\u0|width_adapter_002|use_reg~regout\ & ((\u0|width_adapter_002|address_reg\(13)))) # (!\u0|width_adapter_002|use_reg~regout\ & (\u0|cmd_xbar_mux_003|src_data\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_002|use_reg~regout\,
	datab => \u0|cmd_xbar_mux_003|src_data\(49),
	datad => \u0|width_adapter_002|address_reg\(13),
	combout => \u0|width_adapter_002|out_data[31]~12_combout\);

-- Location: LCFF_X24_Y21_N7
\u0|sram_0|SRAM_ADDR[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_002|out_data[31]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|SRAM_ADDR\(12));

-- Location: LCCOMB_X21_Y16_N30
\u0|cmd_xbar_mux_003|src_data[50]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_data\(50) = (\u0|nios2_qsys_0|F_pc\(12) & (((\u0|nios2_qsys_0|W_alu_result\(14) & \u0|cmd_xbar_mux_003|saved_grant\(1))))) # (!\u0|nios2_qsys_0|F_pc\(12) & ((\u0|cmd_xbar_mux_003|saved_grant\(0)) # 
-- ((\u0|nios2_qsys_0|W_alu_result\(14) & \u0|cmd_xbar_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|F_pc\(12),
	datab => \u0|cmd_xbar_mux_003|saved_grant\(0),
	datac => \u0|nios2_qsys_0|W_alu_result\(14),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_data\(50));

-- Location: LCFF_X21_Y16_N31
\u0|width_adapter_002|address_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_data\(50),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|address_reg\(14));

-- Location: LCCOMB_X21_Y16_N22
\u0|width_adapter_002|out_data[32]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|out_data[32]~13_combout\ = (\u0|width_adapter_002|use_reg~regout\ & (\u0|width_adapter_002|address_reg\(14))) # (!\u0|width_adapter_002|use_reg~regout\ & ((\u0|cmd_xbar_mux_003|src_data\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_002|use_reg~regout\,
	datab => \u0|width_adapter_002|address_reg\(14),
	datac => \u0|cmd_xbar_mux_003|src_data\(50),
	combout => \u0|width_adapter_002|out_data[32]~13_combout\);

-- Location: LCFF_X21_Y16_N23
\u0|sram_0|SRAM_ADDR[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_002|out_data[32]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|SRAM_ADDR\(13));

-- Location: LCCOMB_X21_Y16_N24
\u0|cmd_xbar_mux_003|src_data[51]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_data\(51) = (\u0|nios2_qsys_0|W_alu_result\(15) & ((\u0|cmd_xbar_mux_003|saved_grant\(1)) # ((\u0|cmd_xbar_mux_003|saved_grant\(0) & \u0|nios2_qsys_0|F_pc\(13))))) # (!\u0|nios2_qsys_0|W_alu_result\(15) & 
-- (\u0|cmd_xbar_mux_003|saved_grant\(0) & (\u0|nios2_qsys_0|F_pc\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(15),
	datab => \u0|cmd_xbar_mux_003|saved_grant\(0),
	datac => \u0|nios2_qsys_0|F_pc\(13),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_data\(51));

-- Location: LCFF_X21_Y16_N25
\u0|width_adapter_002|address_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_data\(51),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|address_reg\(15));

-- Location: LCCOMB_X21_Y16_N16
\u0|width_adapter_002|out_data[33]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|out_data[33]~14_combout\ = (\u0|width_adapter_002|use_reg~regout\ & ((\u0|width_adapter_002|address_reg\(15)))) # (!\u0|width_adapter_002|use_reg~regout\ & (\u0|cmd_xbar_mux_003|src_data\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_003|src_data\(51),
	datac => \u0|width_adapter_002|address_reg\(15),
	datad => \u0|width_adapter_002|use_reg~regout\,
	combout => \u0|width_adapter_002|out_data[33]~14_combout\);

-- Location: LCFF_X21_Y16_N17
\u0|sram_0|SRAM_ADDR[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_002|out_data[33]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|SRAM_ADDR\(14));

-- Location: LCCOMB_X21_Y16_N10
\u0|cmd_xbar_mux_003|src_data[52]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_data\(52) = (\u0|cmd_xbar_mux_003|saved_grant\(1) & ((\u0|nios2_qsys_0|W_alu_result\(16)) # ((\u0|cmd_xbar_mux_003|saved_grant\(0) & \u0|nios2_qsys_0|F_pc\(14))))) # (!\u0|cmd_xbar_mux_003|saved_grant\(1) & 
-- (((\u0|cmd_xbar_mux_003|saved_grant\(0) & \u0|nios2_qsys_0|F_pc\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datab => \u0|nios2_qsys_0|W_alu_result\(16),
	datac => \u0|cmd_xbar_mux_003|saved_grant\(0),
	datad => \u0|nios2_qsys_0|F_pc\(14),
	combout => \u0|cmd_xbar_mux_003|src_data\(52));

-- Location: LCFF_X21_Y16_N11
\u0|width_adapter_002|address_reg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_data\(52),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|address_reg\(16));

-- Location: LCCOMB_X21_Y16_N26
\u0|width_adapter_002|out_data[34]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|out_data[34]~15_combout\ = (\u0|width_adapter_002|use_reg~regout\ & ((\u0|width_adapter_002|address_reg\(16)))) # (!\u0|width_adapter_002|use_reg~regout\ & (\u0|cmd_xbar_mux_003|src_data\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|src_data\(52),
	datac => \u0|width_adapter_002|address_reg\(16),
	datad => \u0|width_adapter_002|use_reg~regout\,
	combout => \u0|width_adapter_002|out_data[34]~15_combout\);

-- Location: LCFF_X21_Y16_N27
\u0|sram_0|SRAM_ADDR[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_002|out_data[34]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|SRAM_ADDR\(15));

-- Location: LCCOMB_X21_Y16_N20
\u0|cmd_xbar_mux_003|src_data[53]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_data\(53) = (\u0|nios2_qsys_0|W_alu_result\(17) & ((\u0|cmd_xbar_mux_003|saved_grant\(1)) # ((\u0|nios2_qsys_0|F_pc\(15) & \u0|cmd_xbar_mux_003|saved_grant\(0))))) # (!\u0|nios2_qsys_0|W_alu_result\(17) & 
-- (\u0|nios2_qsys_0|F_pc\(15) & (\u0|cmd_xbar_mux_003|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(17),
	datab => \u0|nios2_qsys_0|F_pc\(15),
	datac => \u0|cmd_xbar_mux_003|saved_grant\(0),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_data\(53));

-- Location: LCCOMB_X21_Y16_N4
\u0|width_adapter_002|out_data[35]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|out_data[35]~16_combout\ = (\u0|width_adapter_002|use_reg~regout\ & (\u0|width_adapter_002|address_reg\(17))) # (!\u0|width_adapter_002|use_reg~regout\ & ((\u0|cmd_xbar_mux_003|src_data\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_002|address_reg\(17),
	datab => \u0|cmd_xbar_mux_003|src_data\(53),
	datad => \u0|width_adapter_002|use_reg~regout\,
	combout => \u0|width_adapter_002|out_data[35]~16_combout\);

-- Location: LCFF_X21_Y16_N5
\u0|sram_0|SRAM_ADDR[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_002|out_data[35]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|SRAM_ADDR\(16));

-- Location: LCCOMB_X21_Y16_N14
\u0|cmd_xbar_mux_003|src_data[54]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_data\(54) = (\u0|nios2_qsys_0|W_alu_result\(18) & ((\u0|cmd_xbar_mux_003|saved_grant\(1)) # ((\u0|cmd_xbar_mux_003|saved_grant\(0) & \u0|nios2_qsys_0|F_pc\(16))))) # (!\u0|nios2_qsys_0|W_alu_result\(18) & 
-- (\u0|cmd_xbar_mux_003|saved_grant\(0) & (\u0|nios2_qsys_0|F_pc\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|W_alu_result\(18),
	datab => \u0|cmd_xbar_mux_003|saved_grant\(0),
	datac => \u0|nios2_qsys_0|F_pc\(16),
	datad => \u0|cmd_xbar_mux_003|saved_grant\(1),
	combout => \u0|cmd_xbar_mux_003|src_data\(54));

-- Location: LCFF_X21_Y16_N15
\u0|width_adapter_002|address_reg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_data\(54),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter_002|address_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_002|address_reg\(18));

-- Location: LCCOMB_X21_Y16_N6
\u0|width_adapter_002|out_data[36]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_002|out_data[36]~17_combout\ = (\u0|width_adapter_002|use_reg~regout\ & ((\u0|width_adapter_002|address_reg\(18)))) # (!\u0|width_adapter_002|use_reg~regout\ & (\u0|cmd_xbar_mux_003|src_data\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_003|src_data\(54),
	datac => \u0|width_adapter_002|address_reg\(18),
	datad => \u0|width_adapter_002|use_reg~regout\,
	combout => \u0|width_adapter_002|out_data[36]~17_combout\);

-- Location: LCFF_X21_Y16_N7
\u0|sram_0|SRAM_ADDR[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|width_adapter_002|out_data[36]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|SRAM_ADDR\(17));

-- Location: LCCOMB_X27_Y14_N24
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\ & 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\u0|cmd_xbar_mux_003|saved_grant\(1) & !\u0|nios2_qsys_0_data_master_translator|write_accepted~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_qsys_0|the_niosII_system_nios2_qsys_0_test_bench|d_write~regout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \u0|cmd_xbar_mux_003|saved_grant\(1),
	datad => \u0|nios2_qsys_0_data_master_translator|write_accepted~regout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X27_Y14_N16
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\ = ((!\u0|cmd_xbar_mux_003|WideOr1~combout\) # (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)) # 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datad => \u0|cmd_xbar_mux_003|WideOr1~combout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\);

-- Location: LCFF_X27_Y14_N17
\u0|sram_0|SRAM_WE_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|SRAM_WE_N~regout\);

-- Location: LCCOMB_X27_Y14_N26
\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~combout\ = ((\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2)) # ((!\u0|cmd_xbar_mux_003|WideOr1~combout\) # 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\))) # (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	datad => \u0|cmd_xbar_mux_003|WideOr1~combout\,
	combout => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~combout\);

-- Location: LCFF_X27_Y14_N27
\u0|sram_0|SRAM_OE_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|SRAM_OE_N~regout\);

-- Location: LCCOMB_X27_Y14_N4
\u0|sram_0|SRAM_LB_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0|SRAM_LB_N~0_combout\ = (\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & !\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datad => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	combout => \u0|sram_0|SRAM_LB_N~0_combout\);

-- Location: LCCOMB_X27_Y14_N8
\u0|sram_0|SRAM_LB_N~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0|SRAM_LB_N~1_combout\ = (((!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & !\u0|sram_0|SRAM_LB_N~0_combout\)) # (!\u0|cmd_xbar_mux_003|WideOr1~combout\)) # 
-- (!\u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datab => \u0|sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout\,
	datac => \u0|sram_0|SRAM_LB_N~0_combout\,
	datad => \u0|cmd_xbar_mux_003|WideOr1~combout\,
	combout => \u0|sram_0|SRAM_LB_N~1_combout\);

-- Location: LCCOMB_X27_Y14_N20
\u0|sram_0|SRAM_UB_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0|SRAM_UB_N~0_combout\ = (\u0|sram_0|SRAM_LB_N~1_combout\) # ((!\u0|width_adapter_002|out_data[17]~19_combout\ & ((\u0|width_adapter_002|use_reg~regout\) # (!\u0|cmd_xbar_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_002|use_reg~regout\,
	datab => \u0|width_adapter_002|out_data[17]~19_combout\,
	datac => \u0|sram_0|SRAM_LB_N~1_combout\,
	datad => \u0|cmd_xbar_mux_003|saved_grant\(0),
	combout => \u0|sram_0|SRAM_UB_N~0_combout\);

-- Location: LCFF_X27_Y14_N21
\u0|sram_0|SRAM_UB_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0|SRAM_UB_N~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|SRAM_UB_N~regout\);

-- Location: LCCOMB_X27_Y14_N22
\u0|sram_0|SRAM_LB_N~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sram_0|SRAM_LB_N~2_combout\ = (\u0|sram_0|SRAM_LB_N~1_combout\) # ((!\u0|width_adapter_002|out_data[16]~18_combout\ & ((\u0|width_adapter_002|use_reg~regout\) # (!\u0|cmd_xbar_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_002|use_reg~regout\,
	datab => \u0|width_adapter_002|out_data[16]~18_combout\,
	datac => \u0|sram_0|SRAM_LB_N~1_combout\,
	datad => \u0|cmd_xbar_mux_003|saved_grant\(0),
	combout => \u0|sram_0|SRAM_LB_N~2_combout\);

-- Location: LCFF_X27_Y14_N23
\u0|sram_0|SRAM_LB_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0|SRAM_LB_N~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|SRAM_LB_N~regout\);

-- Location: LCFF_X27_Y14_N9
\u0|sram_0|SRAM_CE_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	datain => \u0|sram_0|SRAM_LB_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sram_0|SRAM_CE_N~regout\);

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tms~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tms,
	combout => \altera_reserved_tms~combout\);

-- Location: LCCOMB_X12_Y26_N0
\auto_hub|~GND\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X20_Y23_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X23_Y24_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|green_leds|data_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(0));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|green_leds|data_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(1));

-- Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|green_leds|data_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(2));

-- Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|green_leds|data_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(3));

-- Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|green_leds|data_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(4));

-- Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|green_leds|data_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(5));

-- Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|green_leds|data_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(6));

-- Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|green_leds|data_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(7));

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_BLON~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|character_lcd_0|Char_LCD_Comm|LCD_BLON~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_BLON);

-- Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_ON~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|character_lcd_0|Char_LCD_Comm|LCD_ON~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_ON);

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_RS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|character_lcd_0|Char_LCD_Comm|LCD_RS~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_RS);

-- Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_EN~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|character_lcd_0|Char_LCD_Comm|LCD_EN~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_EN);

-- Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_RW~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|character_lcd_0|Char_LCD_Comm|LCD_RW~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_RW);

-- Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector94~1_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	outclkena => \u0|sdram_0|m_addr[3]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(0));

-- Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector93~1_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	outclkena => \u0|sdram_0|m_addr[3]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(1));

-- Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector92~1_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	outclkena => \u0|sdram_0|m_addr[3]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(2));

-- Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector91~1_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	outclkena => \u0|sdram_0|m_addr[3]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(3));

-- Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector90~1_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	outclkena => \u0|sdram_0|m_addr[3]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(4));

-- Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector89~1_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	outclkena => \u0|sdram_0|m_addr[3]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(5));

-- Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector88~1_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	outclkena => \u0|sdram_0|m_addr[3]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(6));

-- Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector87~1_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	outclkena => \u0|sdram_0|m_addr[3]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(7));

-- Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector86~3_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	outclkena => \u0|sdram_0|m_addr[3]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(8));

-- Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector85~3_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	outclkena => \u0|sdram_0|m_addr[3]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(9));

-- Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector84~3_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	outclkena => \u0|sdram_0|m_addr[3]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(10));

-- Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector83~3_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	outclkena => \u0|sdram_0|m_addr[3]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(11));

-- Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_BA_0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector96~0_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	outclkena => \u0|sdram_0|WideOr16~0_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_BA_0);

-- Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_BA_1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector95~0_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	outclkena => \u0|sdram_0|WideOr16~0_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_BA_1);

-- Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_CAS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "preset",
	output_power_up => "high",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|ALT_INV_Selector21~1_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_CAS_N);

-- Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_CKE~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_CKE);

-- Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|altpll_0|sd1|_clk0~clkctrl_e_DRAM_CLK_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_CLK);

-- Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_CS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "preset",
	output_power_up => "high",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|ALT_INV_Selector19~3_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_CS_N);

-- Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_LDQM~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector114~0_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	outclkena => \u0|sdram_0|WideOr16~0_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_LDQM);

-- Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_UDQM~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|Selector113~0_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	outclkena => \u0|sdram_0|WideOr16~0_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_UDQM);

-- Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_RAS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "preset",
	output_power_up => "high",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|ALT_INV_Selector20~0_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_RAS_N);

-- Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_WE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "preset",
	output_power_up => "high",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_0|ALT_INV_Selector22~1_combout\,
	outclk => \u0|altpll_0|sd1|_clk1~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_WE_N);

-- Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|SRAM_ADDR\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(0));

-- Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|SRAM_ADDR\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(1));

-- Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|SRAM_ADDR\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(2));

-- Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|SRAM_ADDR\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(3));

-- Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|SRAM_ADDR\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(4));

-- Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|SRAM_ADDR\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(5));

-- Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|SRAM_ADDR\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(6));

-- Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|SRAM_ADDR\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(7));

-- Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|SRAM_ADDR\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(8));

-- Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|SRAM_ADDR\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(9));

-- Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|SRAM_ADDR\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(10));

-- Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|SRAM_ADDR\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(11));

-- Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|SRAM_ADDR\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(12));

-- Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|SRAM_ADDR\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(13));

-- Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|SRAM_ADDR\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(14));

-- Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|SRAM_ADDR\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(15));

-- Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|SRAM_ADDR\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(16));

-- Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|SRAM_ADDR\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(17));

-- Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_WE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|SRAM_WE_N~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_WE_N);

-- Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_OE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|SRAM_OE_N~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_OE_N);

-- Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_UB_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|SRAM_UB_N~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_UB_N);

-- Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_LB_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|SRAM_LB_N~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_LB_N);

-- Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_CE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sram_0|SRAM_CE_N~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_CE_N);

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\altera_reserved_tdo~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \altera_internal_jtag~TDO\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_altera_reserved_tdo);
END structure;


