@W: MO171 :"c:\users\gabriela\desktop\practicasg\lcd00\bufferlcd00.vhdl":30:4:30:5|Sequential instance LCD06.RWbb reduced to a combinational gate by constant propagation 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\bufferlcd00.vhdl":35:8:35:28|Net LCD06.pbuff\.un2_inflagbuffwrite appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\write00.vhdl":48:11:48:28|Net LCD05.pwrite\.un1_incontw appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\write00.vhdl":43:6:43:9|Net LCD05.un2_incontw appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_6 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_1 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_8 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_7 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_2 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_5 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_9 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_4 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\bufferlcd00.vhdl":35:8:35:28|Net LCD06.un2_inflagbuffwrite appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\write00.vhdl":43:6:43:9|Net LCD05.un2_incontw appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\toplcd00.vhdl":12:4:12:9|Net LCD03.N_5_i appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.N_30_i appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\toplcd00.vhdl":12:4:12:9|Net LCD03.N_45 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.N_11_i appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\toplcd00.vhdl":12:4:12:9|Net LCD03.N_15_i appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\toplcd00.vhdl":12:4:12:9|Net LCD03.N_17_i appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_3_0_a3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_2_0_a3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\toplcd00.vhdl":12:4:12:9|Net LCD03.ENc_RNO appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\bufferlcd00.vhdl":35:8:35:28|Net LCD06.un2_inflagbuffwrite appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\write00.vhdl":43:6:43:9|Net LCD05.un2_incontw appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\toplcd00.vhdl":12:4:12:9|Net LCD03.N_5_i appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.N_30_i appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\toplcd00.vhdl":12:4:12:9|Net LCD03.N_45 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.N_11_i appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\toplcd00.vhdl":12:4:12:9|Net LCD03.N_15_i appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\toplcd00.vhdl":12:4:12:9|Net LCD03.N_17_i appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_3_0_a3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\config00.vhdl":25:5:25:8|Net LCD03.un1_inflagc_2_0_a3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\gabriela\desktop\practicasg\lcd00\toplcd00.vhdl":12:4:12:9|Net LCD03.ENc_RNO appears to be an unidentified clock source. Assuming default frequency. 
@W: MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:LCD01.OS00.osc_int"
