// Seed: 1174611365
module module_0;
  assign id_1 = 1 == id_1;
  assign module_2.id_0 = 0;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  logic id_0,
    output logic id_1
);
  always @(posedge 1, posedge id_0) begin : LABEL_0
    id_1 <= 1'b0;
    $display(id_0, 1 != id_0);
  end
  assign id_1 = 1;
  assign id_1 = id_0;
  wire id_3;
  assign id_1 = 1'd0;
  module_0 modCall_1 ();
endmodule
module module_3;
  assign id_1 = id_1;
  assign id_1[1] = 1;
  assign id_1 = id_1;
  wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
