{
  "module_name": "hw.h",
  "hash_id": "d7008a3eaf46fcad395336706b69ceb79b61140de4b79314c8afabe28886b44f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/carl9170/hw.h",
  "human_readable_source": " \n\n#ifndef __CARL9170_SHARED_HW_H\n#define __CARL9170_SHARED_HW_H\n\n \n#define\tAR9170_UART_REG_BASE\t\t\t0x1c0000\n\n \n#define\tAR9170_UART_REG_RX_BUFFER\t\t(AR9170_UART_REG_BASE + 0x000)\n#define\tAR9170_UART_REG_TX_HOLDING\t\t(AR9170_UART_REG_BASE + 0x004)\n#define\tAR9170_UART_REG_FIFO_CONTROL\t\t(AR9170_UART_REG_BASE + 0x010)\n#define\t\tAR9170_UART_FIFO_CTRL_RESET_RX_FIFO\t0x02\n#define\t\tAR9170_UART_FIFO_CTRL_RESET_TX_FIFO\t0x04\n\n#define\tAR9170_UART_REG_LINE_CONTROL\t\t(AR9170_UART_REG_BASE + 0x014)\n#define\tAR9170_UART_REG_MODEM_CONTROL\t\t(AR9170_UART_REG_BASE + 0x018)\n#define\t\tAR9170_UART_MODEM_CTRL_DTR_BIT\t\t0x01\n#define\t\tAR9170_UART_MODEM_CTRL_RTS_BIT\t\t0x02\n#define\t\tAR9170_UART_MODEM_CTRL_INTERNAL_LOOP_BACK\t0x10\n#define\t\tAR9170_UART_MODEM_CTRL_AUTO_RTS\t\t0x20\n#define\t\tAR9170_UART_MODEM_CTRL_AUTO_CTR\t\t0x40\n\n#define\tAR9170_UART_REG_LINE_STATUS\t\t(AR9170_UART_REG_BASE + 0x01c)\n#define\t\tAR9170_UART_LINE_STS_RX_DATA_READY\t0x01\n#define\t\tAR9170_UART_LINE_STS_RX_BUFFER_OVERRUN\t0x02\n#define\t\tAR9170_UART_LINE_STS_RX_BREAK_IND\t0x10\n#define\t\tAR9170_UART_LINE_STS_TX_FIFO_NEAR_EMPTY\t0x20\n#define\t\tAR9170_UART_LINE_STS_TRANSMITTER_EMPTY\t0x40\n\n#define\tAR9170_UART_REG_MODEM_STATUS\t\t(AR9170_UART_REG_BASE + 0x020)\n#define\t\tAR9170_UART_MODEM_STS_CTS_CHANGE\t0x01\n#define\t\tAR9170_UART_MODEM_STS_DSR_CHANGE\t0x02\n#define\t\tAR9170_UART_MODEM_STS_DCD_CHANGE\t0x08\n#define\t\tAR9170_UART_MODEM_STS_CTS_COMPL\t\t0x10\n#define\t\tAR9170_UART_MODEM_STS_DSR_COMPL\t\t0x20\n#define\t\tAR9170_UART_MODEM_STS_DCD_COMPL\t\t0x80\n\n#define\tAR9170_UART_REG_SCRATCH\t\t\t(AR9170_UART_REG_BASE + 0x024)\n#define\tAR9170_UART_REG_DIVISOR_LSB\t\t(AR9170_UART_REG_BASE + 0x028)\n#define\tAR9170_UART_REG_DIVISOR_MSB\t\t(AR9170_UART_REG_BASE + 0x02c)\n#define\tAR9170_UART_REG_WORD_RX_BUFFER\t\t(AR9170_UART_REG_BASE + 0x034)\n#define\tAR9170_UART_REG_WORD_TX_HOLDING\t\t(AR9170_UART_REG_BASE + 0x038)\n#define\tAR9170_UART_REG_FIFO_COUNT\t\t(AR9170_UART_REG_BASE + 0x03c)\n#define\tAR9170_UART_REG_REMAINDER\t\t(AR9170_UART_REG_BASE + 0x04c)\n\n \n#define\tAR9170_TIMER_REG_BASE\t\t\t0x1c1000\n\n#define\tAR9170_TIMER_REG_WATCH_DOG\t\t(AR9170_TIMER_REG_BASE + 0x000)\n#define\tAR9170_TIMER_REG_TIMER0\t\t\t(AR9170_TIMER_REG_BASE + 0x010)\n#define\tAR9170_TIMER_REG_TIMER1\t\t\t(AR9170_TIMER_REG_BASE + 0x014)\n#define\tAR9170_TIMER_REG_TIMER2\t\t\t(AR9170_TIMER_REG_BASE + 0x018)\n#define\tAR9170_TIMER_REG_TIMER3\t\t\t(AR9170_TIMER_REG_BASE + 0x01c)\n#define\tAR9170_TIMER_REG_TIMER4\t\t\t(AR9170_TIMER_REG_BASE + 0x020)\n#define\tAR9170_TIMER_REG_CONTROL\t\t(AR9170_TIMER_REG_BASE + 0x024)\n#define\t\tAR9170_TIMER_CTRL_DISABLE_CLOCK\t\t0x100\n\n#define\tAR9170_TIMER_REG_INTERRUPT\t\t(AR9170_TIMER_REG_BASE + 0x028)\n#define\t\tAR9170_TIMER_INT_TIMER0\t\t\t0x001\n#define\t\tAR9170_TIMER_INT_TIMER1\t\t\t0x002\n#define\t\tAR9170_TIMER_INT_TIMER2\t\t\t0x004\n#define\t\tAR9170_TIMER_INT_TIMER3\t\t\t0x008\n#define\t\tAR9170_TIMER_INT_TIMER4\t\t\t0x010\n#define\t\tAR9170_TIMER_INT_TICK_TIMER\t\t0x100\n\n#define\tAR9170_TIMER_REG_TICK_TIMER\t\t(AR9170_TIMER_REG_BASE + 0x030)\n#define\tAR9170_TIMER_REG_CLOCK_LOW\t\t(AR9170_TIMER_REG_BASE + 0x040)\n#define\tAR9170_TIMER_REG_CLOCK_HIGH\t\t(AR9170_TIMER_REG_BASE + 0x044)\n\n#define\tAR9170_MAC_REG_BASE\t\t\t0x1c3000\n\n#define\tAR9170_MAC_REG_POWER_STATE_CTRL\t\t(AR9170_MAC_REG_BASE + 0x500)\n#define\t\tAR9170_MAC_POWER_STATE_CTRL_RESET\t0x20\n\n#define\tAR9170_MAC_REG_MAC_POWER_STATE_CTRL\t(AR9170_MAC_REG_BASE + 0x50c)\n\n#define\tAR9170_MAC_REG_INT_CTRL\t\t\t(AR9170_MAC_REG_BASE + 0x510)\n#define\t\tAR9170_MAC_INT_TXC\t\t\tBIT(0)\n#define\t\tAR9170_MAC_INT_RXC\t\t\tBIT(1)\n#define\t\tAR9170_MAC_INT_RETRY_FAIL\t\tBIT(2)\n#define\t\tAR9170_MAC_INT_WAKEUP\t\t\tBIT(3)\n#define\t\tAR9170_MAC_INT_ATIM\t\t\tBIT(4)\n#define\t\tAR9170_MAC_INT_DTIM\t\t\tBIT(5)\n#define\t\tAR9170_MAC_INT_CFG_BCN\t\t\tBIT(6)\n#define\t\tAR9170_MAC_INT_ABORT\t\t\tBIT(7)\n#define\t\tAR9170_MAC_INT_QOS\t\t\tBIT(8)\n#define\t\tAR9170_MAC_INT_MIMO_PS\t\t\tBIT(9)\n#define\t\tAR9170_MAC_INT_KEY_GEN\t\t\tBIT(10)\n#define\t\tAR9170_MAC_INT_DECRY_NOUSER\t\tBIT(11)\n#define\t\tAR9170_MAC_INT_RADAR\t\t\tBIT(12)\n#define\t\tAR9170_MAC_INT_QUIET_FRAME\t\tBIT(13)\n#define\t\tAR9170_MAC_INT_PRETBTT\t\t\tBIT(14)\n\n#define\tAR9170_MAC_REG_TSF_L\t\t\t(AR9170_MAC_REG_BASE + 0x514)\n#define\tAR9170_MAC_REG_TSF_H\t\t\t(AR9170_MAC_REG_BASE + 0x518)\n\n#define\tAR9170_MAC_REG_ATIM_WINDOW\t\t(AR9170_MAC_REG_BASE + 0x51c)\n#define\t\tAR9170_MAC_ATIM_PERIOD_S\t\t0\n#define\t\tAR9170_MAC_ATIM_PERIOD\t\t\t0x0000ffff\n\n#define\tAR9170_MAC_REG_BCN_PERIOD\t\t(AR9170_MAC_REG_BASE + 0x520)\n#define\t\tAR9170_MAC_BCN_PERIOD_S\t\t\t0\n#define\t\tAR9170_MAC_BCN_PERIOD\t\t\t0x0000ffff\n#define\t\tAR9170_MAC_BCN_DTIM_S\t\t\t16\n#define\t\tAR9170_MAC_BCN_DTIM\t\t\t0x00ff0000\n#define\t\tAR9170_MAC_BCN_AP_MODE\t\t\tBIT(24)\n#define\t\tAR9170_MAC_BCN_IBSS_MODE\t\tBIT(25)\n#define\t\tAR9170_MAC_BCN_PWR_MGT\t\t\tBIT(26)\n#define\t\tAR9170_MAC_BCN_STA_PS\t\t\tBIT(27)\n\n#define\tAR9170_MAC_REG_PRETBTT\t\t\t(AR9170_MAC_REG_BASE + 0x524)\n#define\t\tAR9170_MAC_PRETBTT_S\t\t\t0\n#define\t\tAR9170_MAC_PRETBTT\t\t\t0x0000ffff\n#define\t\tAR9170_MAC_PRETBTT2_S\t\t\t16\n#define\t\tAR9170_MAC_PRETBTT2\t\t\t0xffff0000\n\n#define\tAR9170_MAC_REG_MAC_ADDR_L\t\t(AR9170_MAC_REG_BASE + 0x610)\n#define\tAR9170_MAC_REG_MAC_ADDR_H\t\t(AR9170_MAC_REG_BASE + 0x614)\n#define\tAR9170_MAC_REG_BSSID_L\t\t\t(AR9170_MAC_REG_BASE + 0x618)\n#define\tAR9170_MAC_REG_BSSID_H\t\t\t(AR9170_MAC_REG_BASE + 0x61c)\n\n#define\tAR9170_MAC_REG_GROUP_HASH_TBL_L\t\t(AR9170_MAC_REG_BASE + 0x624)\n#define\tAR9170_MAC_REG_GROUP_HASH_TBL_H\t\t(AR9170_MAC_REG_BASE + 0x628)\n\n#define\tAR9170_MAC_REG_RX_TIMEOUT\t\t(AR9170_MAC_REG_BASE + 0x62c)\n\n#define\tAR9170_MAC_REG_BASIC_RATE\t\t(AR9170_MAC_REG_BASE + 0x630)\n#define\tAR9170_MAC_REG_MANDATORY_RATE\t\t(AR9170_MAC_REG_BASE + 0x634)\n#define\tAR9170_MAC_REG_RTS_CTS_RATE\t\t(AR9170_MAC_REG_BASE + 0x638)\n#define\tAR9170_MAC_REG_BACKOFF_PROTECT\t\t(AR9170_MAC_REG_BASE + 0x63c)\n#define\tAR9170_MAC_REG_RX_THRESHOLD\t\t(AR9170_MAC_REG_BASE + 0x640)\n#define\tAR9170_MAC_REG_AFTER_PNP\t\t(AR9170_MAC_REG_BASE + 0x648)\n#define\tAR9170_MAC_REG_RX_PE_DELAY\t\t(AR9170_MAC_REG_BASE + 0x64c)\n\n#define\tAR9170_MAC_REG_DYNAMIC_SIFS_ACK\t\t(AR9170_MAC_REG_BASE + 0x658)\n#define\tAR9170_MAC_REG_SNIFFER\t\t\t(AR9170_MAC_REG_BASE + 0x674)\n#define\t\tAR9170_MAC_SNIFFER_ENABLE_PROMISC\tBIT(0)\n#define\t\tAR9170_MAC_SNIFFER_DEFAULTS\t\t0x02000000\n#define\tAR9170_MAC_REG_ENCRYPTION\t\t(AR9170_MAC_REG_BASE + 0x678)\n#define\t\tAR9170_MAC_ENCRYPTION_MGMT_RX_SOFTWARE\tBIT(2)\n#define\t\tAR9170_MAC_ENCRYPTION_RX_SOFTWARE\tBIT(3)\n#define\t\tAR9170_MAC_ENCRYPTION_DEFAULTS\t\t0x70\n\n#define\tAR9170_MAC_REG_MISC_680\t\t\t(AR9170_MAC_REG_BASE + 0x680)\n#define\tAR9170_MAC_REG_MISC_684\t\t\t(AR9170_MAC_REG_BASE + 0x684)\n#define\tAR9170_MAC_REG_TX_UNDERRUN\t\t(AR9170_MAC_REG_BASE + 0x688)\n\n#define\tAR9170_MAC_REG_FRAMETYPE_FILTER\t\t(AR9170_MAC_REG_BASE + 0x68c)\n#define\t\tAR9170_MAC_FTF_ASSOC_REQ\t\tBIT(0)\n#define\t\tAR9170_MAC_FTF_ASSOC_RESP\t\tBIT(1)\n#define\t\tAR9170_MAC_FTF_REASSOC_REQ\t\tBIT(2)\n#define\t\tAR9170_MAC_FTF_REASSOC_RESP\t\tBIT(3)\n#define\t\tAR9170_MAC_FTF_PRB_REQ\t\t\tBIT(4)\n#define\t\tAR9170_MAC_FTF_PRB_RESP\t\t\tBIT(5)\n#define\t\tAR9170_MAC_FTF_BIT6\t\t\tBIT(6)\n#define\t\tAR9170_MAC_FTF_BIT7\t\t\tBIT(7)\n#define\t\tAR9170_MAC_FTF_BEACON\t\t\tBIT(8)\n#define\t\tAR9170_MAC_FTF_ATIM\t\t\tBIT(9)\n#define\t\tAR9170_MAC_FTF_DEASSOC\t\t\tBIT(10)\n#define\t\tAR9170_MAC_FTF_AUTH\t\t\tBIT(11)\n#define\t\tAR9170_MAC_FTF_DEAUTH\t\t\tBIT(12)\n#define\t\tAR9170_MAC_FTF_BIT13\t\t\tBIT(13)\n#define\t\tAR9170_MAC_FTF_BIT14\t\t\tBIT(14)\n#define\t\tAR9170_MAC_FTF_BIT15\t\t\tBIT(15)\n#define\t\tAR9170_MAC_FTF_BAR\t\t\tBIT(24)\n#define\t\tAR9170_MAC_FTF_BA\t\t\tBIT(25)\n#define\t\tAR9170_MAC_FTF_PSPOLL\t\t\tBIT(26)\n#define\t\tAR9170_MAC_FTF_RTS\t\t\tBIT(27)\n#define\t\tAR9170_MAC_FTF_CTS\t\t\tBIT(28)\n#define\t\tAR9170_MAC_FTF_ACK\t\t\tBIT(29)\n#define\t\tAR9170_MAC_FTF_CFE\t\t\tBIT(30)\n#define\t\tAR9170_MAC_FTF_CFE_ACK\t\t\tBIT(31)\n#define\t\tAR9170_MAC_FTF_DEFAULTS\t\t\t0x0500ffff\n#define\t\tAR9170_MAC_FTF_MONITOR\t\t\t0xff00ffff\n\n#define\tAR9170_MAC_REG_ACK_EXTENSION\t\t(AR9170_MAC_REG_BASE + 0x690)\n#define\tAR9170_MAC_REG_ACK_TPC\t\t\t(AR9170_MAC_REG_BASE + 0x694)\n#define\tAR9170_MAC_REG_EIFS_AND_SIFS\t\t(AR9170_MAC_REG_BASE + 0x698)\n#define\tAR9170_MAC_REG_RX_TIMEOUT_COUNT\t\t(AR9170_MAC_REG_BASE + 0x69c)\n#define\tAR9170_MAC_REG_RX_TOTAL\t\t\t(AR9170_MAC_REG_BASE + 0x6a0)\n#define\tAR9170_MAC_REG_RX_CRC32\t\t\t(AR9170_MAC_REG_BASE + 0x6a4)\n#define\tAR9170_MAC_REG_RX_CRC16\t\t\t(AR9170_MAC_REG_BASE + 0x6a8)\n#define\tAR9170_MAC_REG_RX_ERR_DECRYPTION_UNI\t(AR9170_MAC_REG_BASE + 0x6ac)\n#define\tAR9170_MAC_REG_RX_OVERRUN\t\t(AR9170_MAC_REG_BASE + 0x6b0)\n#define\tAR9170_MAC_REG_RX_ERR_DECRYPTION_MUL\t(AR9170_MAC_REG_BASE + 0x6bc)\n#define AR9170_MAC_REG_TX_BLOCKACKS\t\t(AR9170_MAC_REG_BASE + 0x6c0)\n#define AR9170_MAC_REG_NAV_COUNT\t\t(AR9170_MAC_REG_BASE + 0x6c4)\n#define AR9170_MAC_REG_BACKOFF_STATUS\t\t(AR9170_MAC_REG_BASE + 0x6c8)\n#define\t\tAR9170_MAC_BACKOFF_CCA\t\t\tBIT(24)\n#define\t\tAR9170_MAC_BACKOFF_TX_PEX\t\tBIT(25)\n#define\t\tAR9170_MAC_BACKOFF_RX_PE\t\tBIT(26)\n#define\t\tAR9170_MAC_BACKOFF_MD_READY\t\tBIT(27)\n#define\t\tAR9170_MAC_BACKOFF_TX_PE\t\tBIT(28)\n\n#define\tAR9170_MAC_REG_TX_RETRY\t\t\t(AR9170_MAC_REG_BASE + 0x6cc)\n\n#define AR9170_MAC_REG_TX_COMPLETE\t\t(AR9170_MAC_REG_BASE + 0x6d4)\n\n#define\tAR9170_MAC_REG_CHANNEL_BUSY\t\t(AR9170_MAC_REG_BASE + 0x6e8)\n#define\tAR9170_MAC_REG_EXT_BUSY\t\t\t(AR9170_MAC_REG_BASE + 0x6ec)\n\n#define\tAR9170_MAC_REG_SLOT_TIME\t\t(AR9170_MAC_REG_BASE + 0x6f0)\n#define\tAR9170_MAC_REG_TX_TOTAL\t\t\t(AR9170_MAC_REG_BASE + 0x6f4)\n#define AR9170_MAC_REG_ACK_FC\t\t\t(AR9170_MAC_REG_BASE + 0x6f8)\n\n#define\tAR9170_MAC_REG_CAM_MODE\t\t\t(AR9170_MAC_REG_BASE + 0x700)\n#define\t\tAR9170_MAC_CAM_IBSS\t\t\t0xe0\n#define\t\tAR9170_MAC_CAM_AP\t\t\t0xa1\n#define\t\tAR9170_MAC_CAM_STA\t\t\t0x2\n#define\t\tAR9170_MAC_CAM_AP_WDS\t\t\t0x3\n#define\t\tAR9170_MAC_CAM_DEFAULTS\t\t\t(0xf << 24)\n#define\t\tAR9170_MAC_CAM_HOST_PENDING\t\t0x80000000\n\n#define\tAR9170_MAC_REG_CAM_ROLL_CALL_TBL_L\t(AR9170_MAC_REG_BASE + 0x704)\n#define\tAR9170_MAC_REG_CAM_ROLL_CALL_TBL_H\t(AR9170_MAC_REG_BASE + 0x708)\n\n#define\tAR9170_MAC_REG_CAM_ADDR\t\t\t(AR9170_MAC_REG_BASE + 0x70c)\n#define\t\tAR9170_MAC_CAM_ADDR_WRITE\t\t0x80000000\n#define\tAR9170_MAC_REG_CAM_DATA0\t\t(AR9170_MAC_REG_BASE + 0x720)\n#define\tAR9170_MAC_REG_CAM_DATA1\t\t(AR9170_MAC_REG_BASE + 0x724)\n#define\tAR9170_MAC_REG_CAM_DATA2\t\t(AR9170_MAC_REG_BASE + 0x728)\n#define\tAR9170_MAC_REG_CAM_DATA3\t\t(AR9170_MAC_REG_BASE + 0x72c)\n\n#define\tAR9170_MAC_REG_CAM_DBG0\t\t\t(AR9170_MAC_REG_BASE + 0x730)\n#define\tAR9170_MAC_REG_CAM_DBG1\t\t\t(AR9170_MAC_REG_BASE + 0x734)\n#define\tAR9170_MAC_REG_CAM_DBG2\t\t\t(AR9170_MAC_REG_BASE + 0x738)\n#define\tAR9170_MAC_REG_CAM_STATE\t\t(AR9170_MAC_REG_BASE + 0x73c)\n#define\t\tAR9170_MAC_CAM_STATE_READ_PENDING\t0x40000000\n#define\t\tAR9170_MAC_CAM_STATE_WRITE_PENDING\t0x80000000\n\n#define\tAR9170_MAC_REG_CAM_TXKEY\t\t(AR9170_MAC_REG_BASE + 0x740)\n#define\tAR9170_MAC_REG_CAM_RXKEY\t\t(AR9170_MAC_REG_BASE + 0x750)\n\n#define\tAR9170_MAC_REG_CAM_TX_ENC_TYPE\t\t(AR9170_MAC_REG_BASE + 0x760)\n#define\tAR9170_MAC_REG_CAM_RX_ENC_TYPE\t\t(AR9170_MAC_REG_BASE + 0x770)\n#define\tAR9170_MAC_REG_CAM_TX_SERACH_HIT\t(AR9170_MAC_REG_BASE + 0x780)\n#define\tAR9170_MAC_REG_CAM_RX_SERACH_HIT\t(AR9170_MAC_REG_BASE + 0x790)\n\n#define\tAR9170_MAC_REG_AC0_CW\t\t\t(AR9170_MAC_REG_BASE + 0xb00)\n#define\tAR9170_MAC_REG_AC1_CW\t\t\t(AR9170_MAC_REG_BASE + 0xb04)\n#define\tAR9170_MAC_REG_AC2_CW\t\t\t(AR9170_MAC_REG_BASE + 0xb08)\n#define\tAR9170_MAC_REG_AC3_CW\t\t\t(AR9170_MAC_REG_BASE + 0xb0c)\n#define\tAR9170_MAC_REG_AC4_CW\t\t\t(AR9170_MAC_REG_BASE + 0xb10)\n#define\tAR9170_MAC_REG_AC2_AC1_AC0_AIFS\t\t(AR9170_MAC_REG_BASE + 0xb14)\n#define\tAR9170_MAC_REG_AC4_AC3_AC2_AIFS\t\t(AR9170_MAC_REG_BASE + 0xb18)\n#define AR9170_MAC_REG_TXOP_ACK_EXTENSION\t(AR9170_MAC_REG_BASE + 0xb1c)\n#define AR9170_MAC_REG_TXOP_ACK_INTERVAL\t(AR9170_MAC_REG_BASE + 0xb20)\n#define AR9170_MAC_REG_CONTENTION_POINT\t\t(AR9170_MAC_REG_BASE + 0xb24)\n#define\tAR9170_MAC_REG_RETRY_MAX\t\t(AR9170_MAC_REG_BASE + 0xb28)\n#define AR9170_MAC_REG_TID_CFACK_CFEND_RATE\t(AR9170_MAC_REG_BASE + 0xb2c)\n#define\tAR9170_MAC_REG_TXOP_NOT_ENOUGH_IND\t(AR9170_MAC_REG_BASE + 0xb30)\n#define AR9170_MAC_REG_TKIP_TSC\t\t\t(AR9170_MAC_REG_BASE + 0xb34)\n#define AR9170_MAC_REG_TXOP_DURATION\t\t(AR9170_MAC_REG_BASE + 0xb38)\n#define AR9170_MAC_REG_TX_QOS_THRESHOLD\t\t(AR9170_MAC_REG_BASE + 0xb3c)\n#define\tAR9170_MAC_REG_QOS_PRIORITY_VIRTUAL_CCA\t(AR9170_MAC_REG_BASE + 0xb40)\n#define\t\tAR9170_MAC_VIRTUAL_CCA_Q0\t\tBIT(15)\n#define\t\tAR9170_MAC_VIRTUAL_CCA_Q1\t\tBIT(16)\n#define\t\tAR9170_MAC_VIRTUAL_CCA_Q2\t\tBIT(17)\n#define\t\tAR9170_MAC_VIRTUAL_CCA_Q3\t\tBIT(18)\n#define\t\tAR9170_MAC_VIRTUAL_CCA_Q4\t\tBIT(19)\n#define\t\tAR9170_MAC_VIRTUAL_CCA_ALL\t\t(0xf8000)\n\n#define\tAR9170_MAC_REG_AC1_AC0_TXOP\t\t(AR9170_MAC_REG_BASE + 0xb44)\n#define\tAR9170_MAC_REG_AC3_AC2_TXOP\t\t(AR9170_MAC_REG_BASE + 0xb48)\n\n#define\tAR9170_MAC_REG_AMPDU_COUNT\t\t(AR9170_MAC_REG_BASE + 0xb88)\n#define\tAR9170_MAC_REG_MPDU_COUNT\t\t(AR9170_MAC_REG_BASE + 0xb8c)\n\n#define\tAR9170_MAC_REG_AMPDU_FACTOR\t\t(AR9170_MAC_REG_BASE + 0xb9c)\n#define\t\tAR9170_MAC_AMPDU_FACTOR\t\t\t0x7f0000\n#define\t\tAR9170_MAC_AMPDU_FACTOR_S\t\t16\n#define\tAR9170_MAC_REG_AMPDU_DENSITY\t\t(AR9170_MAC_REG_BASE + 0xba0)\n#define\t\tAR9170_MAC_AMPDU_DENSITY\t\t0x7\n#define\t\tAR9170_MAC_AMPDU_DENSITY_S\t\t0\n\n#define\tAR9170_MAC_REG_FCS_SELECT\t\t(AR9170_MAC_REG_BASE + 0xbb0)\n#define\t\tAR9170_MAC_FCS_SWFCS\t\t\t0x1\n#define\t\tAR9170_MAC_FCS_FIFO_PROT\t\t0x4\n\n#define\tAR9170_MAC_REG_RTS_CTS_TPC\t\t(AR9170_MAC_REG_BASE + 0xbb4)\n#define AR9170_MAC_REG_CFEND_QOSNULL_TPC\t(AR9170_MAC_REG_BASE + 0xbb8)\n\n#define\tAR9170_MAC_REG_ACK_TABLE\t\t(AR9170_MAC_REG_BASE + 0xc00)\n#define AR9170_MAC_REG_RX_CONTROL\t\t(AR9170_MAC_REG_BASE + 0xc40)\n#define\t\tAR9170_MAC_RX_CTRL_DEAGG\t\t0x1\n#define\t\tAR9170_MAC_RX_CTRL_SHORT_FILTER\t\t0x2\n#define\t\tAR9170_MAC_RX_CTRL_SA_DA_SEARCH\t\t0x20\n#define\t\tAR9170_MAC_RX_CTRL_PASS_TO_HOST\t\tBIT(28)\n#define\t\tAR9170_MAC_RX_CTRL_ACK_IN_SNIFFER\tBIT(30)\n\n#define AR9170_MAC_REG_RX_CONTROL_1\t\t(AR9170_MAC_REG_BASE + 0xc44)\n\n#define\tAR9170_MAC_REG_AMPDU_RX_THRESH\t\t(AR9170_MAC_REG_BASE + 0xc50)\n\n#define\tAR9170_MAC_REG_RX_MPDU\t\t\t(AR9170_MAC_REG_BASE + 0xca0)\n#define\tAR9170_MAC_REG_RX_DROPPED_MPDU\t\t(AR9170_MAC_REG_BASE + 0xca4)\n#define\tAR9170_MAC_REG_RX_DEL_MPDU\t\t(AR9170_MAC_REG_BASE + 0xca8)\n#define\tAR9170_MAC_REG_RX_PHY_MISC_ERROR\t(AR9170_MAC_REG_BASE + 0xcac)\n#define\tAR9170_MAC_REG_RX_PHY_XR_ERROR\t\t(AR9170_MAC_REG_BASE + 0xcb0)\n#define\tAR9170_MAC_REG_RX_PHY_OFDM_ERROR\t(AR9170_MAC_REG_BASE + 0xcb4)\n#define\tAR9170_MAC_REG_RX_PHY_CCK_ERROR\t\t(AR9170_MAC_REG_BASE + 0xcb8)\n#define\tAR9170_MAC_REG_RX_PHY_HT_ERROR\t\t(AR9170_MAC_REG_BASE + 0xcbc)\n#define\tAR9170_MAC_REG_RX_PHY_TOTAL\t\t(AR9170_MAC_REG_BASE + 0xcc0)\n\n#define\tAR9170_MAC_REG_DMA_TXQ_ADDR\t\t(AR9170_MAC_REG_BASE + 0xd00)\n#define\tAR9170_MAC_REG_DMA_TXQ_CURR_ADDR\t(AR9170_MAC_REG_BASE + 0xd04)\n#define\tAR9170_MAC_REG_DMA_TXQ0_ADDR\t\t(AR9170_MAC_REG_BASE + 0xd00)\n#define\tAR9170_MAC_REG_DMA_TXQ0_CURR_ADDR\t(AR9170_MAC_REG_BASE + 0xd04)\n#define\tAR9170_MAC_REG_DMA_TXQ1_ADDR\t\t(AR9170_MAC_REG_BASE + 0xd08)\n#define\tAR9170_MAC_REG_DMA_TXQ1_CURR_ADDR\t(AR9170_MAC_REG_BASE + 0xd0c)\n#define\tAR9170_MAC_REG_DMA_TXQ2_ADDR\t\t(AR9170_MAC_REG_BASE + 0xd10)\n#define\tAR9170_MAC_REG_DMA_TXQ2_CURR_ADDR\t(AR9170_MAC_REG_BASE + 0xd14)\n#define\tAR9170_MAC_REG_DMA_TXQ3_ADDR\t\t(AR9170_MAC_REG_BASE + 0xd18)\n#define\tAR9170_MAC_REG_DMA_TXQ3_CURR_ADDR\t(AR9170_MAC_REG_BASE + 0xd1c)\n#define\tAR9170_MAC_REG_DMA_TXQ4_ADDR\t\t(AR9170_MAC_REG_BASE + 0xd20)\n#define\tAR9170_MAC_REG_DMA_TXQ4_CURR_ADDR\t(AR9170_MAC_REG_BASE + 0xd24)\n#define\tAR9170_MAC_REG_DMA_RXQ_ADDR\t\t(AR9170_MAC_REG_BASE + 0xd28)\n#define\tAR9170_MAC_REG_DMA_RXQ_CURR_ADDR\t(AR9170_MAC_REG_BASE + 0xd2c)\n\n#define\tAR9170_MAC_REG_DMA_TRIGGER\t\t(AR9170_MAC_REG_BASE + 0xd30)\n#define\t\tAR9170_DMA_TRIGGER_TXQ0\t\t\tBIT(0)\n#define\t\tAR9170_DMA_TRIGGER_TXQ1\t\t\tBIT(1)\n#define\t\tAR9170_DMA_TRIGGER_TXQ2\t\t\tBIT(2)\n#define\t\tAR9170_DMA_TRIGGER_TXQ3\t\t\tBIT(3)\n#define\t\tAR9170_DMA_TRIGGER_TXQ4\t\t\tBIT(4)\n#define\t\tAR9170_DMA_TRIGGER_RXQ\t\t\tBIT(8)\n\n#define AR9170_MAC_REG_DMA_WLAN_STATUS\t\t(AR9170_MAC_REG_BASE + 0xd38)\n#define\tAR9170_MAC_REG_DMA_STATUS\t\t(AR9170_MAC_REG_BASE + 0xd3c)\n#define AR9170_MAC_REG_DMA_TXQ_LAST_ADDR\t(AR9170_MAC_REG_BASE + 0xd40)\n#define\tAR9170_MAC_REG_DMA_TXQ0_LAST_ADDR\t(AR9170_MAC_REG_BASE + 0xd40)\n#define\tAR9170_MAC_REG_DMA_TXQ1_LAST_ADDR\t(AR9170_MAC_REG_BASE + 0xd44)\n#define\tAR9170_MAC_REG_DMA_TXQ2_LAST_ADDR\t(AR9170_MAC_REG_BASE + 0xd48)\n#define\tAR9170_MAC_REG_DMA_TXQ3_LAST_ADDR\t(AR9170_MAC_REG_BASE + 0xd4c)\n#define\tAR9170_MAC_REG_DMA_TXQ4_LAST_ADDR\t(AR9170_MAC_REG_BASE + 0xd50)\n#define\tAR9170_MAC_REG_DMA_TXQ0Q1_LEN\t\t(AR9170_MAC_REG_BASE + 0xd54)\n#define\tAR9170_MAC_REG_DMA_TXQ2Q3_LEN\t\t(AR9170_MAC_REG_BASE + 0xd58)\n#define\tAR9170_MAC_REG_DMA_TXQ4_LEN\t\t(AR9170_MAC_REG_BASE + 0xd5c)\n\n#define AR9170_MAC_REG_DMA_TXQX_LAST_ADDR\t(AR9170_MAC_REG_BASE + 0xd74)\n#define AR9170_MAC_REG_DMA_TXQX_FAIL_ADDR\t(AR9170_MAC_REG_BASE + 0xd78)\n#define\tAR9170_MAC_REG_TXRX_MPI\t\t\t(AR9170_MAC_REG_BASE + 0xd7c)\n#define\t\tAR9170_MAC_TXRX_MPI_TX_MPI_MASK\t\t0x0000000f\n#define\t\tAR9170_MAC_TXRX_MPI_TX_TO_MASK\t\t0x0000fff0\n#define\t\tAR9170_MAC_TXRX_MPI_RX_MPI_MASK\t\t0x000f0000\n#define\t\tAR9170_MAC_TXRX_MPI_RX_TO_MASK\t\t0xfff00000\n\n#define\tAR9170_MAC_REG_BCN_ADDR\t\t\t(AR9170_MAC_REG_BASE + 0xd84)\n#define\tAR9170_MAC_REG_BCN_LENGTH\t\t(AR9170_MAC_REG_BASE + 0xd88)\n#define\t\tAR9170_MAC_BCN_LENGTH_MAX\t\t(512 - 32)\n\n#define AR9170_MAC_REG_BCN_STATUS\t\t(AR9170_MAC_REG_BASE + 0xd8c)\n\n#define\tAR9170_MAC_REG_BCN_PLCP\t\t\t(AR9170_MAC_REG_BASE + 0xd90)\n#define\tAR9170_MAC_REG_BCN_CTRL\t\t\t(AR9170_MAC_REG_BASE + 0xd94)\n#define\t\tAR9170_BCN_CTRL_READY\t\t\t0x01\n#define\t\tAR9170_BCN_CTRL_LOCK\t\t\t0x02\n\n#define AR9170_MAC_REG_BCN_CURR_ADDR\t\t(AR9170_MAC_REG_BASE + 0xd98)\n#define\tAR9170_MAC_REG_BCN_COUNT\t\t(AR9170_MAC_REG_BASE + 0xd9c)\n#define\tAR9170_MAC_REG_BCN_HT1\t\t\t(AR9170_MAC_REG_BASE + 0xda0)\n#define\t\tAR9170_MAC_BCN_HT1_HT_EN\t\tBIT(0)\n#define\t\tAR9170_MAC_BCN_HT1_GF_PMB\t\tBIT(1)\n#define\t\tAR9170_MAC_BCN_HT1_SP_EXP\t\tBIT(2)\n#define\t\tAR9170_MAC_BCN_HT1_TX_BF\t\tBIT(3)\n#define\t\tAR9170_MAC_BCN_HT1_PWR_CTRL_S\t\t4\n#define\t\tAR9170_MAC_BCN_HT1_PWR_CTRL\t\t0x70\n#define\t\tAR9170_MAC_BCN_HT1_TX_ANT1\t\tBIT(7)\n#define\t\tAR9170_MAC_BCN_HT1_TX_ANT0\t\tBIT(8)\n#define\t\tAR9170_MAC_BCN_HT1_NUM_LFT_S\t\t9\n#define\t\tAR9170_MAC_BCN_HT1_NUM_LFT\t\t0x600\n#define\t\tAR9170_MAC_BCN_HT1_BWC_20M_EXT\t\tBIT(16)\n#define\t\tAR9170_MAC_BCN_HT1_BWC_40M_SHARED\tBIT(17)\n#define\t\tAR9170_MAC_BCN_HT1_BWC_40M_DUP\t\t(BIT(16) | BIT(17))\n#define\t\tAR9170_MAC_BCN_HT1_BF_MCS_S\t\t18\n#define\t\tAR9170_MAC_BCN_HT1_BF_MCS\t\t0x1c0000\n#define\t\tAR9170_MAC_BCN_HT1_TPC_S\t\t21\n#define\t\tAR9170_MAC_BCN_HT1_TPC\t\t\t0x7e00000\n#define\t\tAR9170_MAC_BCN_HT1_CHAIN_MASK_S\t\t27\n#define\t\tAR9170_MAC_BCN_HT1_CHAIN_MASK\t\t0x38000000\n\n#define\tAR9170_MAC_REG_BCN_HT2\t\t\t(AR9170_MAC_REG_BASE + 0xda4)\n#define\t\tAR9170_MAC_BCN_HT2_MCS_S\t\t0\n#define\t\tAR9170_MAC_BCN_HT2_MCS\t\t\t0x7f\n#define\t\tAR9170_MAC_BCN_HT2_BW40\t\t\tBIT(8)\n#define\t\tAR9170_MAC_BCN_HT2_SMOOTHING\t\tBIT(9)\n#define\t\tAR9170_MAC_BCN_HT2_SS\t\t\tBIT(10)\n#define\t\tAR9170_MAC_BCN_HT2_NSS\t\t\tBIT(11)\n#define\t\tAR9170_MAC_BCN_HT2_STBC_S\t\t12\n#define\t\tAR9170_MAC_BCN_HT2_STBC\t\t\t0x3000\n#define\t\tAR9170_MAC_BCN_HT2_ADV_COD\t\tBIT(14)\n#define\t\tAR9170_MAC_BCN_HT2_SGI\t\t\tBIT(15)\n#define\t\tAR9170_MAC_BCN_HT2_LEN_S\t\t16\n#define\t\tAR9170_MAC_BCN_HT2_LEN\t\t\t0xffff0000\n\n#define\tAR9170_MAC_REG_DMA_TXQX_ADDR_CURR\t(AR9170_MAC_REG_BASE + 0xdc0)\n\n \n#define\tAR9170_RAND_REG_BASE\t\t\t0x1d0000\n\n#define\tAR9170_RAND_REG_NUM\t\t\t(AR9170_RAND_REG_BASE + 0x000)\n#define\tAR9170_RAND_REG_MODE\t\t\t(AR9170_RAND_REG_BASE + 0x004)\n#define\t\tAR9170_RAND_MODE_MANUAL\t\t\t0x000\n#define\t\tAR9170_RAND_MODE_FREE\t\t\t0x001\n\n \n#define\tAR9170_GPIO_REG_BASE\t\t\t0x1d0100\n#define\tAR9170_GPIO_REG_PORT_TYPE\t\t(AR9170_GPIO_REG_BASE + 0x000)\n#define\tAR9170_GPIO_REG_PORT_DATA\t\t(AR9170_GPIO_REG_BASE + 0x004)\n#define\t\tAR9170_GPIO_PORT_LED_0\t\t\t1\n#define\t\tAR9170_GPIO_PORT_LED_1\t\t\t2\n \n#define\t\tAR9170_GPIO_PORT_WPS_BUTTON_PRESSED\t4\n\n \n#define\tAR9170_MC_REG_BASE\t\t\t0x1d1000\n\n#define\tAR9170_MC_REG_FLASH_WAIT_STATE\t\t(AR9170_MC_REG_BASE + 0x000)\n\n#define AR9170_SPI_REG_BASE\t\t\t(AR9170_MC_REG_BASE + 0x200)\n#define AR9170_SPI_REG_CONTROL0\t\t\t(AR9170_SPI_REG_BASE + 0x000)\n#define\t\tAR9170_SPI_CONTROL0_BUSY\t\tBIT(0)\n#define\t\tAR9170_SPI_CONTROL0_CMD_GO\t\tBIT(1)\n#define\t\tAR9170_SPI_CONTROL0_PAGE_WR\t\tBIT(2)\n#define\t\tAR9170_SPI_CONTROL0_SEQ_RD\t\tBIT(3)\n#define\t\tAR9170_SPI_CONTROL0_CMD_ABORT\t\tBIT(4)\n#define\t\tAR9170_SPI_CONTROL0_CMD_LEN_S\t\t8\n#define\t\tAR9170_SPI_CONTROL0_CMD_LEN\t\t0x00000f00\n#define\t\tAR9170_SPI_CONTROL0_RD_LEN_S\t\t12\n#define\t\tAR9170_SPI_CONTROL0_RD_LEN\t\t0x00007000\n\n#define\tAR9170_SPI_REG_CONTROL1\t\t\t(AR9170_SPI_REG_BASE + 0x004)\n#define\t\tAR9170_SPI_CONTROL1_SCK_RATE\t\tBIT(0)\n#define\t\tAR9170_SPI_CONTROL1_DRIVE_SDO\t\tBIT(1)\n#define\t\tAR9170_SPI_CONTROL1_MODE_SEL_S\t\t2\n#define\t\tAR9170_SPI_CONTROL1_MODE_SEL\t\t0x000000c0\n#define\t\tAR9170_SPI_CONTROL1_WRITE_PROTECT\tBIT(4)\n\n#define AR9170_SPI_REG_COMMAND_PORT0\t\t(AR9170_SPI_REG_BASE + 0x008)\n#define\t\tAR9170_SPI_COMMAND_PORT0_CMD0_S\t\t0\n#define\t\tAR9170_SPI_COMMAND_PORT0_CMD0\t\t0x000000ff\n#define\t\tAR9170_SPI_COMMAND_PORT0_CMD1_S\t\t8\n#define\t\tAR9170_SPI_COMMAND_PORT0_CMD1\t\t0x0000ff00\n#define\t\tAR9170_SPI_COMMAND_PORT0_CMD2_S\t\t16\n#define\t\tAR9170_SPI_COMMAND_PORT0_CMD2\t\t0x00ff0000\n#define\t\tAR9170_SPI_COMMAND_PORT0_CMD3_S\t\t24\n#define\t\tAR9170_SPI_COMMAND_PORT0_CMD3\t\t0xff000000\n\n#define AR9170_SPI_REG_COMMAND_PORT1\t\t(AR9170_SPI_REG_BASE + 0x00C)\n#define\t\tAR9170_SPI_COMMAND_PORT1_CMD4_S\t\t0\n#define\t\tAR9170_SPI_COMMAND_PORT1_CMD4\t\t0x000000ff\n#define\t\tAR9170_SPI_COMMAND_PORT1_CMD5_S\t\t8\n#define\t\tAR9170_SPI_COMMAND_PORT1_CMD5\t\t0x0000ff00\n#define\t\tAR9170_SPI_COMMAND_PORT1_CMD6_S\t\t16\n#define\t\tAR9170_SPI_COMMAND_PORT1_CMD6\t\t0x00ff0000\n#define\t\tAR9170_SPI_COMMAND_PORT1_CMD7_S\t\t24\n#define\t\tAR9170_SPI_COMMAND_PORT1_CMD7\t\t0xff000000\n\n#define AR9170_SPI_REG_DATA_PORT\t\t(AR9170_SPI_REG_BASE + 0x010)\n#define AR9170_SPI_REG_PAGE_WRITE_LEN\t\t(AR9170_SPI_REG_BASE + 0x014)\n\n#define AR9170_EEPROM_REG_BASE\t\t\t(AR9170_MC_REG_BASE + 0x400)\n#define\tAR9170_EEPROM_REG_WP_MAGIC1\t\t(AR9170_EEPROM_REG_BASE + 0x000)\n#define\t\tAR9170_EEPROM_WP_MAGIC1\t\t\t0x12345678\n\n#define\tAR9170_EEPROM_REG_WP_MAGIC2\t\t(AR9170_EEPROM_REG_BASE + 0x004)\n#define\t\tAR9170_EEPROM_WP_MAGIC2\t\t\t0x55aa00ff\n\n#define\tAR9170_EEPROM_REG_WP_MAGIC3\t\t(AR9170_EEPROM_REG_BASE + 0x008)\n#define\t\tAR9170_EEPROM_WP_MAGIC3\t\t\t0x13579ace\n\n#define\tAR9170_EEPROM_REG_CLOCK_DIV\t\t(AR9170_EEPROM_REG_BASE + 0x00C)\n#define\t\tAR9170_EEPROM_CLOCK_DIV_FAC_S\t\t0\n#define\t\tAR9170_EEPROM_CLOCK_DIV_FAC\t\t0x000001ff\n#define\t\tAR9170_EEPROM_CLOCK_DIV_FAC_39KHZ\t0xff\n#define\t\tAR9170_EEPROM_CLOCK_DIV_FAC_78KHZ\t0x7f\n#define\t\tAR9170_EEPROM_CLOCK_DIV_FAC_312KHZ\t0x1f\n#define\t\tAR9170_EEPROM_CLOCK_DIV_FAC_10MHZ\t0x0\n#define\tAR9170_EEPROM_CLOCK_DIV_SOFT_RST\t\tBIT(9)\n\n#define AR9170_EEPROM_REG_MODE\t\t\t(AR9170_EEPROM_REG_BASE + 0x010)\n#define\tAR9170_EEPROM_MODE_EEPROM_SIZE_16K_PLUS\t\tBIT(31)\n\n#define AR9170_EEPROM_REG_WRITE_PROTECT\t\t(AR9170_EEPROM_REG_BASE + 0x014)\n#define\t\tAR9170_EEPROM_WRITE_PROTECT_WP_STATUS\tBIT(0)\n#define\t\tAR9170_EEPROM_WRITE_PROTECT_WP_SET\tBIT(8)\n\n \n#define\tAR9170_MAX_INT_SRC\t\t\t9\n#define\tAR9170_INT_REG_BASE\t\t\t0x1d2000\n\n#define\tAR9170_INT_REG_FLAG\t\t\t(AR9170_INT_REG_BASE + 0x000)\n#define\tAR9170_INT_REG_FIQ_MASK\t\t\t(AR9170_INT_REG_BASE + 0x004)\n#define\tAR9170_INT_REG_IRQ_MASK\t\t\t(AR9170_INT_REG_BASE + 0x008)\n \n#define\t\tAR9170_INT_FLAG_WLAN\t\t\t0x001\n#define\t\tAR9170_INT_FLAG_PTAB_BIT\t\t0x002\n#define\t\tAR9170_INT_FLAG_SE_BIT\t\t\t0x004\n#define\t\tAR9170_INT_FLAG_UART_BIT\t\t0x008\n#define\t\tAR9170_INT_FLAG_TIMER_BIT\t\t0x010\n#define\t\tAR9170_INT_FLAG_EXT_BIT\t\t\t0x020\n#define\t\tAR9170_INT_FLAG_SW_BIT\t\t\t0x040\n#define\t\tAR9170_INT_FLAG_USB_BIT\t\t\t0x080\n#define\t\tAR9170_INT_FLAG_ETHERNET_BIT\t\t0x100\n\n#define\tAR9170_INT_REG_PRIORITY1\t\t(AR9170_INT_REG_BASE + 0x00c)\n#define\tAR9170_INT_REG_PRIORITY2\t\t(AR9170_INT_REG_BASE + 0x010)\n#define\tAR9170_INT_REG_PRIORITY3\t\t(AR9170_INT_REG_BASE + 0x014)\n#define\tAR9170_INT_REG_EXT_INT_CONTROL\t\t(AR9170_INT_REG_BASE + 0x018)\n#define\tAR9170_INT_REG_SW_INT_CONTROL\t\t(AR9170_INT_REG_BASE + 0x01c)\n#define\t\tAR9170_INT_SW_INT_ENABLE\t\t0x1\n\n#define\tAR9170_INT_REG_FIQ_ENCODE\t\t(AR9170_INT_REG_BASE + 0x020)\n#define\tAR9170_INT_INT_IRQ_ENCODE\t\t(AR9170_INT_REG_BASE + 0x024)\n\n \n#define\tAR9170_PWR_REG_BASE\t\t\t0x1d4000\n\n#define AR9170_PWR_REG_POWER_STATE\t\t(AR9170_PWR_REG_BASE + 0x000)\n\n#define\tAR9170_PWR_REG_RESET\t\t\t(AR9170_PWR_REG_BASE + 0x004)\n#define\t\tAR9170_PWR_RESET_COMMIT_RESET_MASK\tBIT(0)\n#define\t\tAR9170_PWR_RESET_WLAN_MASK\t\tBIT(1)\n#define\t\tAR9170_PWR_RESET_DMA_MASK\t\tBIT(2)\n#define\t\tAR9170_PWR_RESET_BRIDGE_MASK\t\tBIT(3)\n#define\t\tAR9170_PWR_RESET_AHB_MASK\t\tBIT(9)\n#define\t\tAR9170_PWR_RESET_BB_WARM_RESET\t\tBIT(10)\n#define\t\tAR9170_PWR_RESET_BB_COLD_RESET\t\tBIT(11)\n#define\t\tAR9170_PWR_RESET_ADDA_CLK_COLD_RESET\tBIT(12)\n#define\t\tAR9170_PWR_RESET_PLL\t\t\tBIT(13)\n#define\t\tAR9170_PWR_RESET_USB_PLL\t\tBIT(14)\n\n#define\tAR9170_PWR_REG_CLOCK_SEL\t\t(AR9170_PWR_REG_BASE + 0x008)\n#define\t\tAR9170_PWR_CLK_AHB_40MHZ\t\t0\n#define\t\tAR9170_PWR_CLK_AHB_20_22MHZ\t\t1\n#define\t\tAR9170_PWR_CLK_AHB_40_44MHZ\t\t2\n#define\t\tAR9170_PWR_CLK_AHB_80_88MHZ\t\t3\n#define\t\tAR9170_PWR_CLK_DAC_160_INV_DLY\t\t0x70\n\n#define\tAR9170_PWR_REG_CHIP_REVISION\t\t(AR9170_PWR_REG_BASE + 0x010)\n#define AR9170_PWR_REG_PLL_ADDAC\t\t(AR9170_PWR_REG_BASE + 0x014)\n#define\t\tAR9170_PWR_PLL_ADDAC_DIV_S\t\t2\n#define\t\tAR9170_PWR_PLL_ADDAC_DIV\t\t0xffc\n#define\tAR9170_PWR_REG_WATCH_DOG_MAGIC\t\t(AR9170_PWR_REG_BASE + 0x020)\n\n \n#define\tAR9170_USB_REG_BASE\t\t\t0x1e1000\n\n#define\tAR9170_USB_REG_MAIN_CTRL\t\t(AR9170_USB_REG_BASE + 0x000)\n#define\t\tAR9170_USB_MAIN_CTRL_REMOTE_WAKEUP\tBIT(0)\n#define\t\tAR9170_USB_MAIN_CTRL_ENABLE_GLOBAL_INT\tBIT(2)\n#define\t\tAR9170_USB_MAIN_CTRL_GO_TO_SUSPEND\tBIT(3)\n#define\t\tAR9170_USB_MAIN_CTRL_RESET\t\tBIT(4)\n#define\t\tAR9170_USB_MAIN_CTRL_CHIP_ENABLE\tBIT(5)\n#define\t\tAR9170_USB_MAIN_CTRL_HIGHSPEED\t\tBIT(6)\n\n#define\tAR9170_USB_REG_DEVICE_ADDRESS\t\t(AR9170_USB_REG_BASE + 0x001)\n#define\t\tAR9170_USB_DEVICE_ADDRESS_CONFIGURE\tBIT(7)\n\n#define\tAR9170_USB_REG_TEST\t\t\t(AR9170_USB_REG_BASE + 0x002)\n#define\tAR9170_USB_REG_PHY_TEST_SELECT\t\t(AR9170_USB_REG_BASE + 0x008)\n#define\tAR9170_USB_REG_CX_CONFIG_STATUS\t\t(AR9170_USB_REG_BASE + 0x00b)\n#define\tAR9170_USB_REG_EP0_DATA\t\t\t(AR9170_USB_REG_BASE + 0x00c)\n#define\tAR9170_USB_REG_EP0_DATA1\t\t(AR9170_USB_REG_BASE + 0x00c)\n#define\tAR9170_USB_REG_EP0_DATA2\t\t(AR9170_USB_REG_BASE + 0x00d)\n\n#define\tAR9170_USB_REG_INTR_MASK_BYTE_0\t\t(AR9170_USB_REG_BASE + 0x011)\n#define\tAR9170_USB_REG_INTR_MASK_BYTE_1\t\t(AR9170_USB_REG_BASE + 0x012)\n#define\tAR9170_USB_REG_INTR_MASK_BYTE_2\t\t(AR9170_USB_REG_BASE + 0x013)\n#define\tAR9170_USB_REG_INTR_MASK_BYTE_3\t\t(AR9170_USB_REG_BASE + 0x014)\n#define\tAR9170_USB_REG_INTR_MASK_BYTE_4\t\t(AR9170_USB_REG_BASE + 0x015)\n#define\t\tAR9170_USB_INTR_DISABLE_OUT_INT\t\t(BIT(7) | BIT(6))\n\n#define\tAR9170_USB_REG_INTR_MASK_BYTE_5\t\t(AR9170_USB_REG_BASE + 0x016)\n#define\tAR9170_USB_REG_INTR_MASK_BYTE_6\t\t(AR9170_USB_REG_BASE + 0x017)\n#define\t\tAR9170_USB_INTR_DISABLE_IN_INT\t\tBIT(6)\n\n#define\tAR9170_USB_REG_INTR_MASK_BYTE_7\t\t(AR9170_USB_REG_BASE + 0x018)\n\n#define\tAR9170_USB_REG_INTR_GROUP\t\t(AR9170_USB_REG_BASE + 0x020)\n\n#define\tAR9170_USB_REG_INTR_SOURCE_0\t\t(AR9170_USB_REG_BASE + 0x021)\n#define\t\tAR9170_USB_INTR_SRC0_SETUP\t\tBIT(0)\n#define\t\tAR9170_USB_INTR_SRC0_IN\t\t\tBIT(1)\n#define\t\tAR9170_USB_INTR_SRC0_OUT\t\tBIT(2)\n#define\t\tAR9170_USB_INTR_SRC0_FAIL\t\tBIT(3)  \n#define\t\tAR9170_USB_INTR_SRC0_END\t\tBIT(4)  \n#define\t\tAR9170_USB_INTR_SRC0_ABORT\t\tBIT(7)\n\n#define\tAR9170_USB_REG_INTR_SOURCE_1\t\t(AR9170_USB_REG_BASE + 0x022)\n#define\tAR9170_USB_REG_INTR_SOURCE_2\t\t(AR9170_USB_REG_BASE + 0x023)\n#define\tAR9170_USB_REG_INTR_SOURCE_3\t\t(AR9170_USB_REG_BASE + 0x024)\n#define\tAR9170_USB_REG_INTR_SOURCE_4\t\t(AR9170_USB_REG_BASE + 0x025)\n#define\tAR9170_USB_REG_INTR_SOURCE_5\t\t(AR9170_USB_REG_BASE + 0x026)\n#define\tAR9170_USB_REG_INTR_SOURCE_6\t\t(AR9170_USB_REG_BASE + 0x027)\n#define\tAR9170_USB_REG_INTR_SOURCE_7\t\t(AR9170_USB_REG_BASE + 0x028)\n#define\t\tAR9170_USB_INTR_SRC7_USB_RESET\t\tBIT(1)\n#define\t\tAR9170_USB_INTR_SRC7_USB_SUSPEND\tBIT(2)\n#define\t\tAR9170_USB_INTR_SRC7_USB_RESUME\t\tBIT(3)\n#define\t\tAR9170_USB_INTR_SRC7_ISO_SEQ_ERR\tBIT(4)\n#define\t\tAR9170_USB_INTR_SRC7_ISO_SEQ_ABORT\tBIT(5)\n#define\t\tAR9170_USB_INTR_SRC7_TX0BYTE\t\tBIT(6)\n#define\t\tAR9170_USB_INTR_SRC7_RX0BYTE\t\tBIT(7)\n\n#define\tAR9170_USB_REG_IDLE_COUNT\t\t(AR9170_USB_REG_BASE + 0x02f)\n\n#define\tAR9170_USB_REG_EP_MAP\t\t\t(AR9170_USB_REG_BASE + 0x030)\n#define\tAR9170_USB_REG_EP1_MAP\t\t\t(AR9170_USB_REG_BASE + 0x030)\n#define\tAR9170_USB_REG_EP2_MAP\t\t\t(AR9170_USB_REG_BASE + 0x031)\n#define\tAR9170_USB_REG_EP3_MAP\t\t\t(AR9170_USB_REG_BASE + 0x032)\n#define\tAR9170_USB_REG_EP4_MAP\t\t\t(AR9170_USB_REG_BASE + 0x033)\n#define\tAR9170_USB_REG_EP5_MAP\t\t\t(AR9170_USB_REG_BASE + 0x034)\n#define\tAR9170_USB_REG_EP6_MAP\t\t\t(AR9170_USB_REG_BASE + 0x035)\n#define\tAR9170_USB_REG_EP7_MAP\t\t\t(AR9170_USB_REG_BASE + 0x036)\n#define\tAR9170_USB_REG_EP8_MAP\t\t\t(AR9170_USB_REG_BASE + 0x037)\n#define\tAR9170_USB_REG_EP9_MAP\t\t\t(AR9170_USB_REG_BASE + 0x038)\n#define\tAR9170_USB_REG_EP10_MAP\t\t\t(AR9170_USB_REG_BASE + 0x039)\n\n#define\tAR9170_USB_REG_EP_IN_MAX_SIZE_HIGH\t(AR9170_USB_REG_BASE + 0x03f)\n#define\t\tAR9170_USB_EP_IN_STALL\t\t\t0x8\n#define\t\tAR9170_USB_EP_IN_TOGGLE\t\t\t0x10\n\n#define\tAR9170_USB_REG_EP_IN_MAX_SIZE_LOW\t(AR9170_USB_REG_BASE + 0x03e)\n\n#define\tAR9170_USB_REG_EP_OUT_MAX_SIZE_HIGH\t(AR9170_USB_REG_BASE + 0x05f)\n#define\t\tAR9170_USB_EP_OUT_STALL\t\t\t0x8\n#define\t\tAR9170_USB_EP_OUT_TOGGLE\t\t0x10\n\n#define\tAR9170_USB_REG_EP_OUT_MAX_SIZE_LOW\t(AR9170_USB_REG_BASE + 0x05e)\n\n#define\tAR9170_USB_REG_EP3_BYTE_COUNT_HIGH\t(AR9170_USB_REG_BASE + 0x0ae)\n#define\tAR9170_USB_REG_EP3_BYTE_COUNT_LOW\t(AR9170_USB_REG_BASE + 0x0be)\n#define\tAR9170_USB_REG_EP4_BYTE_COUNT_HIGH\t(AR9170_USB_REG_BASE + 0x0af)\n#define\tAR9170_USB_REG_EP4_BYTE_COUNT_LOW\t(AR9170_USB_REG_BASE + 0x0bf)\n\n#define\tAR9170_USB_REG_FIFO_MAP\t\t\t(AR9170_USB_REG_BASE + 0x080)\n#define\tAR9170_USB_REG_FIFO0_MAP\t\t(AR9170_USB_REG_BASE + 0x080)\n#define\tAR9170_USB_REG_FIFO1_MAP\t\t(AR9170_USB_REG_BASE + 0x081)\n#define\tAR9170_USB_REG_FIFO2_MAP\t\t(AR9170_USB_REG_BASE + 0x082)\n#define\tAR9170_USB_REG_FIFO3_MAP\t\t(AR9170_USB_REG_BASE + 0x083)\n#define\tAR9170_USB_REG_FIFO4_MAP\t\t(AR9170_USB_REG_BASE + 0x084)\n#define\tAR9170_USB_REG_FIFO5_MAP\t\t(AR9170_USB_REG_BASE + 0x085)\n#define\tAR9170_USB_REG_FIFO6_MAP\t\t(AR9170_USB_REG_BASE + 0x086)\n#define\tAR9170_USB_REG_FIFO7_MAP\t\t(AR9170_USB_REG_BASE + 0x087)\n#define\tAR9170_USB_REG_FIFO8_MAP\t\t(AR9170_USB_REG_BASE + 0x088)\n#define\tAR9170_USB_REG_FIFO9_MAP\t\t(AR9170_USB_REG_BASE + 0x089)\n\n#define\tAR9170_USB_REG_FIFO_CONFIG\t\t(AR9170_USB_REG_BASE + 0x090)\n#define\tAR9170_USB_REG_FIFO0_CONFIG\t\t(AR9170_USB_REG_BASE + 0x090)\n#define\tAR9170_USB_REG_FIFO1_CONFIG\t\t(AR9170_USB_REG_BASE + 0x091)\n#define\tAR9170_USB_REG_FIFO2_CONFIG\t\t(AR9170_USB_REG_BASE + 0x092)\n#define\tAR9170_USB_REG_FIFO3_CONFIG\t\t(AR9170_USB_REG_BASE + 0x093)\n#define\tAR9170_USB_REG_FIFO4_CONFIG\t\t(AR9170_USB_REG_BASE + 0x094)\n#define\tAR9170_USB_REG_FIFO5_CONFIG\t\t(AR9170_USB_REG_BASE + 0x095)\n#define\tAR9170_USB_REG_FIFO6_CONFIG\t\t(AR9170_USB_REG_BASE + 0x096)\n#define\tAR9170_USB_REG_FIFO7_CONFIG\t\t(AR9170_USB_REG_BASE + 0x097)\n#define\tAR9170_USB_REG_FIFO8_CONFIG\t\t(AR9170_USB_REG_BASE + 0x098)\n#define\tAR9170_USB_REG_FIFO9_CONFIG\t\t(AR9170_USB_REG_BASE + 0x099)\n\n#define\tAR9170_USB_REG_EP3_DATA\t\t\t(AR9170_USB_REG_BASE + 0x0f8)\n#define\tAR9170_USB_REG_EP4_DATA\t\t\t(AR9170_USB_REG_BASE + 0x0fc)\n\n#define\tAR9170_USB_REG_FIFO_SIZE\t\t(AR9170_USB_REG_BASE + 0x100)\n#define\tAR9170_USB_REG_DMA_CTL\t\t\t(AR9170_USB_REG_BASE + 0x108)\n#define\t\tAR9170_USB_DMA_CTL_ENABLE_TO_DEVICE\tBIT(0)\n#define\t\tAR9170_USB_DMA_CTL_ENABLE_FROM_DEVICE\tBIT(1)\n#define\t\tAR9170_USB_DMA_CTL_HIGH_SPEED\t\tBIT(2)\n#define\t\tAR9170_USB_DMA_CTL_UP_PACKET_MODE\tBIT(3)\n#define\t\tAR9170_USB_DMA_CTL_UP_STREAM_S\t\t4\n#define\t\tAR9170_USB_DMA_CTL_UP_STREAM\t\t(BIT(4) | BIT(5))\n#define\t\tAR9170_USB_DMA_CTL_UP_STREAM_4K\t\t(0)\n#define\t\tAR9170_USB_DMA_CTL_UP_STREAM_8K\t\tBIT(4)\n#define\t\tAR9170_USB_DMA_CTL_UP_STREAM_16K\tBIT(5)\n#define\t\tAR9170_USB_DMA_CTL_UP_STREAM_32K\t(BIT(4) | BIT(5))\n#define\t\tAR9170_USB_DMA_CTL_DOWN_STREAM\t\tBIT(6)\n\n#define\tAR9170_USB_REG_DMA_STATUS\t\t(AR9170_USB_REG_BASE + 0x10c)\n#define\t\tAR9170_USB_DMA_STATUS_UP_IDLE\t\tBIT(8)\n#define\t\tAR9170_USB_DMA_STATUS_DN_IDLE\t\tBIT(16)\n\n#define\tAR9170_USB_REG_MAX_AGG_UPLOAD\t\t(AR9170_USB_REG_BASE + 0x110)\n#define\tAR9170_USB_REG_UPLOAD_TIME_CTL\t\t(AR9170_USB_REG_BASE + 0x114)\n\n#define AR9170_USB_REG_WAKE_UP\t\t\t(AR9170_USB_REG_BASE + 0x120)\n#define\t\tAR9170_USB_WAKE_UP_WAKE\t\t\tBIT(0)\n\n#define\tAR9170_USB_REG_CBUS_CTRL\t\t(AR9170_USB_REG_BASE + 0x1f0)\n#define\t\tAR9170_USB_CBUS_CTRL_BUFFER_END\t\t(BIT(1))\n\n \n#define\tAR9170_PTA_REG_BASE\t\t\t0x1e2000\n\n#define\tAR9170_PTA_REG_CMD\t\t\t(AR9170_PTA_REG_BASE + 0x000)\n#define\tAR9170_PTA_REG_PARAM1\t\t\t(AR9170_PTA_REG_BASE + 0x004)\n#define\tAR9170_PTA_REG_PARAM2\t\t\t(AR9170_PTA_REG_BASE + 0x008)\n#define\tAR9170_PTA_REG_PARAM3\t\t\t(AR9170_PTA_REG_BASE + 0x00c)\n#define\tAR9170_PTA_REG_RSP\t\t\t(AR9170_PTA_REG_BASE + 0x010)\n#define\tAR9170_PTA_REG_STATUS1\t\t\t(AR9170_PTA_REG_BASE + 0x014)\n#define\tAR9170_PTA_REG_STATUS2\t\t\t(AR9170_PTA_REG_BASE + 0x018)\n#define\tAR9170_PTA_REG_STATUS3\t\t\t(AR9170_PTA_REG_BASE + 0x01c)\n#define\tAR9170_PTA_REG_AHB_INT_FLAG\t\t(AR9170_PTA_REG_BASE + 0x020)\n#define\tAR9170_PTA_REG_AHB_INT_MASK\t\t(AR9170_PTA_REG_BASE + 0x024)\n#define\tAR9170_PTA_REG_AHB_INT_ACK\t\t(AR9170_PTA_REG_BASE + 0x028)\n#define\tAR9170_PTA_REG_AHB_SCRATCH1\t\t(AR9170_PTA_REG_BASE + 0x030)\n#define\tAR9170_PTA_REG_AHB_SCRATCH2\t\t(AR9170_PTA_REG_BASE + 0x034)\n#define\tAR9170_PTA_REG_AHB_SCRATCH3\t\t(AR9170_PTA_REG_BASE + 0x038)\n#define\tAR9170_PTA_REG_AHB_SCRATCH4\t\t(AR9170_PTA_REG_BASE + 0x03c)\n\n#define\tAR9170_PTA_REG_SHARE_MEM_CTRL\t\t(AR9170_PTA_REG_BASE + 0x124)\n\n \n\n#define\tAR9170_PTA_REG_INT_FLAG\t\t\t(AR9170_PTA_REG_BASE + 0x100)\n#define\t\tAR9170_PTA_INT_FLAG_DN\t\t\t0x01\n#define\t\tAR9170_PTA_INT_FLAG_UP\t\t\t0x02\n#define\t\tAR9170_PTA_INT_FLAG_CMD\t\t\t0x04\n\n#define\tAR9170_PTA_REG_INT_MASK\t\t\t(AR9170_PTA_REG_BASE + 0x104)\n#define\tAR9170_PTA_REG_DN_DMA_ADDRL\t\t(AR9170_PTA_REG_BASE + 0x108)\n#define\tAR9170_PTA_REG_DN_DMA_ADDRH\t\t(AR9170_PTA_REG_BASE + 0x10c)\n#define\tAR9170_PTA_REG_UP_DMA_ADDRL\t\t(AR9170_PTA_REG_BASE + 0x110)\n#define\tAR9170_PTA_REG_UP_DMA_ADDRH\t\t(AR9170_PTA_REG_BASE + 0x114)\n#define\tAR9170_PTA_REG_DN_PEND_TIME\t\t(AR9170_PTA_REG_BASE + 0x118)\n#define\tAR9170_PTA_REG_UP_PEND_TIME\t\t(AR9170_PTA_REG_BASE + 0x11c)\n#define\tAR9170_PTA_REG_CONTROL\t\t\t(AR9170_PTA_REG_BASE + 0x120)\n#define\t\tAR9170_PTA_CTRL_4_BEAT_BURST\t\t0x00\n#define\t\tAR9170_PTA_CTRL_8_BEAT_BURST\t\t0x01\n#define\t\tAR9170_PTA_CTRL_16_BEAT_BURST\t\t0x02\n#define\t\tAR9170_PTA_CTRL_LOOPBACK_MODE\t\t0x10\n\n#define\tAR9170_PTA_REG_MEM_CTRL\t\t\t(AR9170_PTA_REG_BASE + 0x124)\n#define\tAR9170_PTA_REG_MEM_ADDR\t\t\t(AR9170_PTA_REG_BASE + 0x128)\n#define\tAR9170_PTA_REG_DN_DMA_TRIGGER\t\t(AR9170_PTA_REG_BASE + 0x12c)\n#define\tAR9170_PTA_REG_UP_DMA_TRIGGER\t\t(AR9170_PTA_REG_BASE + 0x130)\n#define\tAR9170_PTA_REG_DMA_STATUS\t\t(AR9170_PTA_REG_BASE + 0x134)\n#define\tAR9170_PTA_REG_DN_CURR_ADDRL\t\t(AR9170_PTA_REG_BASE + 0x138)\n#define\tAR9170_PTA_REG_DN_CURR_ADDRH\t\t(AR9170_PTA_REG_BASE + 0x13c)\n#define\tAR9170_PTA_REG_UP_CURR_ADDRL\t\t(AR9170_PTA_REG_BASE + 0x140)\n#define\tAR9170_PTA_REG_UP_CURR_ADDRH\t\t(AR9170_PTA_REG_BASE + 0x144)\n#define\tAR9170_PTA_REG_DMA_MODE_CTRL\t\t(AR9170_PTA_REG_BASE + 0x148)\n#define\t\tAR9170_PTA_DMA_MODE_CTRL_RESET\t\tBIT(0)\n#define\t\tAR9170_PTA_DMA_MODE_CTRL_DISABLE_USB\tBIT(1)\n\n \n#define\tAR9170_MAC_REG_PC_REG_BASE\t\t(AR9170_MAC_REG_BASE + 0xe00)\n\n\n#define\tAR9170_NUM_LEDS\t\t\t\t2\n\n \n#define\tAR9170_CAM_MAX_USER\t\t\t64\n#define\tAR9170_CAM_MAX_KEY_LENGTH\t\t16\n\n#define AR9170_SRAM_OFFSET\t\t0x100000\n#define AR9170_SRAM_SIZE\t\t0x18000\n\n#define AR9170_PRAM_OFFSET\t\t0x200000\n#define AR9170_PRAM_SIZE\t\t0x8000\n\nenum cpu_clock {\n\tAHB_STATIC_40MHZ = 0,\n\tAHB_GMODE_22MHZ = 1,\n\tAHB_AMODE_20MHZ = 1,\n\tAHB_GMODE_44MHZ = 2,\n\tAHB_AMODE_40MHZ = 2,\n\tAHB_GMODE_88MHZ = 3,\n\tAHB_AMODE_80MHZ = 3\n};\n\n \nenum ar9170_usb_ep {\n\t \n\tAR9170_USB_EP_CTRL\t\t= 0,\n\n\tAR9170_USB_EP_TX,\n\tAR9170_USB_EP_RX,\n\tAR9170_USB_EP_IRQ,\n\tAR9170_USB_EP_CMD,\n\tAR9170_USB_NUM_EXTRA_EP\t\t= 4,\n\n\t__AR9170_USB_NUM_EP,\n\n\t__AR9170_USB_NUM_MAX_EP\t\t= 10\n};\n\nenum ar9170_usb_fifo {\n\t__AR9170_USB_NUM_MAX_FIFO\t= 10\n};\n\nenum ar9170_tx_queues {\n\tAR9170_TXQ0\t= 0,\n\tAR9170_TXQ1,\n\tAR9170_TXQ2,\n\tAR9170_TXQ3,\n\tAR9170_TXQ_SPECIAL,\n\n\t \n\t__AR9170_NUM_TX_QUEUES = 5\n};\n\n#define\tAR9170_TX_STREAM_TAG\t\t0x697e\n#define\tAR9170_RX_STREAM_TAG\t\t0x4e00\n#define\tAR9170_RX_STREAM_MAX_SIZE\t0xffff\n\nstruct ar9170_stream {\n\t__le16 length;\n\t__le16 tag;\n\n\tu8 payload[];\n} __packed __aligned(4);\n#define AR9170_STREAM_LEN\t\t\t\t4\n\n#define AR9170_MAX_ACKTABLE_ENTRIES\t\t\t8\n#define AR9170_MAX_VIRTUAL_MAC\t\t\t\t7\n\n#define\tAR9170_USB_EP_CTRL_MAX\t\t\t\t64\n#define\tAR9170_USB_EP_TX_MAX\t\t\t\t512\n#define\tAR9170_USB_EP_RX_MAX\t\t\t\t512\n#define\tAR9170_USB_EP_IRQ_MAX\t\t\t\t64\n#define\tAR9170_USB_EP_CMD_MAX\t\t\t\t64\n\n \n#define CARL9170_PRETBTT_KUS\t\t\t\t6\n\n#define\tAR5416_MAX_RATE_POWER\t\t\t\t63\n\n#define SET_VAL(reg, value, newvalue)\t\t\t\t\t\\\n\t(value = ((value) & ~reg) | (((newvalue) << reg##_S) & reg))\n\n#define SET_CONSTVAL(reg, newvalue)\t\t\t\t\t\\\n\t(((newvalue) << reg##_S) & reg)\n\n#define MOD_VAL(reg, value, newvalue)\t\t\t\t\t\\\n\t(((value) & ~reg) | (((newvalue) << reg##_S) & reg))\n\n#define GET_VAL(reg, value)\t\t\t\t\t\t\\\n\t(((value) & reg) >> reg##_S)\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}