#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x129e18a10 .scope module, "add2" "add2" 2 13;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "s";
    .port_info 3 /OUTPUT 1 "c";
o0x130040400 .functor BUFZ 2, C4<zz>; HiZ drive
v0x129e29c60_0 .net "a", 1 0, o0x130040400;  0 drivers
o0x130040430 .functor BUFZ 2, C4<zz>; HiZ drive
v0x129e29cf0_0 .net "b", 1 0, o0x130040430;  0 drivers
v0x129e29d80_0 .net "c", 0 0, L_0x129e2c1e0;  1 drivers
v0x129e29e30_0 .net "c0", 0 0, L_0x129e2b950;  1 drivers
v0x129e29f00_0 .net "s", 1 0, L_0x129e2c630;  1 drivers
L_0x129e2bb10 .part o0x130040400, 0, 1;
L_0x129e2bc50 .part o0x130040430, 0, 1;
L_0x129e2c350 .part o0x130040400, 1, 1;
L_0x129e2c510 .part o0x130040430, 1, 1;
L_0x129e2c630 .concat8 [ 1 1 0 0], L_0x129e2b820, L_0x129e2bd60;
S_0x129e0d4a0 .scope module, "U1" "halfA" 2 16, 2 3 0, S_0x129e18a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x129e2b820/d .functor XOR 1, L_0x129e2bb10, L_0x129e2bc50, C4<0>, C4<0>;
L_0x129e2b820 .delay 1 (1,1,1) L_0x129e2b820/d;
L_0x129e2b950/d .functor AND 1, L_0x129e2bb10, L_0x129e2bc50, C4<1>, C4<1>;
L_0x129e2b950 .delay 1 (1,1,1) L_0x129e2b950/d;
v0x129e1acb0_0 .net "a", 0 0, L_0x129e2bb10;  1 drivers
v0x129e290a0_0 .net "b", 0 0, L_0x129e2bc50;  1 drivers
v0x129e29140_0 .net "c", 0 0, L_0x129e2b950;  alias, 1 drivers
v0x129e291f0_0 .net "s", 0 0, L_0x129e2b820;  1 drivers
S_0x129e292f0 .scope module, "U2" "fullA" 2 17, 2 8 0, S_0x129e18a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
L_0x129e2bcf0 .functor XOR 1, L_0x129e2c350, L_0x129e2c510, C4<0>, C4<0>;
L_0x129e2bd60/d .functor XOR 1, L_0x129e2bcf0, L_0x129e2b950, C4<0>, C4<0>;
L_0x129e2bd60 .delay 1 (1,1,1) L_0x129e2bd60/d;
L_0x129e2bed0 .functor AND 1, L_0x129e2c350, L_0x129e2c510, C4<1>, C4<1>;
L_0x129e2c050 .functor OR 1, L_0x129e2c350, L_0x129e2c510, C4<0>, C4<0>;
L_0x129e2c0c0 .functor AND 1, L_0x129e2c050, L_0x129e2b950, C4<1>, C4<1>;
L_0x129e2c1e0/d .functor OR 1, L_0x129e2bed0, L_0x129e2c0c0, C4<0>, C4<0>;
L_0x129e2c1e0 .delay 1 (1,1,1) L_0x129e2c1e0/d;
v0x129e29570_0 .net *"_ivl_0", 0 0, L_0x129e2bcf0;  1 drivers
v0x129e29600_0 .net *"_ivl_4", 0 0, L_0x129e2bed0;  1 drivers
v0x129e296b0_0 .net *"_ivl_6", 0 0, L_0x129e2c050;  1 drivers
v0x129e29770_0 .net *"_ivl_8", 0 0, L_0x129e2c0c0;  1 drivers
v0x129e29820_0 .net "a", 0 0, L_0x129e2c350;  1 drivers
v0x129e29900_0 .net "b", 0 0, L_0x129e2c510;  1 drivers
v0x129e299a0_0 .net "c", 0 0, L_0x129e2c1e0;  alias, 1 drivers
v0x129e29a40_0 .net "ci", 0 0, L_0x129e2b950;  alias, 1 drivers
v0x129e29ad0_0 .net "s", 0 0, L_0x129e2bd60;  1 drivers
S_0x129e153d0 .scope module, "test" "test" 3 12;
 .timescale -9 -9;
v0x129e2b470_0 .var "a", 1 0;
v0x129e2b520_0 .var "b", 1 0;
v0x129e2b5d0_0 .net "c", 0 0, L_0x129e2cfd0;  1 drivers
v0x129e2b6c0_0 .var/i "i", 31 0;
v0x129e2b750_0 .net "s", 1 0, L_0x129e2d3e0;  1 drivers
S_0x129e29ff0 .scope module, "U1" "adder2" 3 17, 3 5 0, S_0x129e153d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "s";
    .port_info 3 /OUTPUT 1 "c";
v0x129e2b0e0_0 .net "a", 1 0, v0x129e2b470_0;  1 drivers
v0x129e2b170_0 .net "b", 1 0, v0x129e2b520_0;  1 drivers
v0x129e2b200_0 .net "c", 0 0, L_0x129e2cfd0;  alias, 1 drivers
v0x129e2b2b0_0 .net "c0", 0 0, L_0x129e2c7c0;  1 drivers
v0x129e2b380_0 .net "s", 1 0, L_0x129e2d3e0;  alias, 1 drivers
L_0x129e2c940 .part v0x129e2b470_0, 0, 1;
L_0x129e2ca80 .part v0x129e2b520_0, 0, 1;
L_0x129e2d100 .part v0x129e2b470_0, 1, 1;
L_0x129e2d2c0 .part v0x129e2b520_0, 1, 1;
L_0x129e2d3e0 .concat8 [ 1 1 0 0], L_0x129e2c710, L_0x129e2cbd0;
S_0x129e2a220 .scope module, "U1" "halfA" 3 8, 2 3 0, S_0x129e29ff0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x129e2c710/d .functor XOR 1, L_0x129e2c940, L_0x129e2ca80, C4<0>, C4<0>;
L_0x129e2c710 .delay 1 (1,1,1) L_0x129e2c710/d;
L_0x129e2c7c0/d .functor AND 1, L_0x129e2c940, L_0x129e2ca80, C4<1>, C4<1>;
L_0x129e2c7c0 .delay 1 (1,1,1) L_0x129e2c7c0/d;
v0x129e2a470_0 .net "a", 0 0, L_0x129e2c940;  1 drivers
v0x129e2a520_0 .net "b", 0 0, L_0x129e2ca80;  1 drivers
v0x129e2a5c0_0 .net "c", 0 0, L_0x129e2c7c0;  alias, 1 drivers
v0x129e2a670_0 .net "s", 0 0, L_0x129e2c710;  1 drivers
S_0x129e2a770 .scope module, "U2" "fullA" 3 9, 2 8 0, S_0x129e29ff0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
L_0x129e2cb60 .functor XOR 1, L_0x129e2d100, L_0x129e2d2c0, C4<0>, C4<0>;
L_0x129e2cbd0/d .functor XOR 1, L_0x129e2cb60, L_0x129e2c7c0, C4<0>, C4<0>;
L_0x129e2cbd0 .delay 1 (1,1,1) L_0x129e2cbd0/d;
L_0x129e2cd00 .functor AND 1, L_0x129e2d100, L_0x129e2d2c0, C4<1>, C4<1>;
L_0x129e2ce40 .functor OR 1, L_0x129e2d100, L_0x129e2d2c0, C4<0>, C4<0>;
L_0x129e2ceb0 .functor AND 1, L_0x129e2ce40, L_0x129e2c7c0, C4<1>, C4<1>;
L_0x129e2cfd0/d .functor OR 1, L_0x129e2cd00, L_0x129e2ceb0, C4<0>, C4<0>;
L_0x129e2cfd0 .delay 1 (1,1,1) L_0x129e2cfd0/d;
v0x129e2a9f0_0 .net *"_ivl_0", 0 0, L_0x129e2cb60;  1 drivers
v0x129e2aa80_0 .net *"_ivl_4", 0 0, L_0x129e2cd00;  1 drivers
v0x129e2ab30_0 .net *"_ivl_6", 0 0, L_0x129e2ce40;  1 drivers
v0x129e2abf0_0 .net *"_ivl_8", 0 0, L_0x129e2ceb0;  1 drivers
v0x129e2aca0_0 .net "a", 0 0, L_0x129e2d100;  1 drivers
v0x129e2ad80_0 .net "b", 0 0, L_0x129e2d2c0;  1 drivers
v0x129e2ae20_0 .net "c", 0 0, L_0x129e2cfd0;  alias, 1 drivers
v0x129e2aec0_0 .net "ci", 0 0, L_0x129e2c7c0;  alias, 1 drivers
v0x129e2af50_0 .net "s", 0 0, L_0x129e2cbd0;  1 drivers
    .scope S_0x129e153d0;
T_0 ;
    %vpi_call 3 20 "$dumpfile", "vcd/adder2.vcd" {0 0 0};
    %vpi_call 3 21 "$dumpvars" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x129e153d0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x129e2b6c0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x129e2b6c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.1, 5;
    %delay 0, 0;
    %load/vec4 v0x129e2b6c0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x129e2b470_0, 0, 2;
    %load/vec4 v0x129e2b6c0_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x129e2b520_0, 0, 2;
    %delay 10, 0;
    %load/vec4 v0x129e2b6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x129e2b6c0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x129e2b470_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x129e2b520_0, 0, 2;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./vvc/2bit_adder.v";
    "vvc/adder2.v";
