CENG4120_Final_Project_Group7 - FPGA Router
│
├── src/                                  # Source code
│   ├── main.cpp                          # Program entry point
│   │
│   ├── Interface/                        # Header files
│   │   ├── Reader.hpp                    # Input handling interface
│   │   ├── Router.hpp                    # PathFinder algorithm interface
│   │   └── Writer.hpp                    # Output generation interface
│   │
│   ├── Reader/                           # Input implementation
│   │   └── STReader.cpp                  # Parses device files and netlists
│   │
│   ├── Router/                           # Routing implementation
│   │   └── router.cpp                    # PathFinder algorithm with A* search
│   │
│   └── Writer/                           # Output implementation
│       └── output.cpp                    # Generates routing results
│
├── data/                                 # Test data
│   ├── benchmarks/                       # Input netlists
│   │   ├── design1.netlist               # Simple test case
│   │   ├── design2.netlist               # Small test case
│   │   ├── design3.netlist               # Medium test case
│   │   ├── design4.netlist               # Medium test case
│   │   └── design5.netlist               # Large real-world case
│   │
│   └── results/                          # Output directory for results
│
├── docs/                                 # Documentation
│   └── CENG4120-Final-FPGA Routing.docx  # Assignment specification
│
├── README.md                             # Project information
└── PROJECT_STRUCTURE.txt                 # This file