// Seed: 1378517316
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    output wire id_2
);
  tri0 id_4;
  assign id_1 = ~id_4;
  wire id_5;
  tri1 id_6, id_7, id_8, id_9, id_10 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input tri id_2,
    output uwire id_3,
    input uwire id_4,
    output tri id_5,
    input supply1 id_6,
    output tri id_7,
    output wor id_8,
    input tri id_9,
    input supply0 id_10,
    output uwire id_11,
    input wand id_12,
    output supply0 id_13,
    input supply0 id_14,
    output supply1 id_15,
    input supply0 id_16,
    input tri0 id_17,
    output tri1 id_18,
    output tri id_19,
    input wire id_20,
    output tri1 id_21
    , id_28,
    output uwire id_22,
    input tri0 id_23,
    input tri1 id_24,
    input tri0 id_25,
    input tri0 id_26
);
  assign id_13 = id_23;
  module_0(
      id_14, id_22, id_8
  );
endmodule
