{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1768780404581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768780404589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 18 15:53:24 2026 " "Processing started: Sun Jan 18 15:53:24 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768780404589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780404589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CV_8052 -c CV_8052 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CV_8052 -c CV_8052" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780404589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1768780405257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc/synthesis/adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC-rtl " "Found design unit 1: ADC-rtl" {  } { { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417785 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(718) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using \"x\" or \"z\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 718 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1768780417801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sequencer.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_ADC_Core_modular_adc_0 " "Found entity 1: DE10_Lite_ADC_Core_modular_adc_0" {  } { { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_adc_mega_0 " "Found entity 1: ADC_adc_mega_0" {  } { { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_flash/synthesis/onchip_flash.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onchip_flash/synthesis/onchip_flash.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onchip_flash-rtl " "Found design unit 1: onchip_flash-rtl" {  } { { "onchip_flash/synthesis/onchip_flash.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/onchip_flash.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417839 ""} { "Info" "ISGN_ENTITY_NAME" "1 onchip_flash " "Found entity 1: onchip_flash" {  } { { "onchip_flash/synthesis/onchip_flash.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/onchip_flash.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_flash/synthesis/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417842 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417842 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417842 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417842 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417842 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417842 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_flash/synthesis/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file onchip_flash/synthesis/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_csr_controller " "Found entity 1: altera_onchip_flash_avmm_csr_controller" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssram2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssram2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssram2-SYN " "Found design unit 1: ssram2-SYN" {  } { { "SSRAM2.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/SSRAM2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417942 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSRAM2 " "Found entity 1: SSRAM2" {  } { { "SSRAM2.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/SSRAM2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cv_8052.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cv_8052.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CV_8052-rtl " "Found design unit 1: CV_8052-rtl" {  } { { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417946 ""} { "Info" "ISGN_ENTITY_NAME" "1 CV_8052 " "Found entity 1: CV_8052" {  } { { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cv_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cv_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CV_fifo-SYN " "Found design unit 1: CV_fifo-SYN" {  } { { "CV_Fifo.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_Fifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417949 ""} { "Info" "ISGN_ENTITY_NAME" "1 CV_Fifo " "Found entity 1: CV_Fifo" {  } { { "CV_Fifo.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_Fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cv_memctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cv_memctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_Control-rtl " "Found design unit 1: Memory_Control-rtl" {  } { { "CV_MemCtrl.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_MemCtrl.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417952 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_Control " "Found entity 1: Memory_Control" {  } { { "CV_MemCtrl.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_MemCtrl.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cv_dpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cv_dpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CV_dpram-SYN " "Found design unit 1: CV_dpram-SYN" {  } { { "CV_DPRAM.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_DPRAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417956 ""} { "Info" "ISGN_ENTITY_NAME" "1 CV_DPRAM " "Found entity 1: CV_DPRAM" {  } { { "CV_DPRAM.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_DPRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cv_debug.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cv_debug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CV_Debug-rtl " "Found design unit 1: CV_Debug-rtl" {  } { { "CV_Debug.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_Debug.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417958 ""} { "Info" "ISGN_ENTITY_NAME" "1 CV_Debug " "Found entity 1: CV_Debug" {  } { { "CV_Debug.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_Debug.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cv_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cv_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM52-rtl " "Found design unit 1: ROM52-rtl" {  } { { "CV_ROM.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_ROM.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417961 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM52 " "Found entity 1: ROM52" {  } { { "CV_ROM.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_ROM.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cv_portio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cv_portio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CV_PortIO-rtl " "Found design unit 1: CV_PortIO-rtl" {  } { { "CV_PortIO.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_PortIO.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417963 ""} { "Info" "ISGN_ENTITY_NAME" "1 CV_PortIO " "Found entity 1: CV_PortIO" {  } { { "CV_PortIO.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_PortIO.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cv_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cv_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_RAM-rtl_altera " "Found design unit 1: T51_RAM-rtl_altera" {  } { { "CV_RAM.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_RAM.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417965 ""} { "Info" "ISGN_ENTITY_NAME" "1 T51_RAM " "Found entity 1: T51_RAM" {  } { { "CV_RAM.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_RAM.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t51.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t51.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51-rtl " "Found design unit 1: T51-rtl" {  } { { "T51.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417969 ""} { "Info" "ISGN_ENTITY_NAME" "1 T51 " "Found entity 1: T51" {  } { { "T51.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t51_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t51_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_ALU-rtl " "Found design unit 1: T51_ALU-rtl" {  } { { "T51_ALU.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_ALU.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417972 ""} { "Info" "ISGN_ENTITY_NAME" "1 T51_ALU " "Found entity 1: T51_ALU" {  } { { "T51_ALU.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_ALU.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t51_glue.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t51_glue.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_Glue-rtl " "Found design unit 1: T51_Glue-rtl" {  } { { "T51_Glue.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_Glue.vhd" 201 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417975 ""} { "Info" "ISGN_ENTITY_NAME" "1 T51_Glue " "Found entity 1: T51_Glue" {  } { { "T51_Glue.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_Glue.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t51_md.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t51_md.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_MD-rtl " "Found design unit 1: T51_MD-rtl" {  } { { "T51_MD.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_MD.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417979 ""} { "Info" "ISGN_ENTITY_NAME" "1 T51_MD " "Found entity 1: T51_MD" {  } { { "T51_MD.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_MD.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t51_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file t51_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_Pack " "Found design unit 1: T51_Pack" {  } { { "T51_Pack.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_Pack.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417981 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T51_Pack-body " "Found design unit 2: T51_Pack-body" {  } { { "T51_Pack.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_Pack.vhd" 501 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t51_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t51_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_Port-rtl " "Found design unit 1: T51_Port-rtl" {  } { { "T51_Port.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_Port.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417984 ""} { "Info" "ISGN_ENTITY_NAME" "1 T51_Port " "Found entity 1: T51_Port" {  } { { "T51_Port.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_Port.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t51_tc01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t51_tc01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_TC01-rtl " "Found design unit 1: T51_TC01-rtl" {  } { { "T51_TC01.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_TC01.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417986 ""} { "Info" "ISGN_ENTITY_NAME" "1 T51_TC01 " "Found entity 1: T51_TC01" {  } { { "T51_TC01.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_TC01.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t51_tc2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t51_tc2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_TC2-rtl " "Found design unit 1: T51_TC2-rtl" {  } { { "T51_TC2.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_TC2.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417989 ""} { "Info" "ISGN_ENTITY_NAME" "1 T51_TC2 " "Found entity 1: T51_TC2" {  } { { "T51_TC2.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_TC2.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t51_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t51_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_UART-rtl " "Found design unit 1: T51_UART-rtl" {  } { { "T51_UART.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_UART.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417991 ""} { "Info" "ISGN_ENTITY_NAME" "1 T51_UART " "Found entity 1: T51_UART" {  } { { "T51_UART.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_UART.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cv_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cv_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cv_pll-SYN " "Found design unit 1: cv_pll-SYN" {  } { { "CV_PLL.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_PLL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417994 ""} { "Info" "ISGN_ENTITY_NAME" "1 CV_PLL " "Found entity 1: CV_PLL" {  } { { "CV_PLL.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780417994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780417994 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CV_8052 " "Elaborating entity \"CV_8052\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1768780418133 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_L_out_r CV_8052.vhd(420) " "Verilog HDL or VHDL warning at CV_8052.vhd(420): object \"ADC_L_out_r\" assigned a value but never read" {  } { { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 420 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1768780418139 "|CV_8052"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_H_out_r CV_8052.vhd(422) " "Verilog HDL or VHDL warning at CV_8052.vhd(422): object \"ADC_H_out_r\" assigned a value but never read" {  } { { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 422 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1768780418139 "|CV_8052"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_flash onchip_flash:max10_onchip_flash " "Elaborating entity \"onchip_flash\" for hierarchy \"onchip_flash:max10_onchip_flash\"" {  } { { "CV_8052.vhd" "max10_onchip_flash" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0 " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\"" {  } { { "onchip_flash/synthesis/onchip_flash.vhd" "onchip_flash_0" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/onchip_flash.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_csr_controller onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller " "Elaborating entity \"altera_onchip_flash_avmm_csr_controller\" for hierarchy \"onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash.v" "avmm_csr_controller" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "stdsync_busy" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborated megafunction instantiation \"onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Instantiated megafunction \"onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418380 ""}  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768780418380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "ufm_data_shiftreg" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborated megafunction instantiation \"onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1182 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Instantiated megafunction \"onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418427 ""}  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1182 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768780418427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_a_address_write_protection_check onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_a_address_write_protection_check\" for hierarchy \"onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "access_address_write_protection_checker" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_s_address_write_protection_check onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_s_address_write_protection_check\" for hierarchy \"onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_address_write_protection_checker" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_sector onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor " "Elaborating entity \"altera_onchip_flash_convert_sector\" for hierarchy \"onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_convertor" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC ADC:adc_mega_0 " "Elaborating entity \"ADC\" for hierarchy \"ADC:adc_mega_0\"" {  } { { "CV_8052.vhd" "adc_mega_0" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_adc_mega_0 ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0 " "Elaborating entity \"ADC_adc_mega_0\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\"" {  } { { "ADC/synthesis/ADC.vhd" "adc_mega_0" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "ADC_CTRL" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborating entity \"altpll\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborated megafunction instantiation \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Instantiated megafunction \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MAX10_ADC_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MAX10_ADC_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418700 ""}  } { { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768780418700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/max10_adc_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/max10_adc_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX10_ADC_PLL_altpll " "Found entity 1: MAX10_ADC_PLL_altpll" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/max10_adc_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780418752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780418752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX10_ADC_PLL_altpll ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated " "Elaborating entity \"MAX10_ADC_PLL_altpll\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_ADC_Core_modular_adc_0 ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core " "Elaborating entity \"DE10_Lite_ADC_Core_modular_adc_0\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\"" {  } { { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "max10_adc_core" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\"" {  } { { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "control_internal" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418789 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(83) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(83): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1768780418792 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780418838 ""}  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768780418838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780418842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419061 ""}  } { { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768780419061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780419112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780419112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780419139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780419139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780419162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780419162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780419213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780419213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780419277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780419277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780419336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780419336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sequencer_internal" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sequencer.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sequencer.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sample_store_internal" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419540 ""}  } { { "ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768780419540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_v5s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780419592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780419592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM52 ROM52:rom " "Elaborating entity \"ROM52\" for hierarchy \"ROM52:rom\"" {  } { { "CV_8052.vhd" "rom" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM52:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM52:rom\|altsyncram:altsyncram_component\"" {  } { { "CV_ROM.vhd" "altsyncram_component" { Text "C:/Source/MAX10_8052_FD_ADC/CV_ROM.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM52:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM52:rom\|altsyncram:altsyncram_component\"" {  } { { "CV_ROM.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_ROM.vhd" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM52:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM52:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CV_Boot_UFM.mif " "Parameter \"init_file\" = \"CV_Boot_UFM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419644 ""}  } { { "CV_ROM.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_ROM.vhd" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768780419644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_su71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_su71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_su71 " "Found entity 1: altsyncram_su71" {  } { { "db/altsyncram_su71.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_su71.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780419699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780419699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_su71 ROM52:rom\|altsyncram:altsyncram_component\|altsyncram_su71:auto_generated " "Elaborating entity \"altsyncram_su71\" for hierarchy \"ROM52:rom\|altsyncram:altsyncram_component\|altsyncram_su71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/decode_2j9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780419789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780419789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2j9 ROM52:rom\|altsyncram:altsyncram_component\|altsyncram_su71:auto_generated\|decode_2j9:rden_decode " "Elaborating entity \"decode_2j9\" for hierarchy \"ROM52:rom\|altsyncram:altsyncram_component\|altsyncram_su71:auto_generated\|decode_2j9:rden_decode\"" {  } { { "db/altsyncram_su71.tdf" "rden_decode" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_su71.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p1b " "Found entity 1: mux_p1b" {  } { { "db/mux_p1b.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/mux_p1b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780419844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780419844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_p1b ROM52:rom\|altsyncram:altsyncram_component\|altsyncram_su71:auto_generated\|mux_p1b:mux2 " "Elaborating entity \"mux_p1b\" for hierarchy \"ROM52:rom\|altsyncram:altsyncram_component\|altsyncram_su71:auto_generated\|mux_p1b:mux2\"" {  } { { "db/altsyncram_su71.tdf" "mux2" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_su71.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CV_PLL CV_PLL:pll_33_MHz " "Elaborating entity \"CV_PLL\" for hierarchy \"CV_PLL:pll_33_MHz\"" {  } { { "CV_8052.vhd" "pll_33_MHz" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll CV_PLL:pll_33_MHz\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"CV_PLL:pll_33_MHz\|altpll:altpll_component\"" {  } { { "CV_PLL.vhd" "altpll_component" { Text "C:/Source/MAX10_8052_FD_ADC/CV_PLL.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CV_PLL:pll_33_MHz\|altpll:altpll_component " "Elaborated megafunction instantiation \"CV_PLL:pll_33_MHz\|altpll:altpll_component\"" {  } { { "CV_PLL.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_PLL.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CV_PLL:pll_33_MHz\|altpll:altpll_component " "Instantiated megafunction \"CV_PLL:pll_33_MHz\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50000000 " "Parameter \"clk0_divide_by\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 33333333 " "Parameter \"clk0_multiply_by\" = \"33333333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=CV_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=CV_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419897 ""}  } { { "CV_PLL.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_PLL.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768780419897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cv_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/cv_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CV_PLL_altpll " "Found entity 1: CV_PLL_altpll" {  } { { "db/cv_pll_altpll.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/cv_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780419947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780419947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CV_PLL_altpll CV_PLL:pll_33_MHz\|altpll:altpll_component\|CV_PLL_altpll:auto_generated " "Elaborating entity \"CV_PLL_altpll\" for hierarchy \"CV_PLL:pll_33_MHz\|altpll:altpll_component\|CV_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSRAM2 SSRAM2:ram1b " "Elaborating entity \"SSRAM2\" for hierarchy \"SSRAM2:ram1b\"" {  } { { "CV_8052.vhd" "ram1b" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SSRAM2:ram1b\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SSRAM2:ram1b\|altsyncram:altsyncram_component\"" {  } { { "SSRAM2.vhd" "altsyncram_component" { Text "C:/Source/MAX10_8052_FD_ADC/SSRAM2.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SSRAM2:ram1b\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SSRAM2:ram1b\|altsyncram:altsyncram_component\"" {  } { { "SSRAM2.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/SSRAM2.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780419988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SSRAM2:ram1b\|altsyncram:altsyncram_component " "Instantiated megafunction \"SSRAM2:ram1b\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CODE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780419989 ""}  } { { "SSRAM2.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/SSRAM2.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768780419989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ofc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ofc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ofc1 " "Found entity 1: altsyncram_ofc1" {  } { { "db/altsyncram_ofc1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_ofc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780420040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780420040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ofc1 SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated " "Elaborating entity \"altsyncram_ofc1\" for hierarchy \"SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780420040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rv72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rv72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rv72 " "Found entity 1: altsyncram_rv72" {  } { { "db/altsyncram_rv72.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rv72.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780420103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780420103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rv72 SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|altsyncram_rv72:altsyncram1 " "Elaborating entity \"altsyncram_rv72\" for hierarchy \"SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|altsyncram_rv72:altsyncram1\"" {  } { { "db/altsyncram_ofc1.tdf" "altsyncram1" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_ofc1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780420104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/decode_c7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780420172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780420172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|altsyncram_rv72:altsyncram1\|decode_c7a:decode4 " "Elaborating entity \"decode_c7a\" for hierarchy \"SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|altsyncram_rv72:altsyncram1\|decode_c7a:decode4\"" {  } { { "db/altsyncram_rv72.tdf" "decode4" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rv72.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780420173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5j9 " "Found entity 1: decode_5j9" {  } { { "db/decode_5j9.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/decode_5j9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780420230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780420230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5j9 SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|altsyncram_rv72:altsyncram1\|decode_5j9:rden_decode_a " "Elaborating entity \"decode_5j9\" for hierarchy \"SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|altsyncram_rv72:altsyncram1\|decode_5j9:rden_decode_a\"" {  } { { "db/altsyncram_rv72.tdf" "rden_decode_a" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rv72.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780420231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_s1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s1b " "Found entity 1: mux_s1b" {  } { { "db/mux_s1b.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/mux_s1b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780420292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780420292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_s1b SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|altsyncram_rv72:altsyncram1\|mux_s1b:mux6 " "Elaborating entity \"mux_s1b\" for hierarchy \"SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|altsyncram_rv72:altsyncram1\|mux_s1b:mux6\"" {  } { { "db/altsyncram_rv72.tdf" "mux6" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rv72.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780420296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ofc1.tdf" "mgl_prim2" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_ofc1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780420469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ofc1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_ofc1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780420488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780420489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780420489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780420489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1129268293 " "Parameter \"NODE_NAME\" = \"1129268293\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780420489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32768 " "Parameter \"NUMWORDS\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780420489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780420489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780420489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780420489 ""}  } { { "db/altsyncram_ofc1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_ofc1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768780420489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780420645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780420812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSRAM2 SSRAM2:ram2b " "Elaborating entity \"SSRAM2\" for hierarchy \"SSRAM2:ram2b\"" {  } { { "CV_8052.vhd" "ram2b" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SSRAM2:ram2b\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SSRAM2:ram2b\|altsyncram:altsyncram_component\"" {  } { { "SSRAM2.vhd" "altsyncram_component" { Text "C:/Source/MAX10_8052_FD_ADC/SSRAM2.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SSRAM2:ram2b\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SSRAM2:ram2b\|altsyncram:altsyncram_component\"" {  } { { "SSRAM2.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/SSRAM2.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SSRAM2:ram2b\|altsyncram:altsyncram_component " "Instantiated megafunction \"SSRAM2:ram2b\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=XDAT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=XDAT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421109 ""}  } { { "SSRAM2.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/SSRAM2.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768780421109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_egc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_egc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_egc1 " "Found entity 1: altsyncram_egc1" {  } { { "db/altsyncram_egc1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_egc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780421158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780421158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_egc1 SSRAM2:ram2b\|altsyncram:altsyncram_component\|altsyncram_egc1:auto_generated " "Elaborating entity \"altsyncram_egc1\" for hierarchy \"SSRAM2:ram2b\|altsyncram:altsyncram_component\|altsyncram_egc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom SSRAM2:ram2b\|altsyncram:altsyncram_component\|altsyncram_egc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"SSRAM2:ram2b\|altsyncram:altsyncram_component\|altsyncram_egc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_egc1.tdf" "mgl_prim2" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_egc1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SSRAM2:ram2b\|altsyncram:altsyncram_component\|altsyncram_egc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"SSRAM2:ram2b\|altsyncram:altsyncram_component\|altsyncram_egc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_egc1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_egc1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SSRAM2:ram2b\|altsyncram:altsyncram_component\|altsyncram_egc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"SSRAM2:ram2b\|altsyncram:altsyncram_component\|altsyncram_egc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1480868180 " "Parameter \"NODE_NAME\" = \"1480868180\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32768 " "Parameter \"NUMWORDS\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421192 ""}  } { { "db/altsyncram_egc1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_egc1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768780421192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSRAM2 SSRAM2:ram3b " "Elaborating entity \"SSRAM2\" for hierarchy \"SSRAM2:ram3b\"" {  } { { "CV_8052.vhd" "ram3b" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SSRAM2:ram3b\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SSRAM2:ram3b\|altsyncram:altsyncram_component\"" {  } { { "SSRAM2.vhd" "altsyncram_component" { Text "C:/Source/MAX10_8052_FD_ADC/SSRAM2.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SSRAM2:ram3b\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SSRAM2:ram3b\|altsyncram:altsyncram_component\"" {  } { { "SSRAM2.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/SSRAM2.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SSRAM2:ram3b\|altsyncram:altsyncram_component " "Instantiated megafunction \"SSRAM2:ram3b\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DEBU " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DEBU\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421234 ""}  } { { "SSRAM2.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/SSRAM2.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768780421234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pfc1 " "Found entity 1: altsyncram_pfc1" {  } { { "db/altsyncram_pfc1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_pfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780421284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780421284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pfc1 SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_pfc1:auto_generated " "Elaborating entity \"altsyncram_pfc1\" for hierarchy \"SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_pfc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hv72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hv72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hv72 " "Found entity 1: altsyncram_hv72" {  } { { "db/altsyncram_hv72.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_hv72.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780421354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780421354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hv72 SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_pfc1:auto_generated\|altsyncram_hv72:altsyncram1 " "Elaborating entity \"altsyncram_hv72\" for hierarchy \"SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_pfc1:auto_generated\|altsyncram_hv72:altsyncram1\"" {  } { { "db/altsyncram_pfc1.tdf" "altsyncram1" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_pfc1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780421438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780421438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_pfc1:auto_generated\|altsyncram_hv72:altsyncram1\|decode_97a:decode4 " "Elaborating entity \"decode_97a\" for hierarchy \"SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_pfc1:auto_generated\|altsyncram_hv72:altsyncram1\|decode_97a:decode4\"" {  } { { "db/altsyncram_hv72.tdf" "decode4" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_hv72.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_pfc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_pfc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_pfc1.tdf" "mgl_prim2" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_pfc1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_pfc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_pfc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_pfc1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_pfc1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_pfc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_pfc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145389653 " "Parameter \"NODE_NAME\" = \"1145389653\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16384 " "Parameter \"NUMWORDS\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 14 " "Parameter \"WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421476 ""}  } { { "db/altsyncram_pfc1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_pfc1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768780421476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51 T51:core51 " "Elaborating entity \"T51\" for hierarchy \"T51:core51\"" {  } { { "CV_8052.vhd" "core51" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_ALU T51:core51\|T51_ALU:alu " "Elaborating entity \"T51_ALU\" for hierarchy \"T51:core51\|T51_ALU:alu\"" {  } { { "T51.vhd" "alu" { Text "C:/Source/MAX10_8052_FD_ADC/T51.vhd" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_MD T51:core51\|T51_ALU:alu\|T51_MD:md " "Elaborating entity \"T51_MD\" for hierarchy \"T51:core51\|T51_ALU:alu\|T51_MD:md\"" {  } { { "T51_ALU.vhd" "md" { Text "C:/Source/MAX10_8052_FD_ADC/T51_ALU.vhd" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_RAM T51:core51\|T51_RAM:\\Generic_MODEL:ram " "Elaborating entity \"T51_RAM\" for hierarchy \"T51:core51\|T51_RAM:\\Generic_MODEL:ram\"" {  } { { "T51.vhd" "\\Generic_MODEL:ram" { Text "C:/Source/MAX10_8052_FD_ADC/T51.vhd" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_Glue T51_Glue:glue51 " "Elaborating entity \"T51_Glue\" for hierarchy \"T51_Glue:glue51\"" {  } { { "CV_8052.vhd" "glue51" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_Port T51_Port:ADC_C " "Elaborating entity \"T51_Port\" for hierarchy \"T51_Port:ADC_C\"" {  } { { "CV_8052.vhd" "ADC_C" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CV_PortIO CV_PortIO:tp0 " "Elaborating entity \"CV_PortIO\" for hierarchy \"CV_PortIO:tp0\"" {  } { { "CV_8052.vhd" "tp0" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_TC01 T51_TC01:tc01 " "Elaborating entity \"T51_TC01\" for hierarchy \"T51_TC01:tc01\"" {  } { { "CV_8052.vhd" "tc01" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 1156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_TC2 T51_TC2:tc2 " "Elaborating entity \"T51_TC2\" for hierarchy \"T51_TC2:tc2\"" {  } { { "CV_8052.vhd" "tc2" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 1186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_UART T51_UART:uart " "Elaborating entity \"T51_UART\" for hierarchy \"T51_UART:uart\"" {  } { { "CV_8052.vhd" "uart" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 1214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Control Memory_Control:memctrl " "Elaborating entity \"Memory_Control\" for hierarchy \"Memory_Control:memctrl\"" {  } { { "CV_8052.vhd" "memctrl" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CV_Debug CV_Debug:BPctrl " "Elaborating entity \"CV_Debug\" for hierarchy \"CV_Debug:BPctrl\"" {  } { { "CV_8052.vhd" "BPctrl" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CV_DPRAM CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam " "Elaborating entity \"CV_DPRAM\" for hierarchy \"CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam\"" {  } { { "CV_Debug.vhd" "BreakPointRam" { Text "C:/Source/MAX10_8052_FD_ADC/CV_Debug.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam\|altsyncram:altsyncram_component\"" {  } { { "CV_DPRAM.vhd" "altsyncram_component" { Text "C:/Source/MAX10_8052_FD_ADC/CV_DPRAM.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam\|altsyncram:altsyncram_component\"" {  } { { "CV_DPRAM.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_DPRAM.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CV_Zeros.mif " "Parameter \"init_file\" = \"CV_Zeros.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780421893 ""}  } { { "CV_DPRAM.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_DPRAM.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768780421893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m2r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m2r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m2r1 " "Found entity 1: altsyncram_m2r1" {  } { { "db/altsyncram_m2r1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_m2r1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780421940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780421940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m2r1 CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam\|altsyncram:altsyncram_component\|altsyncram_m2r1:auto_generated " "Elaborating entity \"altsyncram_m2r1\" for hierarchy \"CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam\|altsyncram:altsyncram_component\|altsyncram_m2r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780421941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l1b " "Found entity 1: mux_l1b" {  } { { "db/mux_l1b.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/mux_l1b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780422008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780422008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l1b CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam\|altsyncram:altsyncram_component\|altsyncram_m2r1:auto_generated\|mux_l1b:mux3 " "Elaborating entity \"mux_l1b\" for hierarchy \"CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam\|altsyncram:altsyncram_component\|altsyncram_m2r1:auto_generated\|mux_l1b:mux3\"" {  } { { "db/altsyncram_m2r1.tdf" "mux3" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_m2r1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780422008 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk adc_pll 1 5 " "Port \"clk\" on the entity instantiation of \"adc_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic." {  } { { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1768780422276 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1768780422517 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2026.01.18.15:53:47 Progress: Loading slda58d5bbd/alt_sld_fab_wrapper_hw.tcl " "2026.01.18.15:53:47 Progress: Loading slda58d5bbd/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780427214 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780432956 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780433139 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780440194 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780440317 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780440444 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780440601 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780440607 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780440607 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1768780441326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda58d5bbd/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda58d5bbd/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda58d5bbd/alt_sld_fab.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/ip/slda58d5bbd/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780441568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780441568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780441676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780441676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780441681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780441681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780441747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780441747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780441851 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780441851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780441851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780441928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780441928 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_v5s1.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780442888 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_v5s1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780442888 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_v5s1.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780442888 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_v5s1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780442888 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1768780442888 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1768780442888 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443586 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443586 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443586 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443586 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443586 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443586 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443586 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443586 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443586 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443586 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443586 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443586 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1768780443586 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1768780443586 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443699 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443699 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443699 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443699 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443699 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443699 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443699 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443699 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443699 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443699 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443699 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780443699 "|CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1768780443699 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1768780443699 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "T51:core51\|T51_RAM:\\Generic_MODEL:ram\|IRAMA_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"T51:core51\|T51_RAM:\\Generic_MODEL:ram\|IRAMA_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif " "Parameter INIT_FILE set to db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "T51:core51\|T51_RAM:\\Generic_MODEL:ram\|IRAMA_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"T51:core51\|T51_RAM:\\Generic_MODEL:ram\|IRAMA_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif " "Parameter INIT_FILE set to db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768780448002 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1768780448002 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1768780448002 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "T51:core51\|T51_ALU:alu\|T51_MD:md\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"T51:core51\|T51_ALU:alu\|T51_MD:md\|Mult0\"" {  } { { "T51_MD.vhd" "Mult0" { Text "C:/Source/MAX10_8052_FD_ADC/T51_MD.vhd" 77 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768780448003 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1768780448003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "T51:core51\|T51_RAM:\\Generic_MODEL:ram\|altsyncram:IRAMA_rtl_0 " "Elaborated megafunction instantiation \"T51:core51\|T51_RAM:\\Generic_MODEL:ram\|altsyncram:IRAMA_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780448045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "T51:core51\|T51_RAM:\\Generic_MODEL:ram\|altsyncram:IRAMA_rtl_0 " "Instantiated megafunction \"T51:core51\|T51_RAM:\\Generic_MODEL:ram\|altsyncram:IRAMA_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448045 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768780448045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3gk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3gk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3gk1 " "Found entity 1: altsyncram_3gk1" {  } { { "db/altsyncram_3gk1.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/altsyncram_3gk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780448087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780448087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "T51:core51\|T51_ALU:alu\|T51_MD:md\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"T51:core51\|T51_ALU:alu\|T51_MD:md\|lpm_mult:Mult0\"" {  } { { "T51_MD.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_MD.vhd" 77 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780448152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "T51:core51\|T51_ALU:alu\|T51_MD:md\|lpm_mult:Mult0 " "Instantiated megafunction \"T51:core51\|T51_ALU:alu\|T51_MD:md\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768780448152 ""}  } { { "T51_MD.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_MD.vhd" 77 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768780448152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0ls.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0ls.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0ls " "Found entity 1: mult_0ls" {  } { { "db/mult_0ls.tdf" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/mult_0ls.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768780448192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780448192 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "T51_Port.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_Port.vhd" 98 -1 0 } } { "T51_UART.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_UART.vhd" 281 -1 0 } } { "CV_MemCtrl.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_MemCtrl.vhd" 57 -1 0 } } { "T51.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51.vhd" 1007 -1 0 } } { "T51.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51.vhd" 693 -1 0 } } { "CV_PortIO.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_PortIO.vhd" 62 -1 0 } } { "CV_Debug.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_Debug.vhd" 133 -1 0 } } { "T51_UART.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_UART.vhd" 74 -1 0 } } { "T51.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51.vhd" 833 -1 0 } } { "T51_Glue.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_Glue.vhd" 237 -1 0 } } { "T51_UART.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_UART.vhd" 92 -1 0 } } { "T51_UART.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/T51_UART.vhd" 164 -1 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 55 -1 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 737 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1768780448839 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1768780448839 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780456537 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1768780462431 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Source/MAX10_8052_FD_ADC/CV_8052.map.smsg " "Generated suppressed messages file C:/Source/MAX10_8052_FD_ADC/CV_8052.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780462886 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1768780463934 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768780463934 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5125 " "Implemented 5125 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1768780464342 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1768780464342 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1768780464342 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4857 " "Implemented 4857 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1768780464342 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1768780464342 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1768780464342 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1768780464342 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1768780464342 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1768780464342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768780464414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 18 15:54:24 2026 " "Processing ended: Sun Jan 18 15:54:24 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768780464414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768780464414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768780464414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768780464414 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1768780465803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768780465808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 18 15:54:25 2026 " "Processing started: Sun Jan 18 15:54:25 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768780465808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1768780465808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CV_8052 -c CV_8052 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CV_8052 -c CV_8052" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1768780465808 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1768780465949 ""}
{ "Info" "0" "" "Project  = CV_8052" {  } {  } 0 0 "Project  = CV_8052" 0 0 "Fitter" 0 0 1768780465950 ""}
{ "Info" "0" "" "Revision = CV_8052" {  } {  } 0 0 "Revision = CV_8052" 0 0 "Fitter" 0 0 1768780465950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1768780466113 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CV_8052 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"CV_8052\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1768780466157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1768780466199 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1768780466199 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "CV_PLL:pll_33_MHz\|altpll:altpll_component\|CV_PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"CV_PLL:pll_33_MHz\|altpll:altpll_component\|CV_PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "CV_PLL:pll_33_MHz\|altpll:altpll_component\|CV_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 3 0 0 " "Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for CV_PLL:pll_33_MHz\|altpll:altpll_component\|CV_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/cv_pll_altpll.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/cv_pll_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 1751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1768780466260 ""}  } { { "db/cv_pll_altpll.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/cv_pll_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 1751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1768780466260 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/max10_adc_pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 2002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1768780466261 ""}  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/max10_adc_pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 2002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1768780466261 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_MAIN" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1 " "The input clock frequency specification of PLL \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1\" is different from the output clock frequency specification of the source PLLs that are driving it" { { "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_DETAIL" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1 0 CV_PLL:pll_33_MHz\|altpll:altpll_component\|CV_PLL_altpll:auto_generated\|pll1 0 100.0 MHz 33.3 MHz " "Input port inclk\[0\] of PLL \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1\" and its source clk\[0\] (the output port of PLL \"CV_PLL:pll_33_MHz\|altpll:altpll_component\|CV_PLL_altpll:auto_generated\|pll1\") have different specified frequencies, 100.0 MHz and 33.3 MHz respectively" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/max10_adc_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } } { "db/cv_pll_altpll.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/cv_pll_altpll.v" 47 -1 0 } } { "CV_PLL.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_PLL.vhd" 136 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 603 0 0 } }  } 1 15043 "Input port inclk\[%2!d!\] of PLL \"%1!s!\" and its source clk\[%4!d!\] (the output port of PLL \"%3!s!\") have different specified frequencies, %5!s! and %6!s! respectively" 0 0 "Design Software" 0 -1 1768780466440 ""}  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/max10_adc_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 1 15042 "The input clock frequency specification of PLL \"%1!s!\" is different from the output clock frequency specification of the source PLLs that are driving it" 0 0 "Fitter" 0 -1 1768780466440 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1768780466457 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1768780466466 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1768780466689 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1768780466689 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1768780466689 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1768780466689 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1768780466689 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1768780466689 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1768780466689 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1768780466689 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1768780466689 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1768780466689 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1768780466689 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1768780466689 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1768780466689 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1768780466689 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 12635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768780466702 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 12637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768780466702 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 12639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768780466702 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 12641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768780466702 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1768780466702 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1768780466702 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1768780466702 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1768780466702 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1768780466702 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 12643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768780466703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 12645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768780466703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 12647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768780466703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 12649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768780466703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 12651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768780466703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 12653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768780466703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 12655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768780466703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 12657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768780466703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 12659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768780466703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 12661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768780466703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 12663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768780466703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 12665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768780466703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 12667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768780466703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 12669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768780466703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 12671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768780466703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 12673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768780466703 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1768780466703 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1768780466707 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1768780467041 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "CV_PLL:pll_33_MHz\|altpll:altpll_component\|CV_PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"CV_PLL:pll_33_MHz\|altpll:altpll_component\|CV_PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "CV_PLL:pll_33_MHz\|altpll:altpll_component\|CV_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 3 0 0 " "Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for CV_PLL:pll_33_MHz\|altpll:altpll_component\|CV_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/cv_pll_altpll.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/cv_pll_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 1751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1768780467526 ""}  } { { "db/cv_pll_altpll.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/cv_pll_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 1751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1768780467526 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/max10_adc_pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 2002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1768780467536 ""}  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/max10_adc_pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 2002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1768780467536 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768780468549 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1768780468549 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768780468549 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768780468549 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1768780468549 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1768780468549 ""}
{ "Info" "ISTA_SDC_FOUND" "onchip_flash/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'onchip_flash/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1768780468567 ""}
{ "Info" "ISTA_SDC_FOUND" "CV_8052.sdc " "Reading SDC File: 'CV_8052.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1768780468569 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1768780468570 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc_mega_0\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: adc_mega_0\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1768780468595 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1768780468595 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1768780468595 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: adc_mega_0\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: adc_mega_0\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1768780468625 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1768780468625 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) 0.100 0.130 " "Setup clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780468625 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) 0.070 0.090 " "Hold clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) has uncertainty 0.070 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780468625 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.070 0.090 " "Setup clock transfer from max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.070 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780468625 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.100 0.130 " "Hold clock transfer from max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780468625 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.120 " "Setup clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780468625 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.120 " "Hold clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780468625 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.120 " "Setup clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780468625 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.120 " "Hold clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780468625 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) 0.020 0.120 " "Setup clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780468625 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) 0.020 0.120 " "Hold clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780468625 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) 0.020 0.120 " "Setup clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780468625 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) 0.020 0.120 " "Hold clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780468625 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1768780468625 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1768780468626 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1768780468626 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1768780468626 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1768780468626 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1768780468626 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 181.818 max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " " 181.818 max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1768780468626 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  30.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  30.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1768780468626 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1768780468626 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CV_PLL:pll_33_MHz\|altpll:altpll_component\|CV_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node CV_PLL:pll_33_MHz\|altpll:altpll_component\|CV_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1768780469056 ""}  } { { "db/cv_pll_altpll.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/cv_pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 1751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768780469056 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1768780469056 ""}  } { { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 11850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768780469056 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc  " "Automatically promoted node onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1768780469056 ""}  } { { "onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 2205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768780469056 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always9~0  " "Automatically promoted node onchip_flash:max10_onchip_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always9~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1768780469056 ""}  } { { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 7486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768780469056 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1768780469922 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1768780469928 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1768780469929 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1768780469938 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1768780469953 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1768780469966 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1768780470259 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Embedded multiplier block " "Packed 8 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1768780470267 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1768780470267 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1768780470267 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1 0 " "PLL \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1 driven by CV_PLL:pll_33_MHz\|altpll:altpll_component\|CV_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node CV_PLL:pll_33_MHz\|altpll:altpll_component\|CV_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1\" is driven by CV_PLL:pll_33_MHz\|altpll:altpll_component\|CV_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node CV_PLL:pll_33_MHz\|altpll:altpll_component\|CV_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/max10_adc_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } } { "db/cv_pll_altpll.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/cv_pll_altpll.v" 47 -1 0 } } { "CV_PLL.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_PLL.vhd" 136 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 603 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1768780470518 ""}  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/max10_adc_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1768780470518 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/db/max10_adc_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } } { "ADC/synthesis/submodules/ADC_adc_mega_0.v" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v" 58 0 0 } } { "ADC/synthesis/ADC.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd" 54 0 0 } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 562 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1768780470518 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768780470857 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1768780470883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1768780472714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768780473769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1768780473834 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1768780475828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768780475829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1768780477245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1768780482149 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1768780482149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768780482922 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.20 " "Total time spent on timing analysis during the Fitter is 3.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1768780483197 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1768780483256 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1768780485704 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1768780485707 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1768780488609 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768780489057 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "66 MAX 10 " "66 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P0\[0\] 3.3-V LVTTL V10 " "Pin P0\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P0[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P0\[0\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490610 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P0\[1\] 3.3-V LVTTL W10 " "Pin P0\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P0[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P0\[1\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490610 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P0\[2\] 3.3-V LVTTL V9 " "Pin P0\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P0[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P0\[2\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490610 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P0\[3\] 3.3-V LVTTL W9 " "Pin P0\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P0[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P0\[3\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490610 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P0\[4\] 3.3-V LVTTL V8 " "Pin P0\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P0[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P0\[4\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490610 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P0\[5\] 3.3-V LVTTL W8 " "Pin P0\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P0[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P0\[5\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490610 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P0\[6\] 3.3-V LVTTL V7 " "Pin P0\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P0[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P0\[6\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490610 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P0\[7\] 3.3-V LVTTL W7 " "Pin P0\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P0[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P0\[7\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490610 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P1\[0\] 3.3-V LVTTL W6 " "Pin P1\[0\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P1[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P1\[0\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P1\[1\] 3.3-V LVTTL V5 " "Pin P1\[1\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P1[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P1\[1\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P1\[2\] 3.3-V LVTTL W5 " "Pin P1\[2\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P1[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P1\[2\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P1\[3\] 3.3-V LVTTL AB2 " "Pin P1\[3\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P1[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P1\[3\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P1\[4\] 3.3-V LVTTL AA14 " "Pin P1\[4\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P1[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P1\[4\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P1\[5\] 3.3-V LVTTL AA2 " "Pin P1\[5\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P1[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P1\[5\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P1\[6\] 3.3-V LVTTL W12 " "Pin P1\[6\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P1[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P1\[6\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P1\[7\] 3.3-V LVTTL AB13 " "Pin P1\[7\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P1[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P1\[7\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P2\[0\] 3.3-V LVTTL AB12 " "Pin P2\[0\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P2[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P2\[0\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P2\[1\] 3.3-V LVTTL Y11 " "Pin P2\[1\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P2[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P2\[1\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P2\[2\] 3.3-V LVTTL AB11 " "Pin P2\[2\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P2[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P2\[2\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P2\[3\] 3.3-V LVTTL W11 " "Pin P2\[3\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P2[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P2\[3\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P2\[4\] 3.3-V LVTTL AB10 " "Pin P2\[4\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P2[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P2\[4\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P2\[5\] 3.3-V LVTTL AA10 " "Pin P2\[5\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P2[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P2\[5\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P2\[6\] 3.3-V LVTTL AA9 " "Pin P2\[6\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P2[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P2\[6\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P2\[7\] 3.3-V LVTTL Y8 " "Pin P2\[7\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P2[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P2\[7\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P3\[0\] 3.3-V LVTTL AA8 " "Pin P3\[0\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P3[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P3\[0\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P3\[1\] 3.3-V LVTTL Y7 " "Pin P3\[1\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P3[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P3\[1\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P3\[2\] 3.3-V LVTTL AA7 " "Pin P3\[2\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P3[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P3\[2\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P3\[3\] 3.3-V LVTTL Y6 " "Pin P3\[3\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P3[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P3\[3\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P3\[4\] 3.3-V LVTTL AA6 " "Pin P3\[4\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P3[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P3\[4\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P3\[5\] 3.3-V LVTTL Y5 " "Pin P3\[5\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P3[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P3\[5\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P3\[6\] 3.3-V LVTTL AA5 " "Pin P3\[6\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P3[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P3\[6\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P3\[7\] 3.3-V LVTTL Y4 " "Pin P3\[7\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P3[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P3\[7\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P4\[0\] 3.3-V LVTTL AB9 " "Pin P4\[0\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P4[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P4\[0\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P4\[1\] 3.3-V LVTTL Y10 " "Pin P4\[1\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P4[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P4\[1\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P4\[2\] 3.3-V LVTTL AA11 " "Pin P4\[2\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P4[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P4\[2\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P4\[3\] 3.3-V LVTTL AA12 " "Pin P4\[3\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P4[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P4\[3\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P4\[4\] 3.3-V LVTTL AA17 " "Pin P4\[4\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P4[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P4\[4\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P4\[5\] 3.3-V LVTTL Y19 " "Pin P4\[5\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P4[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P4\[5\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P4\[6\] 3.3-V LVTTL AA20 " "Pin P4\[6\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P4[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P4\[6\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P4\[7\] 3.3-V LVTTL F16 " "Pin P4\[7\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { P4[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P4\[7\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RstIn 3.3-V LVTTL B8 " "Pin RstIn uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { RstIn } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RstIn" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL P11 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LEDR0_in\[2\] 3.3-V LVTTL D12 " "Pin LEDR0_in\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LEDR0_in[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR0_in\[2\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL AB19 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LEDR1_in\[1\] 3.3-V LVTTL F15 " "Pin LEDR1_in\[1\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LEDR1_in[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR1_in\[1\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LEDR0_in\[1\] 3.3-V LVTTL C11 " "Pin LEDR0_in\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LEDR0_in[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR0_in\[1\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL A7 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LEDR1_in\[0\] 3.3-V LVTTL B14 " "Pin LEDR1_in\[0\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LEDR1_in[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR1_in\[0\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LEDR0_in\[0\] 3.3-V LVTTL C10 " "Pin LEDR0_in\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LEDR0_in[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR0_in\[0\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LEDR0_in\[3\] 3.3-V LVTTL C12 " "Pin LEDR0_in\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LEDR0_in[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR0_in\[3\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL AB20 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LEDR0_in\[4\] 3.3-V LVTTL A12 " "Pin LEDR0_in\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LEDR0_in[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR0_in\[4\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL AB21 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LEDR0_in\[5\] 3.3-V LVTTL B12 " "Pin LEDR0_in\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LEDR0_in[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR0_in\[5\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LEDR0_in\[6\] 3.3-V LVTTL A13 " "Pin LEDR0_in\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LEDR0_in[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR0_in\[6\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT1 3.3-V LVTTL Y14 " "Pin GSENSOR_INT1 uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_INT1 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT1" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LEDR0_in\[7\] 3.3-V LVTTL A14 " "Pin LEDR0_in\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LEDR0_in[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR0_in\[7\]" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT2 3.3-V LVTTL Y13 " "Pin GSENSOR_INT2 uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_INT2 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT2" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RXD 3.3-V LVTTL W13 " "Pin RXD uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { RXD } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INT0 3.3-V LVTTL AB3 " "Pin INT0 uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { INT0 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INT0" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INT1 3.3-V LVTTL Y3 " "Pin INT1 uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { INT1 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INT1" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "T2EX 3.3-V LVTTL AB8 " "Pin T2EX uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { T2EX } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "T2EX" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "T2 3.3-V LVTTL AB7 " "Pin T2 uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { T2 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "T2" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "T1 3.3-V LVTTL AB6 " "Pin T1 uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { T1 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "T1" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "T0 3.3-V LVTTL AB5 " "Pin T0 uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { T0 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "T0" } } } } { "CV_8052.vhd" "" { Text "C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052_FD_ADC/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768780490611 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1768780490610 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Source/MAX10_8052_FD_ADC/CV_8052.fit.smsg " "Generated suppressed messages file C:/Source/MAX10_8052_FD_ADC/CV_8052.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1768780490914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5709 " "Peak virtual memory: 5709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768780492328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 18 15:54:52 2026 " "Processing ended: Sun Jan 18 15:54:52 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768780492328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768780492328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768780492328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1768780492328 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1768780493555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768780493561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 18 15:54:53 2026 " "Processing started: Sun Jan 18 15:54:53 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768780493561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1768780493561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CV_8052 -c CV_8052 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CV_8052 -c CV_8052" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1768780493561 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1768780496559 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1768780496669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768780497516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 18 15:54:57 2026 " "Processing ended: Sun Jan 18 15:54:57 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768780497516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768780497516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768780497516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1768780497516 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1768780498179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1768780498868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768780498873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 18 15:54:58 2026 " "Processing started: Sun Jan 18 15:54:58 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768780498873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1768780498873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CV_8052 -c CV_8052 " "Command: quartus_sta CV_8052 -c CV_8052" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1768780498873 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1768780499017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1768780499337 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768780499377 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768780499377 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768780499882 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1768780499882 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768780499882 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768780499882 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1768780499882 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1768780499882 ""}
{ "Info" "ISTA_SDC_FOUND" "onchip_flash/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'onchip_flash/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1768780499898 ""}
{ "Info" "ISTA_SDC_FOUND" "CV_8052.sdc " "Reading SDC File: 'CV_8052.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1768780499904 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1768780499905 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc_mega_0\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: adc_mega_0\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1768780499944 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1768780499944 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1768780499944 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: adc_mega_0\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: adc_mega_0\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1768780499958 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1768780499958 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) 0.100 0.140 " "Setup clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780499958 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) 0.070 0.100 " "Hold clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) has uncertainty 0.070 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780499958 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.070 0.100 " "Setup clock transfer from max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.070 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780499958 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.100 0.140 " "Hold clock transfer from max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780499958 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.120 " "Setup clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780499958 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.120 " "Hold clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780499958 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.120 " "Setup clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780499958 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.120 " "Hold clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780499958 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) 0.020 0.120 " "Setup clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780499958 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) 0.020 0.120 " "Hold clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780499958 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) 0.020 0.120 " "Setup clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780499958 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) 0.020 0.120 " "Hold clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780499958 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1768780499958 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1768780499959 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1768780499978 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1768780500136 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1768780500218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -877.615 " "Worst-case setup slack is -877.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780500221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780500221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -877.615          -11246.998 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " -877.615          -11246.998 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780500221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.391               0.000 altera_reserved_tck  " "   42.391               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780500221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768780500221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.295 " "Worst-case hold slack is 0.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780500316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780500316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 altera_reserved_tck  " "    0.295               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780500316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.311               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780500316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768780500316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 26.776 " "Worst-case recovery slack is 26.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780500335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780500335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.776               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   26.776               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780500335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.102               0.000 altera_reserved_tck  " "   97.102               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780500335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768780500335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.910 " "Worst-case removal slack is 0.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780500360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780500360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.910               0.000 altera_reserved_tck  " "    0.910               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780500360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.318               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.318               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780500360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768780500360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.550 " "Worst-case minimum pulse width slack is 9.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780500373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780500373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.550               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.550               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780500373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.820               0.000 CLOCK_50  " "    9.820               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780500373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.533               0.000 altera_reserved_tck  " "   49.533               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780500373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.677               0.000 max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.677               0.000 max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780500373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768780500373 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 1 0 "Timing Analyzer" 0 -1 1768780500375 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780500404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780500404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780500404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780500404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.429 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.429" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780500404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 52.839 ns " "Worst Case Available Settling Time: 52.839 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780500404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780500404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780500404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780500404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780500404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780500404 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1768780500404 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1768780500409 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1768780500443 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1768780503663 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc_mega_0\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: adc_mega_0\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1768780504041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1768780504041 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1768780504041 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: adc_mega_0\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: adc_mega_0\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1768780504042 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1768780504042 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) 0.100 0.140 " "Setup clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504042 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) 0.070 0.100 " "Hold clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) has uncertainty 0.070 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504042 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.070 0.100 " "Setup clock transfer from max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.070 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504042 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.100 0.140 " "Hold clock transfer from max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504042 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.120 " "Setup clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504042 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.120 " "Hold clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504042 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.120 " "Setup clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504042 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.120 " "Hold clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504042 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) 0.020 0.120 " "Setup clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504042 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) 0.020 0.120 " "Hold clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504042 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) 0.020 0.120 " "Setup clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504042 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) 0.020 0.120 " "Hold clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504042 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1768780504042 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1768780504249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -868.890 " "Worst-case setup slack is -868.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -868.890          -10684.928 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " -868.890          -10684.928 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.902               0.000 altera_reserved_tck  " "   42.902               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768780504251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.277 " "Worst-case hold slack is 0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.277               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 altera_reserved_tck  " "    0.287               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768780504324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 26.983 " "Worst-case recovery slack is 26.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.983               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   26.983               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.335               0.000 altera_reserved_tck  " "   97.335               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768780504350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.834 " "Worst-case removal slack is 0.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 altera_reserved_tck  " "    0.834               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.170               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.170               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768780504366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.598 " "Worst-case minimum pulse width slack is 9.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.598               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.598               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.830               0.000 CLOCK_50  " "    9.830               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.549               0.000 altera_reserved_tck  " "   49.549               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.681               0.000 max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.681               0.000 max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768780504377 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 1 0 "Timing Analyzer" 0 -1 1768780504378 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780504409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780504409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780504409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780504409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.429 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.429" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780504409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 53.251 ns " "Worst Case Available Settling Time: 53.251 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780504409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780504409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780504409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780504409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780504409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780504409 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1768780504409 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1768780504414 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc_mega_0\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: adc_mega_0\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:adc_mega_0\|ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1768780504696 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1768780504696 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1768780504696 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: adc_mega_0\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: adc_mega_0\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1768780504697 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1768780504697 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) 0.100 0.140 " "Setup clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504697 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) 0.070 0.100 " "Hold clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) has uncertainty 0.070 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504697 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.070 0.100 " "Setup clock transfer from max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.070 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504697 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.100 0.140 " "Hold clock transfer from max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504697 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.120 " "Setup clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504697 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.120 " "Hold clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504697 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.120 " "Setup clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504697 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.120 " "Hold clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504697 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) 0.020 0.120 " "Setup clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504697 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) 0.020 0.120 " "Hold clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504697 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) 0.020 0.120 " "Setup clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504697 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) 0.020 0.120 " "Hold clock transfer from pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1768780504697 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1768780504697 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1768780504765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -826.770 " "Worst-case setup slack is -826.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -826.770           -9920.740 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " -826.770           -9920.740 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.904               0.000 altera_reserved_tck  " "   46.904               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768780504768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.104 " "Worst-case hold slack is 0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 altera_reserved_tck  " "    0.104               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.142               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768780504837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 28.448 " "Worst-case recovery slack is 28.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.448               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   28.448               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.589               0.000 altera_reserved_tck  " "   98.589               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768780504858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.409 " "Worst-case removal slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 altera_reserved_tck  " "    0.409               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.602               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.602               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768780504875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.530 " "Worst-case minimum pulse width slack is 9.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.530               0.000 CLOCK_50  " "    9.530               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.912               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.912               0.000 pll_33_MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.385               0.000 altera_reserved_tck  " "   49.385               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.688               0.000 max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.688               0.000 max10_onchip_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768780504886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768780504886 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 1 0 "Timing Analyzer" 0 -1 1768780504887 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780504917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780504917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780504917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780504917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.429 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.429" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780504917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 56.714 ns " "Worst Case Available Settling Time: 56.714 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780504917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780504917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780504917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780504917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780504917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768780504917 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1768780504917 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1768780505946 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1768780505949 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Source/MAX10_8052_FD_ADC/CV_8052.sta.smsg " "Generated suppressed messages file C:/Source/MAX10_8052_FD_ADC/CV_8052.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Timing Analyzer" 0 -1 1768780506014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768780506082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 18 15:55:06 2026 " "Processing ended: Sun Jan 18 15:55:06 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768780506082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768780506082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768780506082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1768780506082 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus Prime Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1768780506905 ""}
