<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE Trust - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2>VLSI Designing - (Front-End)</h2>
</div>

# Course Report

## Name: HANUMANTHARAO THOLLAMADUGU

## Qualifications: pursuing 4th year B.Tech 

Welcome to the course report for the VLSI Designing - (Front-End)! This README document provides an overview of the course, its mini projects and final project.

### Mini Projects and Final Project

Below is a table summarizing the mini projects and final project completed during the course:

| Description                                  | Link                                    |
|----------------------------------------------|-----------------------------------------|
| Mini Project:1 [Universal Shift Register]               |[click here](https://github.com/HanumantharaoG9VLSI/G9_VLSI/tree/main/Mini%20Projects/HANUMANTHRAO%20THOLLAMADUGU/universal%20shift%20register)   |
| Mini Project:2 [Carry Look Ahead Adder]                 |[click here](https://github.com/HanumantharaoG9VLSI/G9_VLSI/tree/main/Mini%20Projects/HANUMANTHRAO%20THOLLAMADUGU/carry%20look%20ahead%20adder)   |                        |
| Mini Project:3 [Finite State Machines]                  |[click here](https://github.com/HanumantharaoG9VLSI/G9_VLSI/tree/main/Mini%20Projects/HANUMANTHRAO%20THOLLAMADUGU/finate%20state%20machine)       |
| Mini Project:4 [Arithematic and Logic Unit]             |[click here](https://github.com/HanumantharaoG9VLSI/G9_VLSI/tree/main/Mini%20Projects/HANUMANTHRAO%20THOLLAMADUGU/arthimatic%20and%20logic%20unit)|                     |
| Mini Project:5 [RAM]                                    |[click here](https://github.com/HanumantharaoG9VLSI/G9_VLSI/tree/main/Mini%20Projects/HANUMANTHRAO%20THOLLAMADUGU/RAM)                            |
| Mini Project:6 [Sine wave generator]                    |[click here](https://github.com/HanumantharaoG9VLSI/G9_VLSI/tree/main/Mini%20Projects/HANUMANTHRAO%20THOLLAMADUGU/sine%20wave%20generator)        |
| Final Project: [Design of APB protocol]                 |[click here](https://github.com/HanumantharaoG9VLSI/G9_VLSI/tree/main/Final%20Capstone%20Project/HANUMANTHRAO%20THOLLAMADUGU)                     |

