{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658999601575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658999601585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 28 11:13:21 2022 " "Processing started: Thu Jul 28 11:13:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658999601585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999601585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimpleDigitalFilters -c SimpleDigitalFilters " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleDigitalFilters -c SimpleDigitalFilters" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999601585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658999602328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658999602328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recursive_oscillator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file recursive_oscillator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 recursive_oscillator_tb " "Found entity 1: recursive_oscillator_tb" {  } { { "recursive_oscillator_tb.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/SimpleDigitalFiltersinSysVerilog/recursive_oscillator_tb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999614320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999614320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recursive_oscillator.sv 1 1 " "Found 1 design units, including 1 entities, in source file recursive_oscillator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 recursive_oscillator " "Found entity 1: recursive_oscillator" {  } { { "recursive_oscillator.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/SimpleDigitalFiltersinSysVerilog/recursive_oscillator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999614326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999614326 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "RESET_PERIOD recursive_oscillator_tb.sv 5 digital_resonator_tb.sv(5) " "Verilog HDL macro warning at digital_resonator_tb.sv(5): overriding existing definition for macro \"RESET_PERIOD\", which was defined in \"recursive_oscillator_tb.sv\", line 5" {  } { { "digital_resonator_tb.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/SimpleDigitalFiltersinSysVerilog/digital_resonator_tb.sv" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1658999614330 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "SIM_DURATION recursive_oscillator_tb.sv 7 digital_resonator_tb.sv(6) " "Verilog HDL macro warning at digital_resonator_tb.sv(6): overriding existing definition for macro \"SIM_DURATION\", which was defined in \"recursive_oscillator_tb.sv\", line 7" {  } { { "digital_resonator_tb.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/SimpleDigitalFiltersinSysVerilog/digital_resonator_tb.sv" 6 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1658999614330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_resonator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file digital_resonator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digital_resonator_tb " "Found entity 1: digital_resonator_tb" {  } { { "digital_resonator_tb.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/SimpleDigitalFiltersinSysVerilog/digital_resonator_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999614332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999614332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_resonator.sv 1 1 " "Found 1 design units, including 1 entities, in source file digital_resonator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digital_resonator " "Found entity 1: digital_resonator" {  } { { "digital_resonator.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/SimpleDigitalFiltersinSysVerilog/digital_resonator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999614337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999614337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recursive_ma_fir.sv 1 1 " "Found 1 design units, including 1 entities, in source file recursive_ma_fir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 recursive_ma_fir " "Found entity 1: recursive_ma_fir" {  } { { "recursive_ma_fir.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/SimpleDigitalFiltersinSysVerilog/recursive_ma_fir.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999614342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999614342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exponential_averager_filter.sv 1 1 " "Found 1 design units, including 1 entities, in source file exponential_averager_filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exponential_averager_filter " "Found entity 1: exponential_averager_filter" {  } { { "exponential_averager_filter.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/SimpleDigitalFiltersinSysVerilog/exponential_averager_filter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999614347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999614347 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "RESET_PERIOD recursive_oscillator_tb.sv 5 exponential_averager_filter_tb.sv(6) " "Verilog HDL macro warning at exponential_averager_filter_tb.sv(6): overriding existing definition for macro \"RESET_PERIOD\", which was defined in \"recursive_oscillator_tb.sv\", line 5" {  } { { "exponential_averager_filter_tb.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/SimpleDigitalFiltersinSysVerilog/exponential_averager_filter_tb.sv" 6 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1658999614351 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "SIM_DURATION recursive_oscillator_tb.sv 7 exponential_averager_filter_tb.sv(7) " "Verilog HDL macro warning at exponential_averager_filter_tb.sv(7): overriding existing definition for macro \"SIM_DURATION\", which was defined in \"recursive_oscillator_tb.sv\", line 7" {  } { { "exponential_averager_filter_tb.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/SimpleDigitalFiltersinSysVerilog/exponential_averager_filter_tb.sv" 7 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1658999614351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exponential_averager_filter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file exponential_averager_filter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exponential_averager_filter_tb " "Found entity 1: exponential_averager_filter_tb" {  } { { "exponential_averager_filter_tb.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/SimpleDigitalFiltersinSysVerilog/exponential_averager_filter_tb.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999614353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999614353 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "RESET_PERIOD recursive_oscillator_tb.sv 5 fir_8_tap_ma_filter_tb.sv(7) " "Verilog HDL macro warning at fir_8_tap_ma_filter_tb.sv(7): overriding existing definition for macro \"RESET_PERIOD\", which was defined in \"recursive_oscillator_tb.sv\", line 5" {  } { { "fir_8_tap_ma_filter_tb.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/SimpleDigitalFiltersinSysVerilog/fir_8_tap_ma_filter_tb.sv" 7 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1658999614356 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "SIM_DURATION recursive_oscillator_tb.sv 7 fir_8_tap_ma_filter_tb.sv(9) " "Verilog HDL macro warning at fir_8_tap_ma_filter_tb.sv(9): overriding existing definition for macro \"SIM_DURATION\", which was defined in \"recursive_oscillator_tb.sv\", line 7" {  } { { "fir_8_tap_ma_filter_tb.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/SimpleDigitalFiltersinSysVerilog/fir_8_tap_ma_filter_tb.sv" 9 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1658999614356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_8_tap_ma_filter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_8_tap_ma_filter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_8_tap_ma_filter_tb " "Found entity 1: fir_8_tap_ma_filter_tb" {  } { { "fir_8_tap_ma_filter_tb.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/SimpleDigitalFiltersinSysVerilog/fir_8_tap_ma_filter_tb.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999614357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999614357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_8_tap_ma_filter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_8_tap_ma_filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_8_tap_ma_filter " "Found entity 1: fir_8_tap_ma_filter" {  } { { "fir_8_tap_ma_filter.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/SimpleDigitalFiltersinSysVerilog/fir_8_tap_ma_filter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999614362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999614362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recursive_ma_fir_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file recursive_ma_fir_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 recursive_ma_fir_tb " "Found entity 1: recursive_ma_fir_tb" {  } { { "recursive_ma_fir_tb.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/SimpleDigitalFiltersinSysVerilog/recursive_ma_fir_tb.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999614367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999614367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_avg.sv 1 1 " "Found 1 design units, including 1 entities, in source file exp_avg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exp_avg " "Found entity 1: exp_avg" {  } { { "exp_avg.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/SimpleDigitalFiltersinSysVerilog/exp_avg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999614373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999614373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_avg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file exp_avg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exp_avg_tb " "Found entity 1: exp_avg_tb" {  } { { "exp_avg_tb.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/SimpleDigitalFiltersinSysVerilog/exp_avg_tb.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999614377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999614377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters.sv 1 1 " "Found 1 design units, including 1 entities, in source file filters.sv" { { "Info" "ISGN_ENTITY_NAME" "1 filters " "Found entity 1: filters" {  } { { "filters.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/SimpleDigitalFiltersinSysVerilog/filters.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999614383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999614383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file filters_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 filters_tb " "Found entity 1: filters_tb" {  } { { "filters_tb.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/SimpleDigitalFiltersinSysVerilog/filters_tb.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999614388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999614388 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp_avg " "Elaborating entity \"exp_avg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658999614615 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1658999615184 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658999615184 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "197 " "Implemented 197 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1658999615243 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1658999615243 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1658999615243 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1658999615243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658999615257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 28 11:13:35 2022 " "Processing ended: Thu Jul 28 11:13:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658999615257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658999615257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658999615257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999615257 ""}
