#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Oct 30 09:52:40 2020
# Process ID: 27836
# Current directory: /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/KC705_vta_riscV
# Command line: vivado KC705_vta_riscV.xpr
# Log file: /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/KC705_vta_riscV/vivado.log
# Journal file: /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/KC705_vta_riscV/vivado.jou
#-----------------------------------------------------------
start_gui
open_project KC705_vta_riscV.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/KC705_vta_riscV/KC705_vta_riscV.srcs/sources_1/bd/chip_top/chip_top.bd}
Adding cell -- xilinx.com:module_ref:ExampleRocketSystem:1.0 - ExampleRocketSystem_0
Successfully read diagram <chip_top> from BD file </home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/KC705_vta_riscV/KC705_vta_riscV.srcs/sources_1/bd/chip_top/chip_top.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 30 09:53:30 2020...
