### Name: Yeswanth Peddepi
### Reg No: 24010970
### EXP NO: 2 : BOOLEAN_FUNCTION_MINIMIZATION   

### AIM: 

To implement the given logic function verify its operation in Quartus using Verilog programming.
F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy


### EQUIPMENTS REQUIRED:
Hardware – PCs, Cyclone II , USB flasher
**Software – Quartus prime
**Theory
**Logic Diagram


### PROCEDURE

1.	Type the program in Quartus software.

2.	Compile and run the program.

3.	Generate the RTL schematic and save the logic diagram.

4.	Create nodes for inputs and outputs to generate the timing diagram.

5.	For different input combinations generate the timing diagram.


### PROGRAM:

![exp 2](https://github.com/user-attachments/assets/11238812-30b9-4abc-98db-4231452cf4d2)



 
### LOGIC SYMBOL & TRUTHTABLE: 
![exp 2 truth](https://github.com/user-attachments/assets/bd06b486-34b8-476c-b79c-5de45341f6b8)


### RTL REALISATION OUTPUT
![exp 2 logic](https://github.com/user-attachments/assets/afade277-0ccb-49d8-92d4-90924296930e)


### TIMING DIAGRAM:
![DE EXP 2 WAVEFORM MODIFIED](https://github.com/user-attachments/assets/f4b0faae-945d-4c46-adfc-11908577ec58)


### RESULT:
Verified and implemented the logic function and their operations in Quartus II using verilog
programming.




