<stg><name>equalizer_Pipeline_Coef_Read_Loop</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %tmp_last_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %tmp_data_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %input_r_V_dest_V, i1 %input_r_V_id_V, i1 %input_r_V_last_V, i1 %input_r_V_user_V, i4 %input_r_V_strb_V, i4 %input_r_V_keep_V, i32 %input_r_V_data_V, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %coefs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %coefs

]]></Node>
<StgValue><ssdm name="coefs_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %tmp_data_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_data_V

]]></Node>
<StgValue><ssdm name="tmp_data_V_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i7 98, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i32 %tmp_data_V_read, i32 %tmp_data_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %j_1 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:2 %icmp_ln39 = icmp_eq  i7 %j_1, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 98, i64 98, i64 98

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln39 = br i1 %icmp_ln39, void %for.inc.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split:0 %tmp_data_V_1_load_1 = load i32 %tmp_data_V_1

]]></Node>
<StgValue><ssdm name="tmp_data_V_1_load_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
for.inc.split:3 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %j_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:4 %zext_ln41 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:5 %add_ln41 = add i64 %zext_ln41, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:6 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln41, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="62">
<![CDATA[
for.inc.split:7 %sext_ln41 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:8 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln41

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
for.inc.split:12 %empty_20 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="44">
<![CDATA[
for.inc.split:13 %tmp_data_V_2 = extractvalue i44 %empty_20

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="44">
<![CDATA[
for.inc.split:14 %tmp_last_V_1 = extractvalue i44 %empty_20

]]></Node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:15 %add_ln39 = add i7 %j_1, i7 127

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:16 %store_ln39 = store i7 %add_ln39, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:17 %store_ln39 = store i32 %tmp_data_V_2, i32 %tmp_data_V_1

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:18 %store_ln39 = store i1 %tmp_last_V_1, i1 %tmp_last_V

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:9 %gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.split:10 %write_ln41 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %tmp_data_V_1_load_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:11 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="43" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:11 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="44" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:11 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="45" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:11 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1">
<![CDATA[
for.end.exitStub:0 %tmp_last_V_load = load i1 %tmp_last_V

]]></Node>
<StgValue><ssdm name="tmp_last_V_load"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.exitStub:1 %tmp_data_V_1_load = load i32 %tmp_data_V_1

]]></Node>
<StgValue><ssdm name="tmp_data_V_1_load"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:2 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_data_V_1_out, i32 %tmp_data_V_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %p_4_0_0_0112_phi_out, i1 %tmp_last_V_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0">
<![CDATA[
for.end.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="46" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln40"/></StgValue>
</operation>

<operation id="47" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="48" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:11 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>

<operation id="49" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:19 %br_ln39 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="77" name="tmp_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_data_V"/></StgValue>
</port>
<port id="78" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="79" name="coefs" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="coefs"/></StgValue>
</port>
<port id="80" name="input_r_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_data_V"/></StgValue>
</port>
<port id="81" name="input_r_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_keep_V"/></StgValue>
</port>
<port id="82" name="input_r_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_strb_V"/></StgValue>
</port>
<port id="83" name="input_r_V_user_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_user_V"/></StgValue>
</port>
<port id="84" name="input_r_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_last_V"/></StgValue>
</port>
<port id="85" name="input_r_V_id_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_id_V"/></StgValue>
</port>
<port id="86" name="input_r_V_dest_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_dest_V"/></StgValue>
</port>
<port id="87" name="tmp_data_V_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_data_V_1_out"/></StgValue>
</port>
<port id="88" name="p_4_0_0_0112_phi_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_4_0_0_0112_phi_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="90" from="StgValue_89" to="tmp_last_V" fromId="89" toId="11">
</dataflow>
<dataflow id="91" from="StgValue_89" to="tmp_data_V_1" fromId="89" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_89" to="j" fromId="89" toId="13">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="93" toId="14">
</dataflow>
<dataflow id="95" from="input_r_V_dest_V" to="specinterface_ln0" fromId="86" toId="14">
</dataflow>
<dataflow id="96" from="input_r_V_id_V" to="specinterface_ln0" fromId="85" toId="14">
</dataflow>
<dataflow id="97" from="input_r_V_last_V" to="specinterface_ln0" fromId="84" toId="14">
</dataflow>
<dataflow id="98" from="input_r_V_user_V" to="specinterface_ln0" fromId="83" toId="14">
</dataflow>
<dataflow id="99" from="input_r_V_strb_V" to="specinterface_ln0" fromId="82" toId="14">
</dataflow>
<dataflow id="100" from="input_r_V_keep_V" to="specinterface_ln0" fromId="81" toId="14">
</dataflow>
<dataflow id="101" from="input_r_V_data_V" to="specinterface_ln0" fromId="80" toId="14">
</dataflow>
<dataflow id="103" from="empty_3" to="specinterface_ln0" fromId="102" toId="14">
</dataflow>
<dataflow id="105" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="14">
</dataflow>
<dataflow id="106" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="14">
</dataflow>
<dataflow id="108" from="empty_4" to="specinterface_ln0" fromId="107" toId="14">
</dataflow>
<dataflow id="109" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="14">
</dataflow>
<dataflow id="110" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="14">
</dataflow>
<dataflow id="112" from="empty_0" to="specinterface_ln0" fromId="111" toId="14">
</dataflow>
<dataflow id="113" from="empty_0" to="specinterface_ln0" fromId="111" toId="14">
</dataflow>
<dataflow id="114" from="empty_0" to="specinterface_ln0" fromId="111" toId="14">
</dataflow>
<dataflow id="115" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="14">
</dataflow>
<dataflow id="116" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="14">
</dataflow>
<dataflow id="117" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="14">
</dataflow>
<dataflow id="118" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="14">
</dataflow>
<dataflow id="119" from="empty_0" to="specinterface_ln0" fromId="111" toId="14">
</dataflow>
<dataflow id="120" from="empty_0" to="specinterface_ln0" fromId="111" toId="14">
</dataflow>
<dataflow id="122" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="14">
</dataflow>
<dataflow id="123" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="14">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="125" from="gmem" to="specinterface_ln0" fromId="78" toId="15">
</dataflow>
<dataflow id="127" from="empty" to="specinterface_ln0" fromId="126" toId="15">
</dataflow>
<dataflow id="128" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="15">
</dataflow>
<dataflow id="129" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="15">
</dataflow>
<dataflow id="130" from="empty_0" to="specinterface_ln0" fromId="111" toId="15">
</dataflow>
<dataflow id="131" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="15">
</dataflow>
<dataflow id="133" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="15">
</dataflow>
<dataflow id="135" from="empty_1" to="specinterface_ln0" fromId="134" toId="15">
</dataflow>
<dataflow id="137" from="empty_2" to="specinterface_ln0" fromId="136" toId="15">
</dataflow>
<dataflow id="138" from="empty_0" to="specinterface_ln0" fromId="111" toId="15">
</dataflow>
<dataflow id="140" from="StgValue_139" to="specinterface_ln0" fromId="139" toId="15">
</dataflow>
<dataflow id="141" from="StgValue_139" to="specinterface_ln0" fromId="139" toId="15">
</dataflow>
<dataflow id="142" from="StgValue_139" to="specinterface_ln0" fromId="139" toId="15">
</dataflow>
<dataflow id="143" from="StgValue_139" to="specinterface_ln0" fromId="139" toId="15">
</dataflow>
<dataflow id="144" from="empty_0" to="specinterface_ln0" fromId="111" toId="15">
</dataflow>
<dataflow id="145" from="empty_0" to="specinterface_ln0" fromId="111" toId="15">
</dataflow>
<dataflow id="146" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="15">
</dataflow>
<dataflow id="147" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="15">
</dataflow>
<dataflow id="149" from="_ssdm_op_Read.ap_auto.i64" to="coefs_read" fromId="148" toId="16">
</dataflow>
<dataflow id="150" from="coefs" to="coefs_read" fromId="79" toId="16">
</dataflow>
<dataflow id="152" from="_ssdm_op_Read.ap_auto.i32" to="tmp_data_V_read" fromId="151" toId="17">
</dataflow>
<dataflow id="153" from="tmp_data_V" to="tmp_data_V_read" fromId="77" toId="17">
</dataflow>
<dataflow id="155" from="StgValue_154" to="store_ln0" fromId="154" toId="18">
</dataflow>
<dataflow id="156" from="j" to="store_ln0" fromId="13" toId="18">
</dataflow>
<dataflow id="157" from="tmp_data_V_read" to="store_ln0" fromId="17" toId="19">
</dataflow>
<dataflow id="158" from="tmp_data_V_1" to="store_ln0" fromId="12" toId="19">
</dataflow>
<dataflow id="159" from="j" to="j_1" fromId="13" toId="21">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="160" toId="22">
</dataflow>
<dataflow id="162" from="gmem" to="specbitsmap_ln0" fromId="78" toId="22">
</dataflow>
<dataflow id="163" from="j_1" to="icmp_ln39" fromId="21" toId="23">
</dataflow>
<dataflow id="165" from="StgValue_164" to="icmp_ln39" fromId="164" toId="23">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="166" toId="24">
</dataflow>
<dataflow id="169" from="StgValue_168" to="empty" fromId="168" toId="24">
</dataflow>
<dataflow id="170" from="StgValue_168" to="empty" fromId="168" toId="24">
</dataflow>
<dataflow id="171" from="StgValue_168" to="empty" fromId="168" toId="24">
</dataflow>
<dataflow id="172" from="icmp_ln39" to="br_ln39" fromId="23" toId="25">
</dataflow>
<dataflow id="173" from="tmp_data_V_1" to="tmp_data_V_1_load_1" fromId="12" toId="26">
</dataflow>
<dataflow id="175" from="_ssdm_op_BitConcatenate.i9.i7.i2" to="shl_ln" fromId="174" toId="27">
</dataflow>
<dataflow id="176" from="j_1" to="shl_ln" fromId="21" toId="27">
</dataflow>
<dataflow id="178" from="StgValue_177" to="shl_ln" fromId="177" toId="27">
</dataflow>
<dataflow id="179" from="shl_ln" to="zext_ln41" fromId="27" toId="28">
</dataflow>
<dataflow id="180" from="zext_ln41" to="add_ln41" fromId="28" toId="29">
</dataflow>
<dataflow id="181" from="coefs_read" to="add_ln41" fromId="16" toId="29">
</dataflow>
<dataflow id="183" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln1" fromId="182" toId="30">
</dataflow>
<dataflow id="184" from="add_ln41" to="trunc_ln1" fromId="29" toId="30">
</dataflow>
<dataflow id="186" from="StgValue_185" to="trunc_ln1" fromId="185" toId="30">
</dataflow>
<dataflow id="188" from="StgValue_187" to="trunc_ln1" fromId="187" toId="30">
</dataflow>
<dataflow id="189" from="trunc_ln1" to="sext_ln41" fromId="30" toId="31">
</dataflow>
<dataflow id="190" from="gmem" to="gmem_addr" fromId="78" toId="32">
</dataflow>
<dataflow id="191" from="sext_ln41" to="gmem_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="193" from="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="empty_20" fromId="192" toId="33">
</dataflow>
<dataflow id="194" from="input_r_V_data_V" to="empty_20" fromId="80" toId="33">
</dataflow>
<dataflow id="195" from="input_r_V_keep_V" to="empty_20" fromId="81" toId="33">
</dataflow>
<dataflow id="196" from="input_r_V_strb_V" to="empty_20" fromId="82" toId="33">
</dataflow>
<dataflow id="197" from="input_r_V_user_V" to="empty_20" fromId="83" toId="33">
</dataflow>
<dataflow id="198" from="input_r_V_last_V" to="empty_20" fromId="84" toId="33">
</dataflow>
<dataflow id="199" from="input_r_V_id_V" to="empty_20" fromId="85" toId="33">
</dataflow>
<dataflow id="200" from="input_r_V_dest_V" to="empty_20" fromId="86" toId="33">
</dataflow>
<dataflow id="201" from="empty_20" to="tmp_data_V_2" fromId="33" toId="34">
</dataflow>
<dataflow id="202" from="empty_20" to="tmp_last_V_1" fromId="33" toId="35">
</dataflow>
<dataflow id="203" from="j_1" to="add_ln39" fromId="21" toId="36">
</dataflow>
<dataflow id="205" from="StgValue_204" to="add_ln39" fromId="204" toId="36">
</dataflow>
<dataflow id="206" from="add_ln39" to="store_ln39" fromId="36" toId="37">
</dataflow>
<dataflow id="207" from="j" to="store_ln39" fromId="13" toId="37">
</dataflow>
<dataflow id="208" from="tmp_data_V_2" to="store_ln39" fromId="34" toId="38">
</dataflow>
<dataflow id="209" from="tmp_data_V_1" to="store_ln39" fromId="12" toId="38">
</dataflow>
<dataflow id="210" from="tmp_last_V_1" to="store_ln39" fromId="35" toId="39">
</dataflow>
<dataflow id="211" from="tmp_last_V" to="store_ln39" fromId="11" toId="39">
</dataflow>
<dataflow id="213" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem_addr_1_req" fromId="212" toId="40">
</dataflow>
<dataflow id="214" from="gmem_addr" to="gmem_addr_1_req" fromId="32" toId="40">
</dataflow>
<dataflow id="215" from="StgValue_89" to="gmem_addr_1_req" fromId="89" toId="40">
</dataflow>
<dataflow id="217" from="_ssdm_op_Write.m_axi.i32P1A" to="write_ln41" fromId="216" toId="41">
</dataflow>
<dataflow id="218" from="gmem_addr" to="write_ln41" fromId="32" toId="41">
</dataflow>
<dataflow id="219" from="tmp_data_V_1_load_1" to="write_ln41" fromId="26" toId="41">
</dataflow>
<dataflow id="221" from="StgValue_220" to="write_ln41" fromId="220" toId="41">
</dataflow>
<dataflow id="223" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_1_resp" fromId="222" toId="42">
</dataflow>
<dataflow id="224" from="gmem_addr" to="gmem_addr_1_resp" fromId="32" toId="42">
</dataflow>
<dataflow id="225" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_1_resp" fromId="222" toId="43">
</dataflow>
<dataflow id="226" from="gmem_addr" to="gmem_addr_1_resp" fromId="32" toId="43">
</dataflow>
<dataflow id="227" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_1_resp" fromId="222" toId="44">
</dataflow>
<dataflow id="228" from="gmem_addr" to="gmem_addr_1_resp" fromId="32" toId="44">
</dataflow>
<dataflow id="229" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_1_resp" fromId="222" toId="45">
</dataflow>
<dataflow id="230" from="gmem_addr" to="gmem_addr_1_resp" fromId="32" toId="45">
</dataflow>
<dataflow id="232" from="_ssdm_op_SpecPipeline" to="specpipeline_ln40" fromId="231" toId="46">
</dataflow>
<dataflow id="233" from="StgValue_121" to="specpipeline_ln40" fromId="121" toId="46">
</dataflow>
<dataflow id="234" from="StgValue_104" to="specpipeline_ln40" fromId="104" toId="46">
</dataflow>
<dataflow id="235" from="StgValue_104" to="specpipeline_ln40" fromId="104" toId="46">
</dataflow>
<dataflow id="236" from="StgValue_104" to="specpipeline_ln40" fromId="104" toId="46">
</dataflow>
<dataflow id="237" from="empty_0" to="specpipeline_ln40" fromId="111" toId="46">
</dataflow>
<dataflow id="239" from="_ssdm_op_SpecLoopName" to="specloopname_ln17" fromId="238" toId="47">
</dataflow>
<dataflow id="241" from="empty_13" to="specloopname_ln17" fromId="240" toId="47">
</dataflow>
<dataflow id="242" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_1_resp" fromId="222" toId="48">
</dataflow>
<dataflow id="243" from="gmem_addr" to="gmem_addr_1_resp" fromId="32" toId="48">
</dataflow>
<dataflow id="244" from="tmp_last_V" to="tmp_last_V_load" fromId="11" toId="50">
</dataflow>
<dataflow id="245" from="tmp_data_V_1" to="tmp_data_V_1_load" fromId="12" toId="51">
</dataflow>
<dataflow id="247" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="246" toId="52">
</dataflow>
<dataflow id="248" from="tmp_data_V_1_out" to="write_ln0" fromId="87" toId="52">
</dataflow>
<dataflow id="249" from="tmp_data_V_1_load" to="write_ln0" fromId="51" toId="52">
</dataflow>
<dataflow id="251" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln0" fromId="250" toId="53">
</dataflow>
<dataflow id="252" from="p_4_0_0_0112_phi_out" to="write_ln0" fromId="88" toId="53">
</dataflow>
<dataflow id="253" from="tmp_last_V_load" to="write_ln0" fromId="50" toId="53">
</dataflow>
<dataflow id="254" from="icmp_ln39" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="255" from="icmp_ln39" to="StgValue_8" fromId="23" toId="8">
</dataflow>
</dataflows>


</stg>
