-p
xc6slx45tfgg484-3
-lang
vhdl
-intstyle
default
-pe
microblaze_0
workspace/sine_final_lock/Debug/sine_final_lock.elf
-msg
__xps/ise/xmsgprops.lst
-s
isim
-X
E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/
-m
behavioral
Sine.mhs
