
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv Cov: 79.2% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Copyright 2018 ETH Zurich and University of Bologna, see also CREDITS.md.</pre>
<pre style="margin:0; padding:0 ">   3: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   4: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   5: </pre>
<pre style="margin:0; padding:0 ">   6: /**</pre>
<pre style="margin:0; padding:0 ">   7:  * Instruction Fetch Stage</pre>
<pre style="margin:0; padding:0 ">   8:  *</pre>
<pre style="margin:0; padding:0 ">   9:  * Instruction fetch unit: Selection of the next PC, and buffering (sampling) of</pre>
<pre style="margin:0; padding:0 ">  10:  * the read instruction.</pre>
<pre style="margin:0; padding:0 ">  11:  */</pre>
<pre style="margin:0; padding:0 ">  12: </pre>
<pre style="margin:0; padding:0 ">  13: `include "prim_assert.sv"</pre>
<pre style="margin:0; padding:0 ">  14: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  15: module ibex_if_stage #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16:     parameter int unsigned DmHaltAddr        = 32'h1A110800,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17:     parameter int unsigned DmExceptionAddr   = 32'h1A110808,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:     parameter bit          DummyInstructions = 1'b0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:     parameter bit          ICache            = 1'b0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20:     parameter bit          ICacheECC         = 1'b0</pre>
<pre style="margin:0; padding:0 ">  21: ) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22:     input  logic                   clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  23:     input  logic                   rst_ni,</pre>
<pre style="margin:0; padding:0 ">  24: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:     input  logic [31:0]            boot_addr_i,              // also used for mtvec</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:     input  logic                   req_i,                    // instruction request control</pre>
<pre style="margin:0; padding:0 ">  27: </pre>
<pre style="margin:0; padding:0 ">  28:     // instruction cache interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:     output logic                  instr_req_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30:     output logic [31:0]           instr_addr_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:     input  logic                  instr_gnt_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:     input  logic                  instr_rvalid_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:     input  logic [31:0]           instr_rdata_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:     input  logic                  instr_err_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:     input  logic                  instr_pmp_err_i,</pre>
<pre style="margin:0; padding:0 ">  36: </pre>
<pre style="margin:0; padding:0 ">  37:     // output of ID stage</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:     output logic                  instr_valid_id_o,         // instr in IF-ID is valid</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:     output logic                  instr_new_id_o,           // instr in IF-ID is new</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:     output logic [31:0]           instr_rdata_id_o,         // instr for ID stage</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:     output logic [31:0]           instr_rdata_alu_id_o,     // replicated instr for ID stage</pre>
<pre style="margin:0; padding:0 ">  42:                                                             // to reduce fan-out</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:     output logic [15:0]           instr_rdata_c_id_o,       // compressed instr for ID stage</pre>
<pre style="margin:0; padding:0 ">  44:                                                             // (mtval), meaningful only if</pre>
<pre style="margin:0; padding:0 ">  45:                                                             // instr_is_compressed_id_o = 1'b1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46:     output logic                  instr_is_compressed_id_o, // compressed decoder thinks this</pre>
<pre style="margin:0; padding:0 ">  47:                                                             // is a compressed instr</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:     output logic                  instr_fetch_err_o,        // bus error on fetch</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:     output logic                  instr_fetch_err_plus2_o,  // bus error misaligned</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:     output logic                  illegal_c_insn_id_o,      // compressed decoder thinks this</pre>
<pre style="margin:0; padding:0 ">  51:                                                             // is an invalid instr</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:     output logic                  dummy_instr_id_o,         // Instruction is a dummy</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  53:     output logic [31:0]           pc_if_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:     output logic [31:0]           pc_id_o,</pre>
<pre style="margin:0; padding:0 ">  55: </pre>
<pre style="margin:0; padding:0 ">  56:     // control signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:     input  logic                  instr_valid_clear_i,      // clear instr valid bit in IF-ID</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58:     input  logic                  pc_set_i,                 // set the PC to a new value</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:     input  logic                  pc_set_spec_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:     input  ibex_pkg::pc_sel_e     pc_mux_i,                 // selector for PC multiplexer</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:     input  ibex_pkg::exc_pc_sel_e exc_pc_mux_i,             // selects ISR address</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:     input  ibex_pkg::exc_cause_e  exc_cause,                // selects ISR address for</pre>
<pre style="margin:0; padding:0 ">  63:                                                             // vectorized interrupt lines</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:     input logic                   dummy_instr_en_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:     input logic [2:0]             dummy_instr_mask_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66:     input logic                   dummy_instr_seed_en_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67:     input logic [31:0]            dummy_instr_seed_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:     input logic                   icache_enable_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:     input logic                   icache_inval_i,</pre>
<pre style="margin:0; padding:0 ">  70: </pre>
<pre style="margin:0; padding:0 ">  71:     // jump and branch target</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:     input  logic [31:0]           branch_target_ex_i,       // branch/jump target address</pre>
<pre style="margin:0; padding:0 ">  73: </pre>
<pre style="margin:0; padding:0 ">  74:     // CSRs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:     input  logic [31:0]           csr_mepc_i,               // PC to restore after handling</pre>
<pre style="margin:0; padding:0 ">  76:                                                             // the interrupt/exception</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:     input  logic [31:0]           csr_depc_i,               // PC to restore after handling</pre>
<pre style="margin:0; padding:0 ">  78:                                                             // the debug request</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:     input  logic [31:0]           csr_mtvec_i,              // base PC to jump to on exception</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:     output logic                  csr_mtvec_init_o,         // tell CS regfile to init mtvec</pre>
<pre style="margin:0; padding:0 ">  81: </pre>
<pre style="margin:0; padding:0 ">  82:     // pipeline stall</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:     input  logic                  id_in_ready_i,            // ID stage is ready for new instr</pre>
<pre style="margin:0; padding:0 ">  84: </pre>
<pre style="margin:0; padding:0 ">  85:     // misc signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  86:     output logic                  if_busy_o                 // IF stage is busy fetching instr</pre>
<pre style="margin:0; padding:0 ">  87: );</pre>
<pre style="margin:0; padding:0 ">  88: </pre>
<pre style="margin:0; padding:0 ">  89:   import ibex_pkg::*;</pre>
<pre style="margin:0; padding:0 ">  90: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91:   logic              instr_valid_id_d, instr_valid_id_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92:   logic              instr_new_id_d, instr_new_id_q;</pre>
<pre style="margin:0; padding:0 ">  93: </pre>
<pre style="margin:0; padding:0 ">  94:   // prefetch buffer related signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:   logic              prefetch_busy;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:   logic              branch_req;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:   logic       [31:0] fetch_addr_n;</pre>
<pre style="margin:0; padding:0 ">  98: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:   logic              fetch_valid;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100:   logic              fetch_ready;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 101:   logic       [31:0] fetch_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102:   logic       [31:0] fetch_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103:   logic              fetch_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:   logic              fetch_err_plus2;</pre>
<pre style="margin:0; padding:0 "> 105: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106:   logic       [31:0] exc_pc;</pre>
<pre style="margin:0; padding:0 "> 107: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:   logic        [5:0] irq_id;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:   logic              unused_irq_bit;</pre>
<pre style="margin:0; padding:0 "> 110: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:   logic              if_id_pipe_reg_we; // IF-ID pipeline reg write enable</pre>
<pre style="margin:0; padding:0 "> 112: </pre>
<pre style="margin:0; padding:0 "> 113:   // Dummy instruction signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114:   logic              fetch_valid_out;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:   logic              stall_dummy_instr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 116:   logic [31:0]       instr_out;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 117:   logic              instr_is_compressed_out;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118:   logic              illegal_c_instr_out;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119:   logic              instr_err_out;</pre>
<pre style="margin:0; padding:0 "> 120: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:   logic        [7:0] unused_boot_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122:   logic        [7:0] unused_csr_mtvec;</pre>
<pre style="margin:0; padding:0 "> 123: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124:   assign unused_boot_addr = boot_addr_i[7:0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:   assign unused_csr_mtvec = csr_mtvec_i[7:0];</pre>
<pre style="margin:0; padding:0 "> 126: </pre>
<pre style="margin:0; padding:0 "> 127:   // extract interrupt ID from exception cause</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:   assign irq_id         = {exc_cause};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:   assign unused_irq_bit = irq_id[5];   // MSB distinguishes interrupts from exceptions</pre>
<pre style="margin:0; padding:0 "> 130: </pre>
<pre style="margin:0; padding:0 "> 131:   // exception PC selection mux</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:   always_comb begin : exc_pc_mux</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133:     unique case (exc_pc_mux_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 134:       EXC_PC_EXC:     exc_pc = { csr_mtvec_i[31:8], 8'h00                    };</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135:       EXC_PC_IRQ:     exc_pc = { csr_mtvec_i[31:8], 1'b0, irq_id[4:0], 2'b00 };</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:       EXC_PC_DBD:     exc_pc = DmHaltAddr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137:       EXC_PC_DBG_EXC: exc_pc = DmExceptionAddr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:       default:        exc_pc = { csr_mtvec_i[31:8], 8'h00                    };</pre>
<pre style="margin:0; padding:0 "> 139:     endcase</pre>
<pre style="margin:0; padding:0 "> 140:   end</pre>
<pre style="margin:0; padding:0 "> 141: </pre>
<pre style="margin:0; padding:0 "> 142:   // fetch address selection mux</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:   always_comb begin : fetch_addr_mux</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144:     unique case (pc_mux_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 145:       PC_BOOT: fetch_addr_n = { boot_addr_i[31:8], 8'h80 };</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146:       PC_JUMP: fetch_addr_n = branch_target_ex_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 147:       PC_EXC:  fetch_addr_n = exc_pc;                       // set PC to exception handler</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 148:       PC_ERET: fetch_addr_n = csr_mepc_i;                   // restore PC when returning from EXC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:       PC_DRET: fetch_addr_n = csr_depc_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:       default: fetch_addr_n = { boot_addr_i[31:8], 8'h80 };</pre>
<pre style="margin:0; padding:0 "> 151:     endcase</pre>
<pre style="margin:0; padding:0 "> 152:   end</pre>
<pre style="margin:0; padding:0 "> 153: </pre>
<pre style="margin:0; padding:0 "> 154:   // tell CS register file to initialize mtvec on boot</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 155:   assign csr_mtvec_init_o = (pc_mux_i == PC_BOOT) & pc_set_i;</pre>
<pre style="margin:0; padding:0 "> 156: </pre>
<pre id="id157" style="background-color: #FFB6C1; margin:0; padding:0 "> 157:   if (ICache) begin : gen_icache</pre>
<pre style="margin:0; padding:0 "> 158:     // Full I-Cache option</pre>
<pre id="id159" style="background-color: #FFB6C1; margin:0; padding:0 "> 159:     ibex_icache #(</pre>
<pre id="id160" style="background-color: #FFB6C1; margin:0; padding:0 "> 160:       .ICacheECC (ICacheECC)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 161:     ) icache_i (</pre>
<pre id="id162" style="background-color: #FFB6C1; margin:0; padding:0 "> 162:         .clk_i             ( clk_i                       ),</pre>
<pre id="id163" style="background-color: #FFB6C1; margin:0; padding:0 "> 163:         .rst_ni            ( rst_ni                      ),</pre>
<pre style="margin:0; padding:0 "> 164: </pre>
<pre id="id165" style="background-color: #FFB6C1; margin:0; padding:0 "> 165:         .req_i             ( req_i                       ),</pre>
<pre style="margin:0; padding:0 "> 166: </pre>
<pre id="id167" style="background-color: #FFB6C1; margin:0; padding:0 "> 167:         .branch_i          ( branch_req                  ),</pre>
<pre id="id168" style="background-color: #FFB6C1; margin:0; padding:0 "> 168:         .branch_spec_i     ( pc_set_spec_i               ),</pre>
<pre id="id169" style="background-color: #FFB6C1; margin:0; padding:0 "> 169:         .addr_i            ( {fetch_addr_n[31:1], 1'b0}  ),</pre>
<pre style="margin:0; padding:0 "> 170: </pre>
<pre id="id171" style="background-color: #FFB6C1; margin:0; padding:0 "> 171:         .ready_i           ( fetch_ready                 ),</pre>
<pre id="id172" style="background-color: #FFB6C1; margin:0; padding:0 "> 172:         .valid_o           ( fetch_valid                 ),</pre>
<pre id="id173" style="background-color: #FFB6C1; margin:0; padding:0 "> 173:         .rdata_o           ( fetch_rdata                 ),</pre>
<pre id="id174" style="background-color: #FFB6C1; margin:0; padding:0 "> 174:         .addr_o            ( fetch_addr                  ),</pre>
<pre id="id175" style="background-color: #FFB6C1; margin:0; padding:0 "> 175:         .err_o             ( fetch_err                   ),</pre>
<pre id="id176" style="background-color: #FFB6C1; margin:0; padding:0 "> 176:         .err_plus2_o       ( fetch_err_plus2             ),</pre>
<pre style="margin:0; padding:0 "> 177: </pre>
<pre id="id178" style="background-color: #FFB6C1; margin:0; padding:0 "> 178:         .instr_req_o       ( instr_req_o                 ),</pre>
<pre id="id179" style="background-color: #FFB6C1; margin:0; padding:0 "> 179:         .instr_addr_o      ( instr_addr_o                ),</pre>
<pre id="id180" style="background-color: #FFB6C1; margin:0; padding:0 "> 180:         .instr_gnt_i       ( instr_gnt_i                 ),</pre>
<pre id="id181" style="background-color: #FFB6C1; margin:0; padding:0 "> 181:         .instr_rvalid_i    ( instr_rvalid_i              ),</pre>
<pre id="id182" style="background-color: #FFB6C1; margin:0; padding:0 "> 182:         .instr_rdata_i     ( instr_rdata_i               ),</pre>
<pre id="id183" style="background-color: #FFB6C1; margin:0; padding:0 "> 183:         .instr_err_i       ( instr_err_i                 ),</pre>
<pre id="id184" style="background-color: #FFB6C1; margin:0; padding:0 "> 184:         .instr_pmp_err_i   ( instr_pmp_err_i             ),</pre>
<pre style="margin:0; padding:0 "> 185: </pre>
<pre id="id186" style="background-color: #FFB6C1; margin:0; padding:0 "> 186:         .icache_enable_i   ( icache_enable_i             ),</pre>
<pre id="id187" style="background-color: #FFB6C1; margin:0; padding:0 "> 187:         .icache_inval_i    ( icache_inval_i              ),</pre>
<pre id="id188" style="background-color: #FFB6C1; margin:0; padding:0 "> 188:         .busy_o            ( prefetch_busy               )</pre>
<pre style="margin:0; padding:0 "> 189:     );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 190:   end else begin : gen_prefetch_buffer</pre>
<pre style="margin:0; padding:0 "> 191:     // prefetch buffer, caches a fixed number of instructions</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 192:     ibex_prefetch_buffer prefetch_buffer_i (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 193:         .clk_i             ( clk_i                       ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 194:         .rst_ni            ( rst_ni                      ),</pre>
<pre style="margin:0; padding:0 "> 195: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 196:         .req_i             ( req_i                       ),</pre>
<pre style="margin:0; padding:0 "> 197: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 198:         .branch_i          ( branch_req                  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 199:         .branch_spec_i     ( pc_set_spec_i               ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 200:         .addr_i            ( {fetch_addr_n[31:1], 1'b0}  ),</pre>
<pre style="margin:0; padding:0 "> 201: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 202:         .ready_i           ( fetch_ready                 ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 203:         .valid_o           ( fetch_valid                 ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 204:         .rdata_o           ( fetch_rdata                 ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 205:         .addr_o            ( fetch_addr                  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 206:         .err_o             ( fetch_err                   ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 207:         .err_plus2_o       ( fetch_err_plus2             ),</pre>
<pre style="margin:0; padding:0 "> 208: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 209:         .instr_req_o       ( instr_req_o                 ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 210:         .instr_addr_o      ( instr_addr_o                ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 211:         .instr_gnt_i       ( instr_gnt_i                 ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 212:         .instr_rvalid_i    ( instr_rvalid_i              ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 213:         .instr_rdata_i     ( instr_rdata_i               ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 214:         .instr_err_i       ( instr_err_i                 ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 215:         .instr_pmp_err_i   ( instr_pmp_err_i             ),</pre>
<pre style="margin:0; padding:0 "> 216: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 217:         .busy_o            ( prefetch_busy               )</pre>
<pre style="margin:0; padding:0 "> 218:     );</pre>
<pre style="margin:0; padding:0 "> 219:     // ICache tieoffs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 220:     logic unused_icen, unused_icinv;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 221:     assign unused_icen  = icache_enable_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 222:     assign unused_icinv = icache_inval_i;</pre>
<pre style="margin:0; padding:0 "> 223:   end</pre>
<pre style="margin:0; padding:0 "> 224: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 225:   assign branch_req  = pc_set_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 226:   assign fetch_ready = id_in_ready_i & ~stall_dummy_instr;</pre>
<pre style="margin:0; padding:0 "> 227: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 228:   assign pc_if_o     = fetch_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 229:   assign if_busy_o   = prefetch_busy;</pre>
<pre style="margin:0; padding:0 "> 230: </pre>
<pre style="margin:0; padding:0 "> 231:   // compressed instruction decoding, or more precisely compressed instruction</pre>
<pre style="margin:0; padding:0 "> 232:   // expander</pre>
<pre style="margin:0; padding:0 "> 233:   //</pre>
<pre style="margin:0; padding:0 "> 234:   // since it does not matter where we decompress instructions, we do it here</pre>
<pre style="margin:0; padding:0 "> 235:   // to ease timing closure</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 236:   logic [31:0] instr_decompressed;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 237:   logic        illegal_c_insn;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 238:   logic        instr_is_compressed;</pre>
<pre style="margin:0; padding:0 "> 239: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 240:   ibex_compressed_decoder compressed_decoder_i (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 241:       .clk_i           ( clk_i                    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 242:       .rst_ni          ( rst_ni                   ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 243:       .valid_i         ( fetch_valid & ~fetch_err ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 244:       .instr_i         ( fetch_rdata              ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 245:       .instr_o         ( instr_decompressed       ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 246:       .is_compressed_o ( instr_is_compressed      ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 247:       .illegal_instr_o ( illegal_c_insn           )</pre>
<pre style="margin:0; padding:0 "> 248:   );</pre>
<pre style="margin:0; padding:0 "> 249: </pre>
<pre style="margin:0; padding:0 "> 250:   // Dummy instruction insertion</pre>
<pre id="id251" style="background-color: #FFB6C1; margin:0; padding:0 "> 251:   if (DummyInstructions) begin : gen_dummy_instr</pre>
<pre id="id252" style="background-color: #FFB6C1; margin:0; padding:0 "> 252:     logic        insert_dummy_instr;</pre>
<pre id="id253" style="background-color: #FFB6C1; margin:0; padding:0 "> 253:     logic [31:0] dummy_instr_data;</pre>
<pre style="margin:0; padding:0 "> 254: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 255:     ibex_dummy_instr dummy_instr_i (</pre>
<pre id="id256" style="background-color: #FFB6C1; margin:0; padding:0 "> 256:       .clk_i                 ( clk_i                 ),</pre>
<pre id="id257" style="background-color: #FFB6C1; margin:0; padding:0 "> 257:       .rst_ni                ( rst_ni                ),</pre>
<pre id="id258" style="background-color: #FFB6C1; margin:0; padding:0 "> 258:       .dummy_instr_en_i      ( dummy_instr_en_i      ),</pre>
<pre id="id259" style="background-color: #FFB6C1; margin:0; padding:0 "> 259:       .dummy_instr_mask_i    ( dummy_instr_mask_i    ),</pre>
<pre id="id260" style="background-color: #FFB6C1; margin:0; padding:0 "> 260:       .dummy_instr_seed_en_i ( dummy_instr_seed_en_i ),</pre>
<pre id="id261" style="background-color: #FFB6C1; margin:0; padding:0 "> 261:       .dummy_instr_seed_i    ( dummy_instr_seed_i    ),</pre>
<pre id="id262" style="background-color: #FFB6C1; margin:0; padding:0 "> 262:       .fetch_valid_i         ( fetch_valid           ),</pre>
<pre id="id263" style="background-color: #FFB6C1; margin:0; padding:0 "> 263:       .id_in_ready_i         ( id_in_ready_i         ),</pre>
<pre id="id264" style="background-color: #FFB6C1; margin:0; padding:0 "> 264:       .insert_dummy_instr_o  ( insert_dummy_instr    ),</pre>
<pre id="id265" style="background-color: #FFB6C1; margin:0; padding:0 "> 265:       .dummy_instr_data_o    ( dummy_instr_data      )</pre>
<pre style="margin:0; padding:0 "> 266:     );</pre>
<pre style="margin:0; padding:0 "> 267: </pre>
<pre style="margin:0; padding:0 "> 268:     // Mux between actual instructions and dummy instructions</pre>
<pre id="id269" style="background-color: #FFB6C1; margin:0; padding:0 "> 269:     assign fetch_valid_out         = insert_dummy_instr | fetch_valid;</pre>
<pre id="id270" style="background-color: #FFB6C1; margin:0; padding:0 "> 270:     assign instr_out               = insert_dummy_instr ? dummy_instr_data : instr_decompressed;</pre>
<pre id="id271" style="background-color: #FFB6C1; margin:0; padding:0 "> 271:     assign instr_is_compressed_out = insert_dummy_instr ? 1'b0 : instr_is_compressed;</pre>
<pre id="id272" style="background-color: #FFB6C1; margin:0; padding:0 "> 272:     assign illegal_c_instr_out     = insert_dummy_instr ? 1'b0 : illegal_c_insn;</pre>
<pre id="id273" style="background-color: #FFB6C1; margin:0; padding:0 "> 273:     assign instr_err_out           = insert_dummy_instr ? 1'b0 : fetch_err;</pre>
<pre style="margin:0; padding:0 "> 274: </pre>
<pre style="margin:0; padding:0 "> 275:     // Stall the IF stage if we insert a dummy instruction. The dummy will execute between whatever</pre>
<pre style="margin:0; padding:0 "> 276:     // is currently in the ID stage and whatever is valid from the prefetch buffer this cycle. The</pre>
<pre style="margin:0; padding:0 "> 277:     // PC of the dummy instruction will match whatever is next from the prefetch buffer.</pre>
<pre id="id278" style="background-color: #FFB6C1; margin:0; padding:0 "> 278:     assign stall_dummy_instr = insert_dummy_instr;</pre>
<pre style="margin:0; padding:0 "> 279: </pre>
<pre style="margin:0; padding:0 "> 280:     // Register the dummy instruction indication into the ID stage</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 281:     always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 282:       if (!rst_ni) begin</pre>
<pre id="id283" style="background-color: #FFB6C1; margin:0; padding:0 "> 283:         dummy_instr_id_o <= 1'b0;</pre>
<pre id="id284" style="background-color: #FFB6C1; margin:0; padding:0 "> 284:       end else if (if_id_pipe_reg_we) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 285:         dummy_instr_id_o <= insert_dummy_instr;</pre>
<pre style="margin:0; padding:0 "> 286:       end</pre>
<pre style="margin:0; padding:0 "> 287:     end</pre>
<pre style="margin:0; padding:0 "> 288: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 289:   end else begin : gen_no_dummy_instr</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 290:     logic        unused_dummy_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 291:     logic [2:0]  unused_dummy_mask;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 292:     logic        unused_dummy_seed_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 293:     logic [31:0] unused_dummy_seed;</pre>
<pre style="margin:0; padding:0 "> 294: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 295:     assign unused_dummy_en         = dummy_instr_en_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 296:     assign unused_dummy_mask       = dummy_instr_mask_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 297:     assign unused_dummy_seed_en    = dummy_instr_seed_en_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 298:     assign unused_dummy_seed       = dummy_instr_seed_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 299:     assign fetch_valid_out         = fetch_valid;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 300:     assign instr_out               = instr_decompressed;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 301:     assign instr_is_compressed_out = instr_is_compressed;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 302:     assign illegal_c_instr_out     = illegal_c_insn;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 303:     assign instr_err_out           = fetch_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 304:     assign stall_dummy_instr       = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 305:     assign dummy_instr_id_o        = 1'b0;</pre>
<pre style="margin:0; padding:0 "> 306:   end</pre>
<pre style="margin:0; padding:0 "> 307: </pre>
<pre style="margin:0; padding:0 "> 308:   // The ID stage becomes valid as soon as any instruction is registered in the ID stage flops.</pre>
<pre style="margin:0; padding:0 "> 309:   // Note that the current instruction is squashed by the incoming pc_set_i signal.</pre>
<pre style="margin:0; padding:0 "> 310:   // Valid is held until it is explicitly cleared (due to an instruction completing or an exception)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 311:   assign instr_valid_id_d = (fetch_valid_out & id_in_ready_i & ~pc_set_i) |</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 312:                             (instr_valid_id_q & ~instr_valid_clear_i);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 313:   assign instr_new_id_d   = fetch_valid_out & id_in_ready_i;</pre>
<pre style="margin:0; padding:0 "> 314: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 315:   always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 316:     if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 317:       instr_valid_id_q <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 318:       instr_new_id_q   <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 319:     end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 320:       instr_valid_id_q <= instr_valid_id_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 321:       instr_new_id_q   <= instr_new_id_d;</pre>
<pre style="margin:0; padding:0 "> 322:     end</pre>
<pre style="margin:0; padding:0 "> 323:   end</pre>
<pre style="margin:0; padding:0 "> 324: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 325:   assign instr_valid_id_o = instr_valid_id_q;</pre>
<pre style="margin:0; padding:0 "> 326:   // Signal when a new instruction enters the ID stage (only used for RVFI signalling).</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 327:   assign instr_new_id_o   = instr_new_id_q;</pre>
<pre style="margin:0; padding:0 "> 328: </pre>
<pre style="margin:0; padding:0 "> 329:   // IF-ID pipeline registers, frozen when the ID stage is stalled</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 330:   assign if_id_pipe_reg_we = instr_new_id_d;</pre>
<pre style="margin:0; padding:0 "> 331: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 332:   always_ff @(posedge clk_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 333:     if (if_id_pipe_reg_we) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 334:       instr_rdata_id_o         <= instr_out;</pre>
<pre style="margin:0; padding:0 "> 335:       // To reduce fan-out and help timing from the instr_rdata_id flops they are replicated.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 336:       instr_rdata_alu_id_o     <= instr_out;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 337:       instr_fetch_err_o        <= instr_err_out;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 338:       instr_fetch_err_plus2_o  <= fetch_err_plus2;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 339:       instr_rdata_c_id_o       <= fetch_rdata[15:0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 340:       instr_is_compressed_id_o <= instr_is_compressed_out;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 341:       illegal_c_insn_id_o      <= illegal_c_instr_out;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 342:       pc_id_o                  <= pc_if_o;</pre>
<pre style="margin:0; padding:0 "> 343:     end</pre>
<pre style="margin:0; padding:0 "> 344:   end</pre>
<pre style="margin:0; padding:0 "> 345: </pre>
<pre style="margin:0; padding:0 "> 346:   ////////////////</pre>
<pre style="margin:0; padding:0 "> 347:   // Assertions //</pre>
<pre style="margin:0; padding:0 "> 348:   ////////////////</pre>
<pre style="margin:0; padding:0 "> 349: </pre>
<pre style="margin:0; padding:0 "> 350:   // Selectors must be known/valid.</pre>
<pre style="margin:0; padding:0 "> 351:   `ASSERT_KNOWN(IbexExcPcMuxKnown, exc_pc_mux_i)</pre>
<pre style="margin:0; padding:0 "> 352:   `ASSERT(IbexPcMuxValid, pc_mux_i inside {</pre>
<pre style="margin:0; padding:0 "> 353:       PC_BOOT,</pre>
<pre style="margin:0; padding:0 "> 354:       PC_JUMP,</pre>
<pre style="margin:0; padding:0 "> 355:       PC_EXC,</pre>
<pre style="margin:0; padding:0 "> 356:       PC_ERET,</pre>
<pre style="margin:0; padding:0 "> 357:       PC_DRET})</pre>
<pre style="margin:0; padding:0 "> 358: </pre>
<pre style="margin:0; padding:0 "> 359:   // Boot address must be aligned to 256 bytes.</pre>
<pre style="margin:0; padding:0 "> 360:   `ASSERT(IbexBootAddrUnaligned, boot_addr_i[7:0] == 8'h00)</pre>
<pre style="margin:0; padding:0 "> 361: </pre>
<pre style="margin:0; padding:0 "> 362:   // Errors must only be sent together with rvalid.</pre>
<pre style="margin:0; padding:0 "> 363:   `ASSERT(IbexInstrErrWithoutRvalid, instr_err_i |-> instr_rvalid_i)</pre>
<pre style="margin:0; padding:0 "> 364: </pre>
<pre style="margin:0; padding:0 "> 365:   // Address must not contain X when request is sent.</pre>
<pre style="margin:0; padding:0 "> 366:   `ASSERT(IbexInstrAddrUnknown, instr_req_o |-> !$isunknown(instr_addr_o))</pre>
<pre style="margin:0; padding:0 "> 367: </pre>
<pre style="margin:0; padding:0 "> 368:   // Address must be word aligned when request is sent.</pre>
<pre style="margin:0; padding:0 "> 369:   `ASSERT(IbexInstrAddrUnaligned, instr_req_o |-> (instr_addr_o[1:0] == 2'b00))</pre>
<pre style="margin:0; padding:0 "> 370: </pre>
<pre style="margin:0; padding:0 "> 371: endmodule</pre>
<pre style="margin:0; padding:0 "> 372: </pre>
</body>
</html>
