@W: MT530 :"c:\d3120005043_zjh\hdl\3120005043_seq.v":22:0:22:5|Found inferred clock zjh_74HC194|Clk which controls 4 sequential elements including Out[0:3]. This clock has no specified timing constraint which may adversely impact design performance. 
