// Seed: 2603576470
module module_0;
  logic id_1;
  ;
  logic id_2;
  ;
  assign module_2.id_7 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wand  id_0,
    input tri0  id_1,
    input uwire id_2,
    input wire  id_3,
    input tri   id_4
);
  wire id_6;
  final $signed(60);
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_13 = 32'd72,
    parameter id_3  = 32'd74
) (
    output supply0 id_0,
    output wand id_1,
    input wor id_2,
    input uwire _id_3,
    input tri id_4[id_3 : 1],
    output tri0 id_5,
    input supply1 id_6#(
        .id_18(-1),
        .id_19(1),
        .id_20(1 * 1)
    ),
    output wand id_7,
    input supply0 id_8,
    input supply0 id_9,
    input wor id_10[-1 : id_3],
    input uwire id_11,
    input uwire id_12,
    input supply1 _id_13,
    output logic id_14,
    input supply1 id_15,
    output wand id_16
);
  always begin : LABEL_0
    id_14 = (1);
  end
  initial id_20[id_13] <= 1;
  module_0 modCall_1 ();
endmodule
