Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 17 14:13:33 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file send_tx_btn_timing_summary_routed.rpt -pb send_tx_btn_timing_summary_routed.pb -rpx send_tx_btn_timing_summary_routed.rpx -warn_on_violation
| Design       : send_tx_btn
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_Debounce/U_1khz/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.290        0.000                      0                   64        0.145        0.000                      0                   64        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.290        0.000                      0                   64        0.145        0.000                      0                   64        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 U_Uart/U_BTG/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BTG/count_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.887ns (50.652%)  route 1.838ns (49.348%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.636     5.157    U_Uart/U_BTG/CLK
    SLICE_X3Y40          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_Uart/U_BTG/count_reg_reg[5]/Q
                         net (fo=2, routed)           0.839     6.416    U_Uart/U_BTG/count_reg[5]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.225 r  U_Uart/U_BTG/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.225    U_Uart/U_BTG/count_next0_carry__0_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.342 r  U_Uart/U_BTG/count_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.342    U_Uart/U_BTG/count_next0_carry__1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.561 r  U_Uart/U_BTG/count_next0_carry__2/O[0]
                         net (fo=1, routed)           0.999     8.560    U_Uart/U_BTG/count_next0_carry__2_n_7
    SLICE_X3Y42          LUT2 (Prop_lut2_I1_O)        0.323     8.883 r  U_Uart/U_BTG/count_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.883    U_Uart/U_BTG/count_next[13]
    SLICE_X3Y42          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.518    14.859    U_Uart/U_BTG/CLK
    SLICE_X3Y42          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[13]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y42          FDCE (Setup_fdce_C_D)        0.075    15.173    U_Uart/U_BTG/count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 U_Uart/U_BTG/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BTG/count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 1.770ns (49.448%)  route 1.810ns (50.552%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.636     5.157    U_Uart/U_BTG/CLK
    SLICE_X3Y40          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_Uart/U_BTG/count_reg_reg[5]/Q
                         net (fo=2, routed)           0.839     6.416    U_Uart/U_BTG/count_reg[5]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.225 r  U_Uart/U_BTG/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.225    U_Uart/U_BTG/count_next0_carry__0_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.444 r  U_Uart/U_BTG/count_next0_carry__1/O[0]
                         net (fo=1, routed)           0.970     8.414    U_Uart/U_BTG/count_next0_carry__1_n_7
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.323     8.737 r  U_Uart/U_BTG/count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.737    U_Uart/U_BTG/count_next[9]
    SLICE_X3Y41          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.518    14.859    U_Uart/U_BTG/CLK
    SLICE_X3Y41          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[9]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y41          FDCE (Setup_fdce_C_D)        0.075    15.173    U_Uart/U_BTG/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.517ns  (required time - arrival time)
  Source:                 U_btn_Debounce/U_1khz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_Debounce/U_1khz/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.899ns (55.201%)  route 1.541ns (44.799%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.635     5.156    U_btn_Debounce/U_1khz/counter_reg[16]_0
    SLICE_X4Y43          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_btn_Debounce/U_1khz/counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.344    U_btn_Debounce/U_1khz/counter[2]
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.018 r  U_btn_Debounce/U_1khz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    U_btn_Debounce/U_1khz/counter0_carry_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  U_btn_Debounce/U_1khz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.132    U_btn_Debounce/U_1khz/counter0_carry__0_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  U_btn_Debounce/U_1khz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.246    U_btn_Debounce/U_1khz/counter0_carry__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.485 r  U_btn_Debounce/U_1khz/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.809     8.294    U_btn_Debounce/U_1khz/data0[15]
    SLICE_X3Y46          LUT6 (Prop_lut6_I5_O)        0.302     8.596 r  U_btn_Debounce/U_1khz/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.596    U_btn_Debounce/U_1khz/counter_0[15]
    SLICE_X3Y46          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.519    14.860    U_btn_Debounce/U_1khz/counter_reg[16]_0
    SLICE_X3Y46          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[15]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y46          FDCE (Setup_fdce_C_D)        0.029    15.114    U_btn_Debounce/U_1khz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  6.517    

Slack (MET) :             6.599ns  (required time - arrival time)
  Source:                 U_btn_Debounce/U_1khz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_Debounce/U_1khz/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 1.995ns (59.179%)  route 1.376ns (40.821%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.635     5.156    U_btn_Debounce/U_1khz/counter_reg[16]_0
    SLICE_X4Y43          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_btn_Debounce/U_1khz/counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.344    U_btn_Debounce/U_1khz/counter[2]
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.018 r  U_btn_Debounce/U_1khz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    U_btn_Debounce/U_1khz/counter0_carry_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  U_btn_Debounce/U_1khz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.132    U_btn_Debounce/U_1khz/counter0_carry__0_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  U_btn_Debounce/U_1khz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.246    U_btn_Debounce/U_1khz/counter0_carry__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.580 r  U_btn_Debounce/U_1khz/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.644     8.224    U_btn_Debounce/U_1khz/data0[14]
    SLICE_X4Y46          LUT6 (Prop_lut6_I5_O)        0.303     8.527 r  U_btn_Debounce/U_1khz/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.527    U_btn_Debounce/U_1khz/counter_0[14]
    SLICE_X4Y46          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.517    14.858    U_btn_Debounce/U_1khz/counter_reg[16]_0
    SLICE_X4Y46          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[14]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y46          FDCE (Setup_fdce_C_D)        0.031    15.127    U_btn_Debounce/U_1khz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  6.599    

Slack (MET) :             6.640ns  (required time - arrival time)
  Source:                 U_Uart/U_BTG/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BTG/count_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 1.878ns (55.629%)  route 1.498ns (44.371%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.636     5.157    U_Uart/U_BTG/CLK
    SLICE_X3Y40          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_Uart/U_BTG/count_reg_reg[5]/Q
                         net (fo=2, routed)           0.839     6.416    U_Uart/U_BTG/count_reg[5]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.225 r  U_Uart/U_BTG/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.225    U_Uart/U_BTG/count_next0_carry__0_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.540 r  U_Uart/U_BTG/count_next0_carry__1/O[3]
                         net (fo=1, routed)           0.658     8.198    U_Uart/U_BTG/count_next0_carry__1_n_4
    SLICE_X3Y42          LUT2 (Prop_lut2_I1_O)        0.335     8.533 r  U_Uart/U_BTG/count_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.533    U_Uart/U_BTG/count_next[12]
    SLICE_X3Y42          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.518    14.859    U_Uart/U_BTG/CLK
    SLICE_X3Y42          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[12]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y42          FDCE (Setup_fdce_C_D)        0.075    15.173    U_Uart/U_BTG/count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  6.640    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 U_btn_Debounce/U_1khz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_Debounce/U_1khz/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 1.879ns (56.771%)  route 1.431ns (43.229%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.635     5.156    U_btn_Debounce/U_1khz/counter_reg[16]_0
    SLICE_X4Y43          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_btn_Debounce/U_1khz/counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.344    U_btn_Debounce/U_1khz/counter[2]
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.018 r  U_btn_Debounce/U_1khz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    U_btn_Debounce/U_1khz/counter0_carry_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  U_btn_Debounce/U_1khz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.132    U_btn_Debounce/U_1khz/counter0_carry__0_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  U_btn_Debounce/U_1khz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.246    U_btn_Debounce/U_1khz/counter0_carry__1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.468 r  U_btn_Debounce/U_1khz/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.699     8.167    U_btn_Debounce/U_1khz/data0[13]
    SLICE_X4Y46          LUT6 (Prop_lut6_I5_O)        0.299     8.466 r  U_btn_Debounce/U_1khz/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.466    U_btn_Debounce/U_1khz/counter_0[13]
    SLICE_X4Y46          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.517    14.858    U_btn_Debounce/U_1khz/counter_reg[16]_0
    SLICE_X4Y46          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[13]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y46          FDCE (Setup_fdce_C_D)        0.029    15.125    U_btn_Debounce/U_1khz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.714ns  (required time - arrival time)
  Source:                 U_btn_Debounce/U_1khz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_Debounce/U_1khz/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 1.863ns (57.198%)  route 1.394ns (42.802%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.635     5.156    U_btn_Debounce/U_1khz/counter_reg[16]_0
    SLICE_X4Y43          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_btn_Debounce/U_1khz/counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.344    U_btn_Debounce/U_1khz/counter[2]
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.018 r  U_btn_Debounce/U_1khz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    U_btn_Debounce/U_1khz/counter0_carry_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  U_btn_Debounce/U_1khz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.132    U_btn_Debounce/U_1khz/counter0_carry__0_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.445 r  U_btn_Debounce/U_1khz/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.662     8.107    U_btn_Debounce/U_1khz/data0[12]
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.306     8.413 r  U_btn_Debounce/U_1khz/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.413    U_btn_Debounce/U_1khz/counter_0[12]
    SLICE_X4Y45          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.517    14.858    U_btn_Debounce/U_1khz/counter_reg[16]_0
    SLICE_X4Y45          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[12]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.031    15.127    U_btn_Debounce/U_1khz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  6.714    

Slack (MET) :             6.759ns  (required time - arrival time)
  Source:                 U_btn_Debounce/U_1khz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_Debounce/U_1khz/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.671ns (52.037%)  route 1.540ns (47.963%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.635     5.156    U_btn_Debounce/U_1khz/counter_reg[16]_0
    SLICE_X4Y43          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_btn_Debounce/U_1khz/counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.344    U_btn_Debounce/U_1khz/counter[2]
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.018 r  U_btn_Debounce/U_1khz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    U_btn_Debounce/U_1khz/counter0_carry_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.257 r  U_btn_Debounce/U_1khz/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.808     8.065    U_btn_Debounce/U_1khz/data0[7]
    SLICE_X4Y44          LUT6 (Prop_lut6_I5_O)        0.302     8.367 r  U_btn_Debounce/U_1khz/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.367    U_btn_Debounce/U_1khz/counter_0[7]
    SLICE_X4Y44          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.517    14.858    U_btn_Debounce/U_1khz/counter_reg[16]_0
    SLICE_X4Y44          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[7]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y44          FDCE (Setup_fdce_C_D)        0.031    15.127    U_btn_Debounce/U_1khz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  6.759    

Slack (MET) :             6.793ns  (required time - arrival time)
  Source:                 U_btn_Debounce/U_1khz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_Debounce/U_1khz/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 1.881ns (59.229%)  route 1.295ns (40.771%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.635     5.156    U_btn_Debounce/U_1khz/counter_reg[16]_0
    SLICE_X4Y43          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_btn_Debounce/U_1khz/counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.344    U_btn_Debounce/U_1khz/counter[2]
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.018 r  U_btn_Debounce/U_1khz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    U_btn_Debounce/U_1khz/counter0_carry_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  U_btn_Debounce/U_1khz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.132    U_btn_Debounce/U_1khz/counter0_carry__0_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.466 r  U_btn_Debounce/U_1khz/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.563     8.029    U_btn_Debounce/U_1khz/data0[10]
    SLICE_X4Y44          LUT6 (Prop_lut6_I5_O)        0.303     8.332 r  U_btn_Debounce/U_1khz/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.332    U_btn_Debounce/U_1khz/counter_0[10]
    SLICE_X4Y44          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.517    14.858    U_btn_Debounce/U_1khz/counter_reg[16]_0
    SLICE_X4Y44          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[10]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y44          FDCE (Setup_fdce_C_D)        0.029    15.125    U_btn_Debounce/U_1khz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  6.793    

Slack (MET) :             6.807ns  (required time - arrival time)
  Source:                 U_btn_Debounce/U_1khz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_Debounce/U_1khz/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 1.765ns (55.784%)  route 1.399ns (44.216%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.635     5.156    U_btn_Debounce/U_1khz/counter_reg[16]_0
    SLICE_X4Y43          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_btn_Debounce/U_1khz/counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.344    U_btn_Debounce/U_1khz/counter[2]
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.018 r  U_btn_Debounce/U_1khz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    U_btn_Debounce/U_1khz/counter0_carry_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  U_btn_Debounce/U_1khz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.132    U_btn_Debounce/U_1khz/counter0_carry__0_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.354 r  U_btn_Debounce/U_1khz/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.667     8.021    U_btn_Debounce/U_1khz/data0[9]
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.299     8.320 r  U_btn_Debounce/U_1khz/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.320    U_btn_Debounce/U_1khz/counter_0[9]
    SLICE_X4Y45          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.517    14.858    U_btn_Debounce/U_1khz/counter_reg[16]_0
    SLICE_X4Y45          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[9]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.031    15.127    U_btn_Debounce/U_1khz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  6.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.594     1.477    U_Uart/U_Tx/CLK
    SLICE_X0Y40          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U_Uart/U_Tx/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.064     1.682    U_Uart/U_Tx/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.045     1.727 r  U_Uart/U_Tx/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.727    U_Uart/U_Tx/count_reg[2]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  U_Uart/U_Tx/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.865     1.992    U_Uart/U_Tx/CLK
    SLICE_X1Y40          FDCE                                         r  U_Uart/U_Tx/count_reg_reg[2]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y40          FDCE (Hold_fdce_C_D)         0.092     1.582    U_Uart/U_Tx/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.410%)  route 0.156ns (45.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.594     1.477    U_Uart/U_Tx/CLK
    SLICE_X1Y40          FDCE                                         r  U_Uart/U_Tx/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_Uart/U_Tx/count_reg_reg[0]/Q
                         net (fo=8, routed)           0.156     1.774    U_Uart/U_Tx/count_reg_reg_n_0_[0]
    SLICE_X0Y40          LUT6 (Prop_lut6_I3_O)        0.045     1.819 r  U_Uart/U_Tx/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.000     1.819    U_Uart/U_Tx/FSM_onehot_state[4]_i_2_n_0
    SLICE_X0Y40          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.865     1.992    U_Uart/U_Tx/CLK
    SLICE_X0Y40          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X0Y40          FDCE (Hold_fdce_C_D)         0.091     1.581    U_Uart/U_Tx/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U_Uart/U_BTG/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.212ns (57.478%)  route 0.157ns (42.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.594     1.477    U_Uart/U_BTG/CLK
    SLICE_X2Y41          FDCE                                         r  U_Uart/U_BTG/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  U_Uart/U_BTG/tick_reg_reg/Q
                         net (fo=8, routed)           0.157     1.798    U_Uart/U_Tx/tick
    SLICE_X1Y40          LUT5 (Prop_lut5_I1_O)        0.048     1.846 r  U_Uart/U_Tx/count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.846    U_Uart/U_Tx/count_reg[1]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  U_Uart/U_Tx/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.865     1.992    U_Uart/U_Tx/CLK
    SLICE_X1Y40          FDCE                                         r  U_Uart/U_Tx/count_reg_reg[1]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y40          FDCE (Hold_fdce_C_D)         0.107     1.600    U_Uart/U_Tx/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U_Uart/U_BTG/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.129%)  route 0.157ns (42.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.594     1.477    U_Uart/U_BTG/CLK
    SLICE_X2Y41          FDCE                                         r  U_Uart/U_BTG/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  U_Uart/U_BTG/tick_reg_reg/Q
                         net (fo=8, routed)           0.157     1.798    U_Uart/U_Tx/tick
    SLICE_X1Y40          LUT4 (Prop_lut4_I0_O)        0.045     1.843 r  U_Uart/U_Tx/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    U_Uart/U_Tx/count_reg[0]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  U_Uart/U_Tx/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.865     1.992    U_Uart/U_Tx/CLK
    SLICE_X1Y40          FDCE                                         r  U_Uart/U_Tx/count_reg_reg[0]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y40          FDCE (Hold_fdce_C_D)         0.091     1.584    U_Uart/U_Tx/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 data_curr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_curr_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.400%)  route 0.168ns (44.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X2Y39          FDPE                                         r  data_curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDPE (Prop_fdpe_C_Q)         0.164     1.640 r  data_curr_reg[0]/Q
                         net (fo=9, routed)           0.168     1.808    data_curr[0]
    SLICE_X1Y39          LUT6 (Prop_lut6_I4_O)        0.045     1.853 r  data_curr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.853    data_next[5]
    SLICE_X1Y39          FDPE                                         r  data_curr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y39          FDPE                                         r  data_curr_reg[5]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y39          FDPE (Hold_fdpe_C_D)         0.092     1.584    data_curr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U_btn_Debounce/U_1khz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_Debounce/U_1khz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.612%)  route 0.231ns (55.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.592     1.475    U_btn_Debounce/U_1khz/counter_reg[16]_0
    SLICE_X4Y42          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_btn_Debounce/U_1khz/counter_reg[0]/Q
                         net (fo=19, routed)          0.231     1.847    U_btn_Debounce/U_1khz/counter[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.045     1.892 r  U_btn_Debounce/U_1khz/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.892    U_btn_Debounce/U_1khz/counter_0[3]
    SLICE_X3Y43          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.866     1.993    U_btn_Debounce/U_1khz/counter_reg[16]_0
    SLICE_X3Y43          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[3]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.091     1.606    U_btn_Debounce/U_1khz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 U_Uart/U_BTG/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BTG/count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.592     1.475    U_Uart/U_BTG/CLK
    SLICE_X4Y40          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  U_Uart/U_BTG/count_reg_reg[0]/Q
                         net (fo=3, routed)           0.197     1.813    U_Uart/U_BTG/count_reg[0]
    SLICE_X4Y40          LUT1 (Prop_lut1_I0_O)        0.045     1.858 r  U_Uart/U_BTG/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    U_Uart/U_BTG/count_next[0]
    SLICE_X4Y40          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.863     1.990    U_Uart/U_BTG/CLK
    SLICE_X4Y40          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y40          FDCE (Hold_fdce_C_D)         0.091     1.566    U_Uart/U_BTG/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 data_curr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_curr_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.246ns (58.793%)  route 0.172ns (41.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X2Y39          FDPE                                         r  data_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDPE (Prop_fdpe_C_Q)         0.148     1.624 r  data_curr_reg[1]/Q
                         net (fo=8, routed)           0.172     1.797    data_curr[1]
    SLICE_X2Y39          LUT3 (Prop_lut3_I1_O)        0.098     1.895 r  data_curr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.895    data_next[2]
    SLICE_X2Y39          FDPE                                         r  data_curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X2Y39          FDPE                                         r  data_curr_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y39          FDPE (Hold_fdpe_C_D)         0.121     1.597    data_curr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.756%)  route 0.203ns (52.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.594     1.477    U_Uart/U_Tx/CLK
    SLICE_X0Y40          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_Uart/U_Tx/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.203     1.822    U_Uart/U_Tx/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.045     1.867 r  U_Uart/U_Tx/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.867    U_Uart/U_Tx/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y40          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.865     1.992    U_Uart/U_Tx/CLK
    SLICE_X0Y40          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y40          FDCE (Hold_fdce_C_D)         0.092     1.569    U_Uart/U_Tx/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 data_curr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_curr_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.199%)  route 0.186ns (42.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X2Y39          FDPE                                         r  data_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDPE (Prop_fdpe_C_Q)         0.148     1.624 r  data_curr_reg[1]/Q
                         net (fo=8, routed)           0.186     1.810    data_curr[1]
    SLICE_X2Y39          LUT3 (Prop_lut3_I2_O)        0.101     1.911 r  data_curr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.911    data_next[1]
    SLICE_X2Y39          FDPE                                         r  data_curr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X2Y39          FDPE                                         r  data_curr_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y39          FDPE (Hold_fdpe_C_D)         0.131     1.607    data_curr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y40    U_Uart/U_BTG/count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y42    U_Uart/U_BTG/count_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y42    U_Uart/U_BTG/count_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y42    U_Uart/U_BTG/count_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y42    U_Uart/U_BTG/count_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y40    U_Uart/U_BTG/count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y40    U_Uart/U_BTG/count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y40    U_Uart/U_BTG/count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y40    U_Uart/U_BTG/count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y40    U_Uart/U_BTG/count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    U_Uart/U_BTG/count_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    U_Uart/U_BTG/count_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    U_Uart/U_BTG/count_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    U_Uart/U_BTG/count_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y40    U_Uart/U_BTG/count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    U_Uart/U_BTG/count_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    U_Uart/U_BTG/count_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    U_Uart/U_BTG/count_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    U_Uart/U_BTG/count_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46    U_btn_Debounce/U_1khz/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    U_btn_Debounce/U_1khz/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44    U_btn_Debounce/U_1khz/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44    U_btn_Debounce/U_1khz/counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y40    U_Uart/U_BTG/count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    U_Uart/U_BTG/count_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    U_Uart/U_BTG/count_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    U_Uart/U_BTG/count_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    U_Uart/U_BTG/count_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y40    U_Uart/U_BTG/count_reg_reg[1]/C



