<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CSSELR_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">CSSELR_EL1, Cache Size Selection Register</h1><p>The CSSELR_EL1 characteristics are:</p><h2>Purpose</h2>
          <p>Selects the current Cache Size ID Register, <a href="AArch64-ccsidr_el1.html">CCSIDR_EL1</a>, by specifying the required cache level and the cache type (either instruction or data cache).</p>
        <p>This 
        register
       is part of the Identification registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1 (NS)</th><th>EL1 (S)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>RW</td><td>RW</td><td>RW</td><td>RW</td><td>RW</td></tr></table>
          <p>If CSSELR_EL1.Level is programmed to a cache level that is not implemented, then a read of CSSELR_EL1 is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, and returns <span class="arm-defined-word">UNKNOWN</span> values for CSSELR_EL1.{Level, InD}.</p>
        <h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules:</p>
          <p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TID2==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p>
        <h2>Configuration</h2><p>AArch64 System register CSSELR_EL1
                is architecturally mapped to
              AArch32 System register <a href="AArch32-csselr.html">CSSELR</a>.
          </p><p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>CSSELR_EL1 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The CSSELR_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3"><a href="#Level">Level</a></td><td class="lr" colspan="1"><a href="#InD">InD</a></td></tr></tbody></table><h4 id="0">
                Bits [31:4]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="Level">Level, bits [3:1]
                  </h4>
              <p>Cache level of required cache. Permitted values are:</p>
            <table class="valuetable"><tr><th>Level</th><th>Meaning</th></tr><tr><td class="bitfield">000</td><td>
                  <p>Level 1 cache</p>
                </td></tr><tr><td class="bitfield">001</td><td>
                  <p>Level 2 cache</p>
                </td></tr><tr><td class="bitfield">010</td><td>
                  <p>Level 3 cache</p>
                </td></tr><tr><td class="bitfield">011</td><td>
                  <p>Level 4 cache</p>
                </td></tr><tr><td class="bitfield">100</td><td>
                  <p>Level 5 cache</p>
                </td></tr><tr><td class="bitfield">101</td><td>
                  <p>Level 6 cache</p>
                </td></tr><tr><td class="bitfield">110</td><td>
                  <p>Level 7 cache</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>If CSSELR_EL1.Level is programmed to a cache level that is not implemented, then the value for this field on a read of CSSELR is <span class="arm-defined-word">UNKNOWN</span>.</p>
            <h4 id="InD">InD, bit [0]
              </h4>
              <p>Instruction not Data bit. Permitted values are:</p>
            <table class="valuetable"><tr><th>InD</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Data or unified cache.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Instruction cache.</p>
                </td></tr></table>
              <p>If CSSELR_EL1.Level is programmed to a cache level that is not implemented, then the value for this field on a read of CSSELR is <span class="arm-defined-word">UNKNOWN</span>.</p>
            <h2>Accessing the CSSELR_EL1</h2><p>To access the CSSELR_EL1:</p><p class="asm-code">MRS &lt;Xt&gt;, CSSELR_EL1 ; Read CSSELR_EL1 into Xt</p><p class="asm-code">MSR CSSELR_EL1, &lt;Xt&gt; ; Write Xt to CSSELR_EL1</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>11</td><td>010</td><td>0000</td><td>0000</td><td>000</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
