
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 2842.57

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
  36.48 source latency stage_imm.internal_data[5]$_DFFE_PP0P_/CLK ^
 -35.07 target latency stage_imm.internal_data[5]$_DFFE_PP0P_/CLK ^
  -1.28 CRPR
--------------
   0.12 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vs2.internal_data[5]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.12    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.03    0.01 1000.01 v input30/A (BUFx6f_ASAP7_75t_R)
     1    8.76   11.09   12.96 1012.97 v input30/Y (BUFx6f_ASAP7_75t_R)
                                         net30 (net)
                 11.09    0.14 1013.11 v _282_/A (CKINVDCx20_ASAP7_75t_R)
    44   45.94   23.76   12.81 1025.92 ^ _282_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _044_ (net)
                 23.77    0.37 1026.29 ^ stage_vs2.internal_data[5]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1026.29   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    3.36    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.92    0.29    0.29 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   11.29   10.35   16.27   16.56 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 10.36    0.16   16.72 ^ clkbuf_2_3__f_clk/A (BUFx24_ASAP7_75t_R)
    15    9.32    9.58   18.88   35.60 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_3__leaf_clk (net)
                  9.60    0.23   35.83 ^ stage_vs2.internal_data[5]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00   35.83   clock reconvergence pessimism
                         17.48   53.31   library removal time
                                 53.31   data required time
-----------------------------------------------------------------------------
                                 53.31   data required time
                               -1026.29   data arrival time
-----------------------------------------------------------------------------
                                972.98   slack (MET)


Startpoint: stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    2.76    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.74    0.23    0.23 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4    8.88    9.37   15.78   16.01 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  9.38    0.12   16.14 ^ clkbuf_2_3__f_clk/A (BUFx24_ASAP7_75t_R)
    15    7.52    8.88   18.25   34.39 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_3__leaf_clk (net)
                  8.88    0.14   34.53 ^ stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     2    1.71   20.12   42.74   77.27 ^ stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _025_ (net)
                 20.12    0.04   77.32 ^ _436_/A1 (OAI21x1_ASAP7_75t_R)
     1    0.59    6.18    7.23   84.55 v _436_/Y (OAI21x1_ASAP7_75t_R)
                                         _063_ (net)
                  6.18    0.00   84.55 v stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                 84.55   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    3.36    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.92    0.29    0.29 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   11.29   10.35   16.27   16.56 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 10.36    0.16   16.72 ^ clkbuf_2_3__f_clk/A (BUFx24_ASAP7_75t_R)
    15    9.32    9.58   18.88   35.60 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_3__leaf_clk (net)
                  9.60    0.18   35.78 ^ stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         -1.21   34.57   clock reconvergence pessimism
                         11.68   46.25   library hold time
                                 46.25   data required time
-----------------------------------------------------------------------------
                                 46.25   data required time
                                -84.55   data arrival time
-----------------------------------------------------------------------------
                                 38.30   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_is_xor.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.40    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.04    0.01 1000.01 v input30/A (BUFx6f_ASAP7_75t_R)
     1   13.31   15.03   14.99 1015.01 v input30/Y (BUFx6f_ASAP7_75t_R)
                                         net30 (net)
                 15.03    0.21 1015.21 v _282_/A (CKINVDCx20_ASAP7_75t_R)
    44   57.09   29.45   15.60 1030.82 ^ _282_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _044_ (net)
                 34.26    6.25 1037.07 ^ stage_is_xor.internal_data[1]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1037.07   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock source latency
     1    2.76    0.00    0.00 5000.00 ^ clk (in)
                                         clk (net)
                  0.74    0.23 5000.23 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4    8.88    9.37   15.78 5016.01 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  9.42    0.33 5016.34 ^ clkbuf_2_0__f_clk/A (BUFx24_ASAP7_75t_R)
     9    6.81    8.62   18.11 5034.45 ^ clkbuf_2_0__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_0__leaf_clk (net)
                  8.67    0.46 5034.91 ^ stage_is_xor.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 5034.91   clock reconvergence pessimism
                          3.02 5037.93   library recovery time
                               5037.93   data required time
-----------------------------------------------------------------------------
                               5037.93   data required time
                               -1037.07   data arrival time
-----------------------------------------------------------------------------
                               4000.86   slack (MET)


Startpoint: instruction_id[1] (input port clocked by clk)
Endpoint: int_rf_wr_en_id (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 ^ input external delay
     1    0.72    0.00    0.00 1000.00 ^ instruction_id[1] (in)
                                         instruction_id[1] (net)
                  0.04    0.01 1000.01 ^ input11/A (BUFx2_ASAP7_75t_R)
     1    1.11    6.51   10.77 1010.78 ^ input11/Y (BUFx2_ASAP7_75t_R)
                                         net11 (net)
                  6.51    0.01 1010.79 ^ _268_/A (NAND2x1_ASAP7_75t_R)
     1    0.60    6.41    6.45 1017.24 v _268_/Y (NAND2x1_ASAP7_75t_R)
                                         _096_ (net)
                  6.41    0.01 1017.25 v _269_/E (OR5x2_ASAP7_75t_R)
    11   10.36   45.76   65.24 1082.49 v _269_/Y (OR5x2_ASAP7_75t_R)
                                         _097_ (net)
                 45.77    0.77 1083.26 v _275_/A (OR2x2_ASAP7_75t_R)
     2    1.27    9.39   28.19 1111.45 v _275_/Y (OR2x2_ASAP7_75t_R)
                                         _103_ (net)
                  9.39    0.01 1111.46 v _280_/B (OR3x1_ASAP7_75t_R)
     2    1.53   14.30   26.93 1138.39 v _280_/Y (OR3x1_ASAP7_75t_R)
                                         _108_ (net)
                 14.30    0.04 1138.42 v _281_/A (INVx1_ASAP7_75t_R)
     1    0.65    8.14    7.27 1145.69 ^ _281_/Y (INVx1_ASAP7_75t_R)
                                         net37 (net)
                  8.14    0.01 1145.70 ^ output37/A (BUFx2_ASAP7_75t_R)
     1    0.15    3.98   11.73 1157.43 ^ output37/Y (BUFx2_ASAP7_75t_R)
                                         int_rf_wr_en_id (net)
                  3.98    0.00 1157.43 ^ int_rf_wr_en_id (out)
                               1157.43   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (propagated)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1157.43   data arrival time
-----------------------------------------------------------------------------
                               2842.57   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_is_xor.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.40    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.04    0.01 1000.01 v input30/A (BUFx6f_ASAP7_75t_R)
     1   13.31   15.03   14.99 1015.01 v input30/Y (BUFx6f_ASAP7_75t_R)
                                         net30 (net)
                 15.03    0.21 1015.21 v _282_/A (CKINVDCx20_ASAP7_75t_R)
    44   57.09   29.45   15.60 1030.82 ^ _282_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _044_ (net)
                 34.26    6.25 1037.07 ^ stage_is_xor.internal_data[1]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1037.07   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock source latency
     1    2.76    0.00    0.00 5000.00 ^ clk (in)
                                         clk (net)
                  0.74    0.23 5000.23 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4    8.88    9.37   15.78 5016.01 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  9.42    0.33 5016.34 ^ clkbuf_2_0__f_clk/A (BUFx24_ASAP7_75t_R)
     9    6.81    8.62   18.11 5034.45 ^ clkbuf_2_0__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_0__leaf_clk (net)
                  8.67    0.46 5034.91 ^ stage_is_xor.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 5034.91   clock reconvergence pessimism
                          3.02 5037.93   library recovery time
                               5037.93   data required time
-----------------------------------------------------------------------------
                               5037.93   data required time
                               -1037.07   data arrival time
-----------------------------------------------------------------------------
                               4000.86   slack (MET)


Startpoint: instruction_id[1] (input port clocked by clk)
Endpoint: int_rf_wr_en_id (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 ^ input external delay
     1    0.72    0.00    0.00 1000.00 ^ instruction_id[1] (in)
                                         instruction_id[1] (net)
                  0.04    0.01 1000.01 ^ input11/A (BUFx2_ASAP7_75t_R)
     1    1.11    6.51   10.77 1010.78 ^ input11/Y (BUFx2_ASAP7_75t_R)
                                         net11 (net)
                  6.51    0.01 1010.79 ^ _268_/A (NAND2x1_ASAP7_75t_R)
     1    0.60    6.41    6.45 1017.24 v _268_/Y (NAND2x1_ASAP7_75t_R)
                                         _096_ (net)
                  6.41    0.01 1017.25 v _269_/E (OR5x2_ASAP7_75t_R)
    11   10.36   45.76   65.24 1082.49 v _269_/Y (OR5x2_ASAP7_75t_R)
                                         _097_ (net)
                 45.77    0.77 1083.26 v _275_/A (OR2x2_ASAP7_75t_R)
     2    1.27    9.39   28.19 1111.45 v _275_/Y (OR2x2_ASAP7_75t_R)
                                         _103_ (net)
                  9.39    0.01 1111.46 v _280_/B (OR3x1_ASAP7_75t_R)
     2    1.53   14.30   26.93 1138.39 v _280_/Y (OR3x1_ASAP7_75t_R)
                                         _108_ (net)
                 14.30    0.04 1138.42 v _281_/A (INVx1_ASAP7_75t_R)
     1    0.65    8.14    7.27 1145.69 ^ _281_/Y (INVx1_ASAP7_75t_R)
                                         net37 (net)
                  8.14    0.01 1145.70 ^ output37/A (BUFx2_ASAP7_75t_R)
     1    0.15    3.98   11.73 1157.43 ^ output37/Y (BUFx2_ASAP7_75t_R)
                                         int_rf_wr_en_id (net)
                  3.98    0.00 1157.43 ^ int_rf_wr_en_id (out)
                               1157.43   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (propagated)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1157.43   data arrival time
-----------------------------------------------------------------------------
                               2842.57   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
187.88316345214844

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5871

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
21.40767478942871

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9292

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: stage_is_or.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_is_or.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  16.56   16.56 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  18.96   35.52 ^ clkbuf_2_2__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.49   36.00 ^ stage_is_or.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  80.36  116.36 v stage_is_or.internal_data[1]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
  18.15  134.51 ^ _445_/Y (OAI22x1_ASAP7_75t_R)
  14.82  149.33 ^ _446_/Y (AO21x1_ASAP7_75t_R)
   0.01  149.34 ^ stage_is_or.internal_data[1]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
         149.34   data arrival time

5000.00 5000.00   clock clk (rise edge)
   0.00 5000.00   clock source latency
   0.00 5000.00 ^ clk (in)
  16.01 5016.01 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  18.30 5034.31 ^ clkbuf_2_2__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.40 5034.71 ^ stage_is_or.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
   1.20 5035.91   clock reconvergence pessimism
 -12.46 5023.45   library setup time
        5023.45   data required time
---------------------------------------------------------
        5023.45   data required time
        -149.34   data arrival time
---------------------------------------------------------
        4874.10   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  16.01   16.01 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  18.37   34.39 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.14   34.53 ^ stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  42.74   77.27 ^ stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
   7.27   84.55 v _436_/Y (OAI21x1_ASAP7_75t_R)
   0.00   84.55 v stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
          84.55   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  16.56   16.56 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  19.04   35.60 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.18   35.78 ^ stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  -1.21   34.57   clock reconvergence pessimism
  11.68   46.25   library hold time
          46.25   data required time
---------------------------------------------------------
          46.25   data required time
         -84.55   data arrival time
---------------------------------------------------------
          38.30   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
34.9090

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
35.8328

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1157.4304

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2842.5696

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
245.593135

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.00e-06   8.01e-08   4.25e-09   8.08e-06  24.6%
Combinational          2.56e-06   2.84e-06   3.33e-08   5.43e-06  16.5%
Clock                  1.37e-05   5.65e-06   2.48e-09   1.94e-05  58.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.43e-05   8.56e-06   4.01e-08   3.29e-05 100.0%
                          73.8%      26.0%       0.1%
