
---------- Begin Simulation Statistics ----------
final_tick                               596267573500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64038                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702456                       # Number of bytes of host memory used
host_op_rate                                    64251                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9565.30                       # Real time elapsed on the host
host_tick_rate                               62336524                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612544328                       # Number of instructions simulated
sim_ops                                     614581892                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.596268                       # Number of seconds simulated
sim_ticks                                596267573500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.563026                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78431896                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90606694                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7124458                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        123064350                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11220674                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11380878                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          160204                       # Number of indirect misses.
system.cpu0.branchPred.lookups              157934018                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061824                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018170                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4983427                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143205445                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16509634                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058426                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       45989777                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580282719                       # Number of instructions committed
system.cpu0.commit.committedOps             581302197                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1050771477                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.553215                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.306197                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    761723898     72.49%     72.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    177476448     16.89%     89.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     41944978      3.99%     93.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36112776      3.44%     96.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10260416      0.98%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3150146      0.30%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2424268      0.23%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1168913      0.11%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16509634      1.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1050771477                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887209                       # Number of function calls committed.
system.cpu0.commit.int_insts                561278989                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179949724                       # Number of loads committed
system.cpu0.commit.membars                    2037576                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037582      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322231718     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137061      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017775      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180967886     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70910125     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581302197                       # Class of committed instruction
system.cpu0.commit.refs                     251878039                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580282719                       # Number of Instructions Simulated
system.cpu0.committedOps                    581302197                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.031687                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.031687                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            197882716                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2150428                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77561583                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             643177325                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               410432795                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                443251136                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4989206                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7245203                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3310187                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  157934018                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 98986620                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    642866493                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1965454                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     656273283                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14260482                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133961                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         409869118                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89652570                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.556658                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1059866040                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.620166                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.900778                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               594499366     56.09%     56.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               345927657     32.64%     88.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68964340      6.51%     95.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                37959088      3.58%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8163784      0.77%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2271226      0.21%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   38756      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1018780      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1023043      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1059866040                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      119086869                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5091666                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               149491171                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.526689                       # Inst execution rate
system.cpu0.iew.exec_refs                   276127274                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  76885360                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              158946891                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            199608848                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021616                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3398958                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77582490                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          627267981                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            199241914                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3747684                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            620941380                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                771612                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5344477                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4989206                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7345288                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        89931                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11211932                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        11498                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6129                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2914125                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19659124                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5654164                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6129                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       877948                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4213718                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                271377174                       # num instructions consuming a value
system.cpu0.iew.wb_count                    614118692                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.834747                       # average fanout of values written-back
system.cpu0.iew.wb_producers                226531324                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.520902                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     614188041                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               757115144                       # number of integer regfile reads
system.cpu0.int_regfile_writes              392388666                       # number of integer regfile writes
system.cpu0.ipc                              0.492202                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.492202                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038423      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            339617357     54.37%     54.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4212800      0.67%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018309      0.16%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           201733565     32.29%     87.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           76068560     12.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             624689065                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1601692                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002564                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 501989     31.34%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     31.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                943817     58.93%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               155884      9.73%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             624252281                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2310943097                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    614118642                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        673238826                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 624208600                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                624689065                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059381                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45965699                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            97340                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           955                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13391666                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1059866040                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.589404                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.843811                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          613444883     57.88%     57.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          316659058     29.88%     87.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           95183707      8.98%     96.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           25979660      2.45%     99.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5556081      0.52%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1410906      0.13%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1080996      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             447209      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             103540      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1059866040                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.529868                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10449337                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          789968                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           199608848                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77582490                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    870                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1178952909                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13582412                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              174363875                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370571093                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6947377                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               416535834                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8246598                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                18559                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            778423137                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             637317835                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          409267204                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                439711712                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8678362                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4989206                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             24117401                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                38696044                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       778423093                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        148012                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2830                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15367531                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2830                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1661543014                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1263691633                       # The number of ROB writes
system.cpu0.timesIdled                       15121435                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  837                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            71.888949                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4596092                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6393322                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           823693                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7864723                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            224535                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         381479                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          156944                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8832753                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3226                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017924                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           488439                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095163                       # Number of branches committed
system.cpu1.commit.bw_lim_events               784568                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054394                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3835448                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32261609                       # Number of instructions committed
system.cpu1.commit.committedOps              33279695                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    204556456                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.162692                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.800656                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    190765256     93.26%     93.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6959020      3.40%     96.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2261371      1.11%     97.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2005777      0.98%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       513170      0.25%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       212059      0.10%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       995562      0.49%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        59673      0.03%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       784568      0.38%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    204556456                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320744                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31046439                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248336                       # Number of loads committed
system.cpu1.commit.membars                    2035958                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035958      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19081644     57.34%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266260     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895695      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33279695                       # Class of committed instruction
system.cpu1.commit.refs                      12161967                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32261609                       # Number of Instructions Simulated
system.cpu1.committedOps                     33279695                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.373698                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.373698                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            184722181                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               338898                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4375419                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39711340                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5315958                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12575127                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                488624                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               589710                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2313801                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8832753                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5208648                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    198723722                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                77504                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40839015                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1647756                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.042955                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5868090                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4820627                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.198608                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         205415691                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.203770                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.634020                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               180149093     87.70%     87.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14862006      7.24%     94.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5854961      2.85%     97.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3117072      1.52%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1232156      0.60%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  197211      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2921      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       5      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     266      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           205415691                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         210053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              515870                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7688222                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.174911                       # Inst execution rate
system.cpu1.iew.exec_refs                    12932691                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2945571                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              159581638                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10078432                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018667                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           701795                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2977082                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37108025                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9987120                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           372438                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35966266                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                958469                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2525412                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                488624                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4619219                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        21236                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          165001                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4792                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          169                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          474                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       830096                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        63451                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           169                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92395                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        423475                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20936966                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35723822                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.867913                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18171474                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.173732                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35733581                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44298242                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24275281                       # number of integer regfile writes
system.cpu1.ipc                              0.156895                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.156895                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036049      5.60%      5.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21273403     58.54%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11095078     30.53%     94.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1934031      5.32%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36338704                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1102667                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030344                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 199757     18.12%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                811450     73.59%     91.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                91458      8.29%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35405308                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         279268054                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35723810                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40936453                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34053209                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36338704                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054816                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3828329                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            72314                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           422                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1459777                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    205415691                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.176903                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.628861                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          183116690     89.14%     89.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14803541      7.21%     96.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4127438      2.01%     98.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1338532      0.65%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1433806      0.70%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             212097      0.10%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             253004      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              93706      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              36877      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      205415691                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.176723                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6170258                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          532267                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10078432                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2977082                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     91                       # number of misc regfile reads
system.cpu1.numCycles                       205625744                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   986891749                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              171745578                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22411925                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6553177                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6452229                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2127690                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                14372                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47791849                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38775967                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26703104                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13325892                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4668320                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                488624                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13382048                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4291179                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47791837                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21320                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               583                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13345312                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           583                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   240886849                       # The number of ROB reads
system.cpu1.rob.rob_writes                   75091214                       # The number of ROB writes
system.cpu1.timesIdled                           2113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6564060                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3690641                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10780479                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              80177                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1904534                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7594923                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15162308                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        65216                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        35458                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32846214                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2430848                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65667589                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2466306                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 596267573500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6232835                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1591799                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5975451                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              333                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            260                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1361147                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1361140                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6232835                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           482                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     22756282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22756282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    587889536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               587889536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              528                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7595057                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7595057    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7595057                       # Request fanout histogram
system.membus.respLayer1.occupancy        39032971175                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23030822942                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   596267573500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 596267573500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 596267573500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 596267573500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 596267573500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   596267573500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 596267573500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 596267573500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 596267573500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 596267573500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       848901250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1284490093.953572                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       347000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3597370000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   589476363500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6791210000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 596267573500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     81109532                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        81109532                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     81109532                       # number of overall hits
system.cpu0.icache.overall_hits::total       81109532                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17877087                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17877087                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17877087                       # number of overall misses
system.cpu0.icache.overall_misses::total     17877087                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 249842510998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 249842510998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 249842510998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 249842510998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     98986619                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     98986619                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     98986619                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     98986619                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.180601                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.180601                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.180601                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.180601                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13975.571691                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13975.571691                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13975.571691                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13975.571691                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3311                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.734375                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16866887                       # number of writebacks
system.cpu0.icache.writebacks::total         16866887                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1010167                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1010167                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1010167                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1010167                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16866920                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16866920                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16866920                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16866920                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 220772466999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 220772466999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 220772466999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 220772466999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.170396                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.170396                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.170396                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.170396                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13089.080105                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13089.080105                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13089.080105                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13089.080105                       # average overall mshr miss latency
system.cpu0.icache.replacements              16866887                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     81109532                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       81109532                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17877087                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17877087                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 249842510998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 249842510998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     98986619                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     98986619                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.180601                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.180601                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13975.571691                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13975.571691                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1010167                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1010167                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16866920                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16866920                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 220772466999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 220772466999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.170396                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.170396                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13089.080105                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13089.080105                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 596267573500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999920                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           97976227                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16866887                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.808791                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999920                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        214840157                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       214840157                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 596267573500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    234842465                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       234842465                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    234842465                       # number of overall hits
system.cpu0.dcache.overall_hits::total      234842465                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20778314                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20778314                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20778314                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20778314                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 628034898479                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 628034898479                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 628034898479                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 628034898479                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    255620779                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    255620779                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    255620779                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    255620779                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.081286                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081286                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.081286                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081286                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30225.498492                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30225.498492                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30225.498492                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30225.498492                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5548271                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       305448                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           102894                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2940                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.922201                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   103.893878                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14917561                       # number of writebacks
system.cpu0.dcache.writebacks::total         14917561                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6253909                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6253909                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6253909                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6253909                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14524405                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14524405                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14524405                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14524405                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 274475224078                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 274475224078                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 274475224078                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 274475224078                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056820                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056820                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056820                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056820                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18897.519319                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18897.519319                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18897.519319                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18897.519319                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14917561                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    167757003                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167757003                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     16955468                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     16955468                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 419096514000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 419096514000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184712471                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184712471                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.091794                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.091794                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24717.484295                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24717.484295                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3794055                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3794055                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13161413                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13161413                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 210398937000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 210398937000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071254                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071254                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15986.044735                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15986.044735                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67085462                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67085462                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3822846                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3822846                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 208938384479                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 208938384479                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70908308                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70908308                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.053913                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.053913                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 54655.192618                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54655.192618                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2459854                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2459854                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1362992                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1362992                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  64076287078                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  64076287078                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.019222                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019222                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 47011.491687                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47011.491687                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1115                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1115                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          762                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          762                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     36557000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     36557000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1877                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1877                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.405967                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.405967                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 47975.065617                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 47975.065617                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          747                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          747                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1165000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1165000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007991                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007991                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 77666.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77666.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       991000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       991000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.091998                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.091998                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5863.905325                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5863.905325                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       823000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       823000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.091998                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.091998                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4869.822485                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4869.822485                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612452                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612452                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405718                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405718                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  30873935500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  30873935500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018170                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018170                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398478                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398478                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 76097.031682                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 76097.031682                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405718                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405718                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30468217500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30468217500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398478                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398478                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 75097.031682                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 75097.031682                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 596267573500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.962224                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250387996                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14929881                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.770930                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.962224                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998819                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998819                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        528215239                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       528215239                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 596267573500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16661251                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13653426                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 699                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              154585                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30469961                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16661251                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13653426                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                699                       # number of overall hits
system.l2.overall_hits::.cpu1.data             154585                       # number of overall hits
system.l2.overall_hits::total                30469961                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            205669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1262503                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1799                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            877037                       # number of demand (read+write) misses
system.l2.demand_misses::total                2347008                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           205669                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1262503                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1799                       # number of overall misses
system.l2.overall_misses::.cpu1.data           877037                       # number of overall misses
system.l2.overall_misses::total               2347008                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  16079156998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 131734542331                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    160679999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  94319551700                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     242293931028                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  16079156998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 131734542331                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    160679999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  94319551700                       # number of overall miss cycles
system.l2.overall_miss_latency::total    242293931028                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16866920                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14915929                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2498                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1031622                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32816969                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16866920                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14915929                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2498                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1031622                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32816969                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.012194                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.084641                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.720176                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.850153                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071518                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.012194                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.084641                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.720176                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.850153                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071518                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 78179.779150                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104343.943999                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89316.286270                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107543.412308                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103235.238665                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 78179.779150                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104343.943999                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89316.286270                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107543.412308                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103235.238665                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             430133                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     15008                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.660248                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5180996                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1591801                       # number of writebacks
system.l2.writebacks::total                   1591801                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         117143                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          51699                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              168940                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        117143                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         51699                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             168940                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       205606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1145360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1764                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       825338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2178068                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       205606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1145360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1764                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       825338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5473721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7651789                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  14019589999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 111217274153                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    141521500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  81371903876                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 206750289528                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  14019589999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 111217274153                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    141521500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  81371903876                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 495811590267                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 702561879795                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.012190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.076788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.706165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.800039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.066370                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.012190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.076788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.706165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.800039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.233166                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 68186.677427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97102.460495                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80227.607710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98592.217826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94923.707399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 68186.677427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97102.460495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80227.607710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98592.217826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90580.354802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91816.682320                       # average overall mshr miss latency
system.l2.replacements                        9965083                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2695850                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2695850                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2695850                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2695850                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30058908                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30058908                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30058908                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30058908                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5473721                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5473721                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 495811590267                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 495811590267                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90580.354802                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90580.354802                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   17                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 57                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       149000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       149000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.849057                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.571429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.770270                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3311.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2614.035088                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            57                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       902500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       230000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1132500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.849057                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.571429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.770270                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20055.555556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19868.421053                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       117500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       117500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.923077                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 10681.818182                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  9791.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       219500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       239000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19954.545455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19916.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           964692                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            80632                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1045324                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         790287                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         654443                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1444730                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  80530709720                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  67225339728                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  147756049448                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1754979                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       735075                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2490054                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.450311                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.890308                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.580200                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101900.587660                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102721.458902                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102272.431145                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        58182                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        26778                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            84960                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       732105                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       627665                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1359770                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  68091368332                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  58179331792                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 126270700124                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.417159                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.853879                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.546081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93007.653727                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92691.693486                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92861.807603                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16661251                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           699                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16661950                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       205669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1799                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           207468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  16079156998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    160679999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  16239836997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16866920                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2498                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16869418                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.012194                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.720176                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012298                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 78179.779150                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89316.286270                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78276.346217                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            98                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       205606                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1764                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       207370                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  14019589999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    141521500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  14161111499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.012190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.706165                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012293                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 68186.677427                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80227.607710                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68289.104012                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12688734                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        73953                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12762687                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       472216                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       222594                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          694810                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  51203832611                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  27094211972                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  78298044583                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13160950                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       296547                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13457497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.035880                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.750620                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.051630                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108433.074294                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121720.315786                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112689.864255                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        58961                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        24921                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        83882                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       413255                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       197673                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       610928                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  43125905821                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  23192572084                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  66318477905                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.031400                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.666582                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.045397                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 104356.646189                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 117327.971367                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108553.672290                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           41                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           11                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                52                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          579                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           55                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             634                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     10276989                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1473992                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11750981                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          620                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           66                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           686                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.933871                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.833333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.924198                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17749.549223                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 26799.854545                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18534.670347                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          140                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          153                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          439                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           42                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          481                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8773970                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       856495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9630465                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.708065                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.636364                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.701166                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19986.264237                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20392.738095                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20021.756757                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 596267573500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 596267573500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999893                       # Cycle average of tags in use
system.l2.tags.total_refs                    70818625                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9965287                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.106531                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.124986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.050198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.942587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.338672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.539170                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.455078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.139728                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.367800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 534545367                       # Number of tag accesses
system.l2.tags.data_accesses                534545367                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 596267573500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      13158784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      73402176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        112896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      52849088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    346491456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          486014400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     13158784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       112896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13271680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101875136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101875136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         205606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1146909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         825767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5413929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7593975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1591799                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1591799                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         22068589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        123102747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           189338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         88633175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    581100619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             815094467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     22068589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       189338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22257927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      170854731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            170854731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      170854731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        22068589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       123102747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          189338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        88633175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    581100619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            985949198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1558114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    205606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1104835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    808306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5405287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004377678500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95320                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95321                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12841246                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1467796                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7593975                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1591799                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7593975                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1591799                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  68177                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 33685                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            383723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            379792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            376349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            370808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            724060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            583478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            552478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            478754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            453964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            485512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           502912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           472949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           451364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           421454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           416240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           471961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             68022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             75783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            137710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            121390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            106190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            133729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           141744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           124093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           104821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            95386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            82315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            81350                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 300433258597                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                37628990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            441541971097                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39920.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58670.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6239202                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  982675                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7593975                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1591799                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1262731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1134497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  824439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  644602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  471704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  454230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  433532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  401078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  352560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  267836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 251371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 453254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 246568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  95580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  81519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  68615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  49945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  27166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  83468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  93894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  95969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  97196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  98922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 101558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 105859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  99685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  98097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  94309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1861999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    312.226127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   191.209697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.039885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       552153     29.65%     29.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       581974     31.26%     60.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       158365      8.51%     69.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       129179      6.94%     76.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       105417      5.66%     82.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        71928      3.86%     85.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27833      1.49%     87.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        25411      1.36%     88.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       209739     11.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1861999                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      78.952151                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     54.696276                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    555.389350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191        95320    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-172031            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95321                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.345741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.323432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.895544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80715     84.68%     84.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2215      2.32%     87.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8490      8.91%     95.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2560      2.69%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              856      0.90%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              325      0.34%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              106      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               35      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95320                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              481651072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4363328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99717632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               486014400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101875136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       807.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       167.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    815.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    170.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  596267558500                       # Total gap between requests
system.mem_ctrls.avgGap                      64912.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     13158784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     70709440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       112896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     51731584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    345938368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     99717632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 22068588.977193474770                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 118586760.613102495670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 189337.815801918652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 86759009.376182347536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 580173035.352894306183                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 167236382.509739130735                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       205606                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1146909                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1764                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       825767                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5413929                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1591799                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5575527295                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  64048756632                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     67712381                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  47213470586                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 324636504203                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14254390495786                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     27117.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55844.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38385.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57175.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59963.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8954893.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7074704700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3760268160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         26249181840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4539426840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     47068516560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     145360774710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     106557674880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       340610547690                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        571.237751                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 275425883463                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19910540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 300931150037                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6220039560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3306018045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         27485015880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3593761200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47068516560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     200432884800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      60181161120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       348287397165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        584.112591                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 154281973122                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19910540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 422075060378                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                153                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           77                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6404008987.012987                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   29301772606.353432                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           74     96.10%     96.10% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.30%     97.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.30%     98.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.30%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       154500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 223387801000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             77                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   103158881500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 493108692000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 596267573500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5204881                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5204881                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5204881                       # number of overall hits
system.cpu1.icache.overall_hits::total        5204881                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3767                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3767                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3767                       # number of overall misses
system.cpu1.icache.overall_misses::total         3767                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    241783000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    241783000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    241783000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    241783000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5208648                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5208648                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5208648                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5208648                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000723                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000723                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000723                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000723                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64184.496947                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64184.496947                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64184.496947                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64184.496947                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          127                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          127                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2466                       # number of writebacks
system.cpu1.icache.writebacks::total             2466                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1269                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1269                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1269                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1269                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2498                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2498                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2498                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2498                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    172204500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    172204500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    172204500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    172204500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000480                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000480                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000480                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000480                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68936.949560                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68936.949560                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68936.949560                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68936.949560                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2466                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5204881                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5204881                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3767                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3767                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    241783000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    241783000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5208648                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5208648                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000723                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000723                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64184.496947                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64184.496947                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1269                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1269                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2498                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2498                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    172204500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    172204500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000480                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000480                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68936.949560                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68936.949560                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 596267573500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.981359                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5011540                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2466                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2032.254663                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346149500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.981359                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999417                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999417                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10419794                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10419794                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 596267573500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9387765                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9387765                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9387765                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9387765                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2244978                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2244978                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2244978                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2244978                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 234878756905                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 234878756905                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 234878756905                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 234878756905                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11632743                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11632743                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11632743                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11632743                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.192988                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.192988                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.192988                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.192988                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 104624.079570                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104624.079570                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 104624.079570                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104624.079570                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1332743                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       143182                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            22687                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1155                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.744788                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   123.967100                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1031129                       # number of writebacks
system.cpu1.dcache.writebacks::total          1031129                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1627092                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1627092                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1627092                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1627092                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       617886                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       617886                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       617886                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       617886                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  62483742411                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  62483742411                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  62483742411                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  62483742411                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053116                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053116                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053116                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053116                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101125.033438                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101125.033438                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101125.033438                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101125.033438                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1031129                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8372279                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8372279                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1365178                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1365178                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 131561775000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 131561775000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9737457                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9737457                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.140199                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.140199                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 96369.685858                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96369.685858                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1067978                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1067978                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297200                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297200                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  28549365500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  28549365500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030521                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030521                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96061.122140                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96061.122140                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1015486                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1015486                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       879800                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       879800                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 103316981905                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 103316981905                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895286                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895286                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.464204                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.464204                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 117432.350426                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 117432.350426                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       559114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       559114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       320686                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       320686                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33934376911                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33934376911                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169202                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169202                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 105818.080337                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 105818.080337                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          368                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          368                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          105                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          105                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3303000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3303000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.221987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.221987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31457.142857                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31457.142857                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           61                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           61                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2547500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2547500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.093023                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.093023                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 57897.727273                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57897.727273                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           93                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           93                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       410000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       410000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          421                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          421                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.220903                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.220903                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4408.602151                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4408.602151                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           93                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           93                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       317000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       317000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.220903                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.220903                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3408.602151                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3408.602151                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591231                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591231                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426693                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426693                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35995792500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35995792500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419180                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419180                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84359.932082                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84359.932082                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426693                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426693                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35569099500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35569099500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419180                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419180                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83359.932082                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83359.932082                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 596267573500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.844761                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11016729                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1044477                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.547603                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346161000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.844761                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.901399                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.901399                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26347625                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26347625                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 596267573500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30328081                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4287651                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30122182                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8373282                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9311430                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             347                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            608                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2515067                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2515065                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16869418                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13458664                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          686                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          686                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50600726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     44764473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3107558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98480219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2158963584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1909342848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       317696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132016000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4200640128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19303219                       # Total snoops (count)
system.tol2bus.snoopTraffic                 103551104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         52123621                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.049740                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.220514                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               49566459     95.09%     95.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2521704      4.84%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  35458      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           52123621                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65654269103                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22395728430                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25301254744                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1567153787                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3751990                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               936038117500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 115644                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724944                       # Number of bytes of host memory used
host_op_rate                                   116674                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7510.56                       # Real time elapsed on the host
host_tick_rate                               45239052                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   868553873                       # Number of instructions simulated
sim_ops                                     876287861                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.339771                       # Number of seconds simulated
sim_ticks                                339770544000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.649956                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               35375670                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            35859793                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          5698575                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         57983998                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             59351                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         101215                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           41864                       # Number of indirect misses.
system.cpu0.branchPred.lookups               59234317                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12801                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        738537                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3707964                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  25778841                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7189730                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6451551                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       69140731                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           127503283                       # Number of instructions committed
system.cpu0.commit.committedOps             130357030                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    650153746                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.200502                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.965082                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    598798967     92.10%     92.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     27745443      4.27%     96.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      9698087      1.49%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3263616      0.50%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2019630      0.31%     98.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       976636      0.15%     98.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       286434      0.04%     98.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       175203      0.03%     98.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7189730      1.11%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    650153746                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  10752630                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               86437                       # Number of function calls committed.
system.cpu0.commit.int_insts                121907124                       # Number of committed integer instructions.
system.cpu0.commit.loads                     33076855                       # Number of loads committed
system.cpu0.commit.membars                    4647428                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4647623      3.57%      3.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        81511638     62.53%     66.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2804      0.00%     66.10% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             480      0.00%     66.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1038005      0.80%     66.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp        607253      0.47%     67.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1742467      1.34%     68.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc       704049      0.54%     69.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       1311218      1.01%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          224      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.24% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       30955515     23.75%     93.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2486340      1.91%     95.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      2859877      2.19%     98.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      2489537      1.91%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        130357030                       # Class of committed instruction
system.cpu0.commit.refs                      38791269                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  127503283                       # Number of Instructions Simulated
system.cpu0.committedOps                    130357030                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.249041                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.249041                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            531077469                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1993982                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            26924546                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             216593766                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                33963336                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 86356238                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3723549                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4690328                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6322268                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   59234317                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 27851642                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    622541398                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               766272                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          419                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     269271320                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  59                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          138                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               11428364                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.088506                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          33186664                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          35435021                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.402336                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         661442860                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.421934                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.950527                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               489157029     73.95%     73.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               120673763     18.24%     92.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                24376567      3.69%     95.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                14064796      2.13%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7334890      1.11%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  349128      0.05%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3048605      0.46%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1417790      0.21%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020292      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           661442860                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 11420394                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8797655                       # number of floating regfile writes
system.cpu0.idleCycles                        7827069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4069132                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                32861103                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.274196                       # Inst execution rate
system.cpu0.iew.exec_refs                    64380685                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6111276                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              102132990                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             50821315                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2466002                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2533329                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             7403760                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          198811887                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             58269409                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2469299                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            183511159                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                838566                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             95364148                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3723549                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             96661353                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2789916                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           11135                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13262                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           78                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     17744460                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1689357                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13262                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       953076                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3116056                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                135773588                       # num instructions consuming a value
system.cpu0.iew.wb_count                    167421246                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.824079                       # average fanout of values written-back
system.cpu0.iew.wb_producers                111888109                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.250155                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     167703471                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               232327750                       # number of integer regfile reads
system.cpu0.int_regfile_writes              117185602                       # number of integer regfile writes
system.cpu0.ipc                              0.190511                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.190511                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4650094      2.50%      2.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            109559832     58.91%     61.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3151      0.00%     61.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  515      0.00%     61.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1100370      0.59%     62.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp             645750      0.35%     62.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2214597      1.19%     63.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc         704195      0.38%     63.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            1311581      0.71%     64.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            791799      0.43%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            55213036     29.69%     94.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2516124      1.35%     96.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        4356320      2.34%     98.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       2913093      1.57%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             185980457                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               14859675                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           29099652                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     12304269                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          19033648                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4135627                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.022237                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 729555     17.64%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     3      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      7      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   34      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    2      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1091      0.03%     17.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc           132435      3.20%     20.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               445622     10.78%     31.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               56477      1.37%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2550821     61.68%     94.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                33271      0.80%     95.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           172281      4.17%     99.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           14028      0.34%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             170606315                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1009300186                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    155116977                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        248246428                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 190622281                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                185980457                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            8189606                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       68454941                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           860436                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1738055                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     39026832                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    661442860                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.281174                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.780554                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          549477636     83.07%     83.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           71391233     10.79%     93.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           23839202      3.60%     97.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7048302      1.07%     98.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5448796      0.82%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2017569      0.31%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1783436      0.27%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             311219      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             125467      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      661442860                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.277886                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14903833                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1130520                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            50821315                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            7403760                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10641506                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5403216                       # number of misc regfile writes
system.cpu0.numCycles                       669269929                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10271162                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              248091209                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             96068110                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6781485                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                40532031                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              60875045                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2176615                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            281933895                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             206982058                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          154441044                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 84640114                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7238191                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3723549                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             74254446                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                58373001                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         16458424                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       265475471                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     210201511                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1722198                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 34455843                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1724990                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   842438260                       # The number of ROB reads
system.cpu0.rob.rob_writes                  410290693                       # The number of ROB writes
system.cpu0.timesIdled                          97117                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2446                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.502312                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               34033342                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            34203569                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4913704                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         56573252                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             58257                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          86274                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           28017                       # Number of indirect misses.
system.cpu1.branchPred.lookups               57810485                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         6590                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        736171                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3318221                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  25932566                       # Number of branches committed
system.cpu1.commit.bw_lim_events              7421252                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6426530                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       69919686                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           128506262                       # Number of instructions committed
system.cpu1.commit.committedOps             131348939                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    649228140                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.202316                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.975999                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    598262371     92.15%     92.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27452900      4.23%     96.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9184491      1.41%     97.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3449645      0.53%     98.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2137258      0.33%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       849407      0.13%     98.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       283673      0.04%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       187143      0.03%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      7421252      1.14%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    649228140                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  10952732                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               69022                       # Number of function calls committed.
system.cpu1.commit.int_insts                122824014                       # Number of committed integer instructions.
system.cpu1.commit.loads                     33385954                       # Number of loads committed
system.cpu1.commit.membars                    4629825                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4629825      3.52%      3.52% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        82277828     62.64%     66.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            628      0.00%     66.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     66.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1071444      0.82%     66.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp        607120      0.46%     67.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1809374      1.38%     68.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc       737898      0.56%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       1345002      1.02%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          111      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       31228961     23.78%     94.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2258773      1.72%     95.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      2893164      2.20%     98.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      2488619      1.89%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        131348939                       # Class of committed instruction
system.cpu1.commit.refs                      38869517                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  128506262                       # Number of Instructions Simulated
system.cpu1.committedOps                    131348939                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.170577                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.170577                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            535163013                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1598396                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            26572227                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             217713875                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                31357355                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 83881489                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3332955                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3541449                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6548135                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   57810485                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 27519187                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    624192973                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               735344                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     266562649                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                9856876                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.087005                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          31161450                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          34091599                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.401177                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         660282947                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.415728                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.932803                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               488820758     74.03%     74.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               120652660     18.27%     92.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24301895      3.68%     95.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14052163      2.13%     98.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 7451345      1.13%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  280498      0.04%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2221796      0.34%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1468178      0.22%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1033654      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           660282947                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 11657901                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8995366                       # number of floating regfile writes
system.cpu1.idleCycles                        4168514                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3694614                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                33187455                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.279524                       # Inst execution rate
system.cpu1.iew.exec_refs                    64899972                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5877580                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              104129018                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             51201501                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2379878                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2038637                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7074921                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          200574620                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59022392                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2453423                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            185730343                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                854569                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             96407432                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3332955                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             97733007                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2835845                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            6420                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          139                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        12902                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     17815547                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1591358                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         12902                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       955283                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2739331                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                138744621                       # num instructions consuming a value
system.cpu1.iew.wb_count                    169366365                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.825605                       # average fanout of values written-back
system.cpu1.iew.wb_producers                114548305                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.254897                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     169653299                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               235122176                       # number of integer regfile reads
system.cpu1.int_regfile_writes              118842979                       # number of integer regfile writes
system.cpu1.ipc                              0.193402                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.193402                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4631895      2.46%      2.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            111139539     59.06%     61.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 652      0.00%     61.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     61.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1133659      0.60%     62.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp             647533      0.34%     62.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2278465      1.21%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc         738028      0.39%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            1345271      0.71%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            785293      0.42%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            55873478     29.69%     94.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2283193      1.21%     96.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        4412176      2.34%     98.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       2914392      1.55%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             188183766                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               15120237                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           29575378                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     12504156                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          19200114                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4239566                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022529                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 750508     17.70%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   29      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    4      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1209      0.03%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc           141070      3.33%     21.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               475232     11.21%     32.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               55830      1.32%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2612798     61.63%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                10840      0.26%     95.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           178432      4.21%     99.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           13614      0.32%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             172671200                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1012186512                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    156862209                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        250612948                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 192603975                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                188183766                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7970645                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       69225681                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           871845                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1544115                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     39021077                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    660282947                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.285005                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.791709                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          548548997     83.08%     83.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           70258843     10.64%     93.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           23900707      3.62%     97.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7428839      1.13%     98.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5756672      0.87%     99.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2105757      0.32%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1830856      0.28%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             321825      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             130451      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      660282947                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.283217                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15556915                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1197334                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            51201501                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7074921                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               10975150                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               5570949                       # number of misc regfile writes
system.cpu1.numCycles                       664451461                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15009533                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              251682798                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             97138795                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6815801                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                37376959                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              61892347                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2255624                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            284157078                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             208317703                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          155886241                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 82910036                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6765952                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3332955                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             75100209                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                58747446                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         16666692                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       267490386                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     209879990                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1640335                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 36829455                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1644276                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   843058431                       # The number of ROB reads
system.cpu1.rob.rob_writes                  413598486                       # The number of ROB writes
system.cpu1.timesIdled                          50964                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         13257775                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               870158                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            14430733                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               3045                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                407941                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     23252975                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      46172116                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1010918                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       340986                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     14898083                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     12101769                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     29782873                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       12442755                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 339770544000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           21619789                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3063985                       # Transaction distribution
system.membus.trans_dist::WritebackClean           41                       # Transaction distribution
system.membus.trans_dist::CleanEvict         19858073                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            10276                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9528                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1610070                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1609968                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      21619790                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           333                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     69401853                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               69401853                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1682802112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1682802112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14851                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          23249997                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                23249997    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            23249997                       # Request fanout histogram
system.membus.respLayer1.occupancy       120944154106                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         63471176580                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   339770544000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 339770544000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 339770544000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 339770544000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 339770544000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   339770544000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 339770544000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 339770544000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 339770544000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 339770544000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1276                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          638                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean         8050000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   47337983.386682                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          638    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    641995500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            638                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   334634644000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5135900000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 339770544000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     27749670                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        27749670                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     27749670                       # number of overall hits
system.cpu0.icache.overall_hits::total       27749670                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       101971                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        101971                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       101971                       # number of overall misses
system.cpu0.icache.overall_misses::total       101971                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6901941995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6901941995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6901941995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6901941995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     27851641                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     27851641                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     27851641                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     27851641                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003661                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003661                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003661                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003661                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67685.341862                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67685.341862                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67685.341862                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67685.341862                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         9422                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              216                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.620370                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        94056                       # number of writebacks
system.cpu0.icache.writebacks::total            94056                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7909                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7909                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7909                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7909                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        94062                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        94062                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        94062                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        94062                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6361989996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6361989996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6361989996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6361989996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003377                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003377                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003377                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003377                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67636.133571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67636.133571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67636.133571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67636.133571                       # average overall mshr miss latency
system.cpu0.icache.replacements                 94056                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     27749670                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       27749670                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       101971                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       101971                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6901941995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6901941995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     27851641                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     27851641                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003661                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003661                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67685.341862                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67685.341862                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7909                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7909                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        94062                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        94062                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6361989996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6361989996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003377                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003377                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67636.133571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67636.133571                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 339770544000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999986                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           27843956                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            94094                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           295.916381                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999986                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         55797344                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        55797344                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 339770544000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     34002977                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        34002977                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     34002977                       # number of overall hits
system.cpu0.dcache.overall_hits::total       34002977                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     13311101                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13311101                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     13311101                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13311101                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1096900102245                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1096900102245                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1096900102245                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1096900102245                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     47314078                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     47314078                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     47314078                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     47314078                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.281335                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.281335                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.281335                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.281335                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82404.911678                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82404.911678                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82404.911678                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82404.911678                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    176350102                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        11001                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3066397                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            150                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.510525                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    73.340000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7318179                       # number of writebacks
system.cpu0.dcache.writebacks::total          7318179                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6521424                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6521424                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6521424                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6521424                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      6789677                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6789677                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      6789677                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6789677                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 614527842201                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 614527842201                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 614527842201                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 614527842201                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.143502                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.143502                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.143502                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.143502                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90509.142364                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90509.142364                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90509.142364                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90509.142364                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7318177                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     32280975                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32280975                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11120171                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11120171                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 942047403000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 942047403000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     43401146                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43401146                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.256218                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.256218                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 84715.190351                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 84715.190351                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4865638                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4865638                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      6254533                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6254533                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 568596018000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 568596018000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.144110                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.144110                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 90909.428090                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90909.428090                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1722002                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1722002                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2190930                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2190930                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 154852699245                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 154852699245                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3912932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3912932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.559920                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.559920                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 70678.980727                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70678.980727                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1655786                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1655786                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       535144                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       535144                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  45931824201                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  45931824201                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.136763                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.136763                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 85830.774896                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85830.774896                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1062090                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1062090                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2431                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2431                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     83742000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     83742000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1064521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1064521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.002284                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.002284                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 34447.552448                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34447.552448                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          563                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          563                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         1868                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1868                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     45199000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     45199000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001755                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001755                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24196.466809                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24196.466809                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1057548                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1057548                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5275                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5275                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     63108000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     63108000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1062823                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1062823                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.004963                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.004963                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11963.601896                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11963.601896                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5246                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5246                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     57920000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     57920000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.004936                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.004936                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11040.792985                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11040.792985                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1487500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1487500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1429500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1429500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       186859                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         186859                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       551678                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       551678                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  46994040808                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  46994040808                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       738537                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       738537                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.746988                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.746988                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85183.822462                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85183.822462                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           10                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           10                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       551668                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       551668                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  46442320308                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  46442320308                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.746974                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.746974                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84185.271410                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84185.271410                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 339770544000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.920860                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43660152                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7337824                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.950014                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.920860                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997527                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997527                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        107697710                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       107697710                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 339770544000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               29935                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1312989                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               17833                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1331283                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2692040                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              29935                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1312989                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              17833                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1331283                       # number of overall hits
system.l2.overall_hits::total                 2692040                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             64125                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5999715                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             34281                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6061267                       # number of demand (read+write) misses
system.l2.demand_misses::total               12159388                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            64125                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5999715                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            34281                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6061267                       # number of overall misses
system.l2.overall_misses::total              12159388                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5886762000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 632192885605                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   3304014496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 638202495624                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1279586157725                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5886762000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 632192885605                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   3304014496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 638202495624                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1279586157725                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           94060                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7312704                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           52114                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7392550                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14851428                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          94060                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7312704                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          52114                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7392550                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14851428                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.681746                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.820451                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.657808                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.819916                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.818735                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.681746                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.820451                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.657808                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.819916                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.818735                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91801.356725                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105370.486032                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96380.341764                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105291.929167                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105234.421151                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91801.356725                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105370.486032                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96380.341764                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105291.929167                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105234.421151                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             119872                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3897                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.760072                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  11290290                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3063963                       # number of writebacks
system.l2.writebacks::total                   3063963                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            950                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         345609                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            571                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         343678                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              690808                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           950                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        345609                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           571                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        343678                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             690808                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        63175                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5654106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        33710                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      5717589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11468580                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        63175                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5654106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        33710                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      5717589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     11989809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         23458389                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5194429506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 551979173732                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2930630999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 557683321266                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1117787555503                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5194429506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 551979173732                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2930630999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 557683321266                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1008461858618                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2126249414121                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.671646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.773190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.646851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.773426                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.772221                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.671646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.773190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.646851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.773426                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.579538                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82222.865152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97624.482762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86936.546989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97538.196828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97465.209773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82222.865152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97624.482762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86936.546989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97538.196828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84109.918567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90639.191554                       # average overall mshr miss latency
system.l2.replacements                       35044225                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3445661                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3445661                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           21                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             21                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      3445682                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3445682                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           21                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           21                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     10446791                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         10446791                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           41                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             41                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     10446832                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     10446832                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           41                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           41                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     11989809                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       11989809                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1008461858618                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1008461858618                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84109.918567                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84109.918567                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             482                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             452                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  934                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1130                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1251                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2381                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      5432000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      5370500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10802500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1612                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1703                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3315                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.700993                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.734586                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.718250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4807.079646                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4292.965627                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4536.959261                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           42                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           27                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              69                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1088                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1224                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2312                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     23139498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     25602499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     48741997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.674938                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.718732                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.697436                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21267.920956                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20917.074346                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21082.178633                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           311                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           311                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                622                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1318                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1292                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2610                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      8231500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      7185000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     15416500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1629                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1603                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3232                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.809085                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.805989                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.807550                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6245.447648                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5561.145511                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5906.704981                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           42                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           36                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            78                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1276                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1256                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2532                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     26898500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     26447000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     53345500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.783303                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.783531                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.783416                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21080.329154                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21056.528662                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21068.522907                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           173610                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           169575                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                343185                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         898323                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         882871                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1781194                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  88495872296                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  87261586831                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  175757459127                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1071933                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1052446                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2124379                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.838040                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.838875                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.838454                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98512.308263                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98838.433736                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98673.956417                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        91535                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        81915                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           173450                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       806788                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       800956                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1607744                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  72763986840                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  72251300387                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 145015287227                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.752648                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.761042                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.756807                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90189.723744                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90206.328921                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90197.996215                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         29935                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         17833                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              47768                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        64125                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        34281                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            98406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5886762000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   3304014496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9190776496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        94060                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        52114                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         146174                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.681746                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.657808                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.673211                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91801.356725                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96380.341764                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93396.505254                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          950                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          571                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1521                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        63175                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        33710                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        96885                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5194429506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2930630999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8125060505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.671646                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.646851                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.662806                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82222.865152                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86936.546989                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83862.935491                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1139379                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1161708                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2301087                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5101392                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5178396                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10279788                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 543697013309                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 550940908793                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1094637922102                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6240771                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6340104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12580875                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.817430                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.816768                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.817096                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106578.167941                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106392.193411                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106484.484126                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       254074                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       261763                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       515837                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      4847318                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      4916633                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9763951                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 479215186892                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 485432020879                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 964647207771                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.776718                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.775481                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.776095                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98861.924654                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98732.612517                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98796.809588                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          211                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           22                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               233                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          416                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          139                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             555                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     13339496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      4384744                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     17724240                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          627                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          161                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           788                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.663477                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.863354                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.704315                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 32066.096154                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 31544.920863                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 31935.567568                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          175                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           50                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          225                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          241                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           89                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          330                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4787989                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1806995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6594984                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.384370                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.552795                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.418782                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19867.174274                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20303.314607                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19984.800000                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 339770544000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 339770544000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999952                       # Cycle average of tags in use
system.l2.tags.total_refs                    39816833                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  35044744                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.136171                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.669698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.061197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.792209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.056616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.765387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.654844                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.494839                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.043628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.043209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.416482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 265056328                       # Number of tag accesses
system.l2.tags.data_accesses                265056328                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 339770544000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4043264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     362959296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2157504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     367017088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    750527296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1486704448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4043264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2157504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6200768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    196095040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       196095040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          63176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5671239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          33711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        5734642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     11726989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            23229757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3063985                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3063985                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         11899984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1068248271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6349885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1080191013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2208923961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4375613114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     11899984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6349885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18249869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      577139612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            577139612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      577139612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        11899984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1068248271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6349885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1080191013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2208923961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4952752726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2967233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     63176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5581130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     33711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   5645706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  11694886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000950173750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       183050                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       183049                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            36730742                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2798449                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    23229758                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3064026                       # Number of write requests accepted
system.mem_ctrls.readBursts                  23229758                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3064026                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 211149                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 96793                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            914489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            958267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            927494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1685843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2307120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1893271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1559027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1383153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1029702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1295630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1368284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1867102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1997447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1541299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1215217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1075264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            142815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            145486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            143829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            160261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            173849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            192557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            180309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            183680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            154869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            234044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           259393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           244847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           236808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           192247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           166375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           155867                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 851509298157                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               115093045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1283108216907                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36992.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55742.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        20                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 16773325                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2014042                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              23229758                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3064026                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2103401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2751656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2649187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2750746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2641122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2480676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2121918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1703559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1267927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  914080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 630571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 454850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 262081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 140165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  75529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  38390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  19175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  11602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  79680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 126770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 152928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 166982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 175480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 180441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 184628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 187463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 191531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 197696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 189597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 187339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 186038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 184931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 184127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 184762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  22975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     38                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7198475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    231.034250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.541280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.177394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1152342     16.01%     16.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3988277     55.40%     71.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       876093     12.17%     83.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       409329      5.69%     89.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       186616      2.59%     91.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       110949      1.54%     93.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        77285      1.07%     94.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        62805      0.87%     95.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       334779      4.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7198475                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       183049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     125.750892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     88.124312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    184.621442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       182101     99.48%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          697      0.38%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071          176      0.10%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           34      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119           13      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143           13      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        183049                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       183050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.210041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.194892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.741117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           166566     90.99%     90.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3130      1.71%     92.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7720      4.22%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3682      2.01%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1278      0.70%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              437      0.24%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              159      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               52      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        183050                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1473190976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                13513536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               189903104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1486704512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            196097664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4335.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       558.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4375.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    577.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        38.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  339770544000                       # Total gap between requests
system.mem_ctrls.avgGap                      12922.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4043264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    357192320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2157504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    361325184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    748472704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    189903104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11899983.890304511413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1051275121.718614935875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6349885.350861962885                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1063438812.989038825035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2202876962.754016876221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 558915736.968652606010                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        63176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5671239                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        33711                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      5734642                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     11726990                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3064026                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2565406526                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 316818744541                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1522196280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 319883202391                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 642318667169                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8532059631245                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40607.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55864.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45154.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55780.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     54772.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2784591.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25561921140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13586487090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         81324207300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8584060320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26821045680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     152113096740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2376649440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       310367467710                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        913.461962                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4864489082                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11345620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 323560434918                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25835211780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13731725535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         83028660960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6904942920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26821045680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     151258549320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3096268320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       310676404515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        914.371213                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6730140089                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11345620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 321694783911                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1516                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          759                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9940965.085639                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   49073829.793392                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          759    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    740734500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            759                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   332225351500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7545192500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 339770544000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     27462702                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27462702                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     27462702                       # number of overall hits
system.cpu1.icache.overall_hits::total       27462702                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        56485                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         56485                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        56485                       # number of overall misses
system.cpu1.icache.overall_misses::total        56485                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3896169000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3896169000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3896169000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3896169000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     27519187                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27519187                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     27519187                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27519187                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002053                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002053                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002053                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002053                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68977.055856                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68977.055856                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68977.055856                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68977.055856                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         4921                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    73.447761                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        52114                       # number of writebacks
system.cpu1.icache.writebacks::total            52114                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4371                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4371                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4371                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4371                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        52114                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        52114                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        52114                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        52114                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3583018000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3583018000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3583018000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3583018000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001894                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001894                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001894                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001894                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68753.463561                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68753.463561                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68753.463561                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68753.463561                       # average overall mshr miss latency
system.cpu1.icache.replacements                 52114                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     27462702                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27462702                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        56485                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        56485                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3896169000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3896169000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     27519187                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27519187                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002053                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002053                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68977.055856                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68977.055856                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4371                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4371                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        52114                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        52114                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3583018000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3583018000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001894                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001894                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68753.463561                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68753.463561                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 339770544000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           27710655                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            52146                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           531.405189                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         55090488                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        55090488                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 339770544000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     34226969                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        34226969                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     34226969                       # number of overall hits
system.cpu1.dcache.overall_hits::total       34226969                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13349590                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13349590                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13349590                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13349590                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1101526232418                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1101526232418                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1101526232418                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1101526232418                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     47576559                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47576559                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     47576559                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47576559                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.280592                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.280592                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.280592                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.280592                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82513.862405                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82513.862405                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82513.862405                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82513.862405                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    178578218                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         8235                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3113467                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            118                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.356708                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.788136                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7395482                       # number of writebacks
system.cpu1.dcache.writebacks::total          7395482                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6483821                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6483821                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6483821                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6483821                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      6865769                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6865769                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      6865769                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6865769                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 620822194249                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 620822194249                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 620822194249                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 620822194249                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.144310                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.144310                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.144310                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.144310                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90422.819971                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90422.819971                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90422.819971                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90422.819971                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7395482                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32587833                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32587833                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     11299798                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     11299798                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 954401830500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 954401830500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     43887631                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     43887631                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.257471                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.257471                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84461.848831                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84461.848831                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4947020                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4947020                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6352778                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6352778                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 576288813500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 576288813500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.144751                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.144751                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90714.458069                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90714.458069                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1639136                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1639136                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2049792                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2049792                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 147124401918                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 147124401918                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3688928                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3688928                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.555661                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.555661                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71775.283501                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71775.283501                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1536801                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1536801                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       512991                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       512991                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  44533380749                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  44533380749                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139062                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139062                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86811.232066                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86811.232066                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1057737                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1057737                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2337                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2337                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     73447500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     73447500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1060074                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1060074                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002205                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002205                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31428.112965                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31428.112965                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          221                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          221                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         2116                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2116                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     61178500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     61178500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.001996                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.001996                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 28912.334594                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28912.334594                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1053297                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1053297                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5046                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5046                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     61236500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     61236500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1058343                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1058343                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.004768                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004768                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 12135.652002                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 12135.652002                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5024                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5024                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     56250500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     56250500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.004747                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.004747                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 11196.357484                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11196.357484                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1001500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1001500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       963500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       963500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       182417                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         182417                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       553754                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       553754                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  47065336913                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  47065336913                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       736171                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       736171                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.752208                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.752208                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84993.222465                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84993.222465                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       553754                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       553754                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  46511582913                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  46511582913                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.752208                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.752208                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83993.222465                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83993.222465                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 339770544000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.884796                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43956519                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7416311                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.927006                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.884796                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996400                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996400                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        108278579                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       108278579                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 339770544000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12757470                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6509645                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11414121                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        31980270                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         17012614                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           11122                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10174                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          21296                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           96                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           96                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2141899                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2141901                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        146176                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12611294                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          788                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          788                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       282178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     21983296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       156342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22218316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              44640132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12039424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    936375936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6670592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    946433920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1901519872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        52119648                       # Total snoops (count)
system.tol2bus.snoopTraffic                 199168960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         66979116                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.206438                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.417138                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               53493089     79.87%     79.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1               13145026     19.63%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 340989      0.51%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           66979116                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        29752102517                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11022864715                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         141554076                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11140697719                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          78487366                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            22501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
