#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul 22 09:37:46 2020
# Process ID: 10652
# Current directory: E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1
# Command line: vivado.exe -log trapezoid_filter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source trapezoid_filter.tcl
# Log file: E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/trapezoid_filter.vds
# Journal file: E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source trapezoid_filter.tcl -notrace
Command: synth_design -top trapezoid_filter -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12800 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 431.363 ; gain = 100.680
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:839]
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_default_clock_driver' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:817]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/xlclockdriver_rd.v:22]
	Parameter log_2_period bound to: 32'sb00000000000000000000000000000001 
	Parameter period bound to: 32'sb00000000000000000000000000000001 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter pipeline_regs bound to: 32'sb00000000000000000000000000000101 
	Parameter max_pipeline_regs bound to: 32'sb00000000000000000000000000001000 
	Parameter num_pipeline_regs bound to: 32'sb00000000000000000000000000000101 
	Parameter factor bound to: 32'sb00000000000000000000000000000101 
	Parameter rem_pipeline_regs bound to: 32'sb00000000000000000000000000000001 
	Parameter trunc_period bound to: 1'b1 
	Parameter period_floor bound to: 32'sb00000000000000000000000000000010 
	Parameter power_of_2_counter bound to: 32'sb00000000000000000000000000000001 
	Parameter cnt_width bound to: 32'sb00000000000000000000000000000001 
	Parameter clk_for_ce_pulse_minus1 bound to: 1'b0 
	Parameter clk_for_ce_pulse_minus2 bound to: 1'b0 
	Parameter clk_for_ce_pulse_minus_regs bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg_w_init.v:3]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg_w_init.v:45]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter init_index_val bound to: 1'b0 
	Parameter result bound to: 1'b0 
	Parameter init_const bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (1#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init' (2#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg_w_init.v:45]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (3#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg_w_init.v:3]
WARNING: [Synth 8-6014] Unused sequential element clk_num_reg was removed.  [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/xlclockdriver_rd.v:79]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (4#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/xlclockdriver_rd.v:22]
WARNING: [Synth 8-350] instance 'clockdriver' of module 'xlclockdriver' requires 7 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:828]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_default_clock_driver' (5#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:817]
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_struct' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:761]
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_trapezoid_filter' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:7]
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_xladdsub' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:117]
	Parameter core_name0 bound to: trapezoid_filter_c_addsub_v12_0_i0 - type: string 
	Parameter a_width bound to: 48 - type: integer 
	Parameter a_bin_pt bound to: 32'sb00000000000000000000000000011110 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 32 - type: integer 
	Parameter b_bin_pt bound to: 32'sb00000000000000000000000000010000 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter s_width bound to: 49 - type: integer 
	Parameter s_bin_pt bound to: 30 - type: integer 
	Parameter s_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 49 - type: integer 
	Parameter full_s_arith bound to: 2 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_a_width bound to: 16 - type: integer 
	Parameter c_b_width bound to: 8 - type: integer 
	Parameter c_a_type bound to: 1 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_has_sclr bound to: 0 - type: integer 
	Parameter c_has_ce bound to: 0 - type: integer 
	Parameter c_latency bound to: 0 - type: integer 
	Parameter c_output_width bound to: 49 - type: integer 
	Parameter c_enable_rlocs bound to: 1 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
	Parameter full_a_width bound to: 49 - type: integer 
	Parameter full_b_width bound to: 49 - type: integer 
	Parameter full_s_bin_pt bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_c_addsub_v12_0_i0' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_c_addsub_v12_0_i0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_c_addsub_v12_0_i0' (6#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_c_addsub_v12_0_i0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'align_input' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
	Parameter old_width bound to: 48 - type: integer 
	Parameter delta bound to: 32'sb11111111111111111111111111110010 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 49 - type: integer 
	Parameter abs_delta bound to: 32'sb00000000000000000000000000001110 
INFO: [Synth 8-638] synthesizing module 'extend_msb' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
	Parameter old_width bound to: 48 - type: integer 
	Parameter new_width bound to: 49 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_ext' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 48 - type: integer 
	Parameter new_width bound to: 49 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sign_ext' (7#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'extend_msb' (8#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
INFO: [Synth 8-256] done synthesizing module 'align_input' (9#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
INFO: [Synth 8-638] synthesizing module 'align_input__parameterized0' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
	Parameter old_width bound to: 32 - type: integer 
	Parameter delta bound to: 32'sb00000000000000000000000000001110 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 49 - type: integer 
	Parameter abs_delta bound to: 32'sb00000000000000000000000000001110 
INFO: [Synth 8-638] synthesizing module 'pad_lsb' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:158]
	Parameter orig_width bound to: 32 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000101110 
	Parameter pad_pos bound to: 32'sb00000000000000000000000000001101 
INFO: [Synth 8-256] done synthesizing module 'pad_lsb' (10#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:158]
INFO: [Synth 8-638] synthesizing module 'extend_msb__parameterized0' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
	Parameter old_width bound to: 32'sb00000000000000000000000000101110 
	Parameter new_width bound to: 49 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_ext__parameterized0' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 32'sb00000000000000000000000000101110 
	Parameter new_width bound to: 49 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sign_ext__parameterized0' (10#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'extend_msb__parameterized0' (10#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
INFO: [Synth 8-256] done synthesizing module 'align_input__parameterized0' (10#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
INFO: [Synth 8-638] synthesizing module 'convert_type' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
	Parameter old_width bound to: 49 - type: integer 
	Parameter old_bin_pt bound to: 30 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 49 - type: integer 
	Parameter new_bin_pt bound to: 30 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter fp_width bound to: 32'sb00000000000000000000000000110011 
	Parameter fp_bin_pt bound to: 30 - type: integer 
	Parameter fp_arith bound to: 2 - type: integer 
	Parameter q_width bound to: 32'sb00000000000000000000000000110011 
	Parameter q_bin_pt bound to: 30 - type: integer 
	Parameter q_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trunc' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:539]
	Parameter old_width bound to: 32'sb00000000000000000000000000110011 
	Parameter old_bin_pt bound to: 30 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000110011 
	Parameter new_bin_pt bound to: 30 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter abs_right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'extend_msb__parameterized1' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
	Parameter old_width bound to: 32'sb00000000000000000000000000110011 
	Parameter new_width bound to: 32'sb00000000000000000000000000110011 
	Parameter new_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_ext__parameterized1' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 32'sb00000000000000000000000000110011 
	Parameter new_width bound to: 32'sb00000000000000000000000000110011 
INFO: [Synth 8-256] done synthesizing module 'sign_ext__parameterized1' (10#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'extend_msb__parameterized1' (10#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
INFO: [Synth 8-256] done synthesizing module 'trunc' (11#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:539]
INFO: [Synth 8-638] synthesizing module 'wrap_arith' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:754]
	Parameter old_width bound to: 32'sb00000000000000000000000000110011 
	Parameter old_bin_pt bound to: 30 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 49 - type: integer 
	Parameter new_bin_pt bound to: 30 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter result_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cast' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
	Parameter old_width bound to: 32'sb00000000000000000000000000110011 
	Parameter old_bin_pt bound to: 30 - type: integer 
	Parameter new_width bound to: 49 - type: integer 
	Parameter new_bin_pt bound to: 30 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'cast' (12#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
INFO: [Synth 8-256] done synthesizing module 'wrap_arith' (13#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:754]
INFO: [Synth 8-638] synthesizing module 'cast__parameterized0' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
	Parameter old_width bound to: 49 - type: integer 
	Parameter old_bin_pt bound to: 30 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000110011 
	Parameter new_bin_pt bound to: 30 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'cast__parameterized0' (13#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
INFO: [Synth 8-256] done synthesizing module 'convert_type' (14#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_xladdsub' (15#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:117]
WARNING: [Synth 8-350] instance 'addsub' of module 'trapezoid_filter_xladdsub' requires 10 connections, but only 7 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:72]
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_xladdsub__parameterized0' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:117]
	Parameter core_name0 bound to: trapezoid_filter_c_addsub_v12_0_i1 - type: string 
	Parameter a_width bound to: 49 - type: integer 
	Parameter a_bin_pt bound to: 32'sb00000000000000000000000000011110 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 32 - type: integer 
	Parameter b_bin_pt bound to: 32'sb00000000000000000000000000010000 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter s_width bound to: 32 - type: integer 
	Parameter s_bin_pt bound to: 16 - type: integer 
	Parameter s_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 50 - type: integer 
	Parameter full_s_arith bound to: 2 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 2 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter c_a_width bound to: 16 - type: integer 
	Parameter c_b_width bound to: 8 - type: integer 
	Parameter c_a_type bound to: 1 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_has_sclr bound to: 0 - type: integer 
	Parameter c_has_ce bound to: 0 - type: integer 
	Parameter c_latency bound to: 0 - type: integer 
	Parameter c_output_width bound to: 50 - type: integer 
	Parameter c_enable_rlocs bound to: 1 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
	Parameter full_a_width bound to: 50 - type: integer 
	Parameter full_b_width bound to: 50 - type: integer 
	Parameter full_s_bin_pt bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_c_addsub_v12_0_i1' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_c_addsub_v12_0_i1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_c_addsub_v12_0_i1' (16#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_c_addsub_v12_0_i1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'align_input__parameterized1' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
	Parameter old_width bound to: 49 - type: integer 
	Parameter delta bound to: 32'sb11111111111111111111111111110010 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 50 - type: integer 
	Parameter abs_delta bound to: 32'sb00000000000000000000000000001110 
INFO: [Synth 8-638] synthesizing module 'extend_msb__parameterized2' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
	Parameter old_width bound to: 49 - type: integer 
	Parameter new_width bound to: 50 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_ext__parameterized2' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 49 - type: integer 
	Parameter new_width bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sign_ext__parameterized2' (16#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'extend_msb__parameterized2' (16#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
INFO: [Synth 8-256] done synthesizing module 'align_input__parameterized1' (16#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
INFO: [Synth 8-638] synthesizing module 'align_input__parameterized2' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
	Parameter old_width bound to: 32 - type: integer 
	Parameter delta bound to: 32'sb00000000000000000000000000001110 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 50 - type: integer 
	Parameter abs_delta bound to: 32'sb00000000000000000000000000001110 
INFO: [Synth 8-638] synthesizing module 'extend_msb__parameterized3' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
	Parameter old_width bound to: 32'sb00000000000000000000000000101110 
	Parameter new_width bound to: 50 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_ext__parameterized3' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 32'sb00000000000000000000000000101110 
	Parameter new_width bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sign_ext__parameterized3' (16#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'extend_msb__parameterized3' (16#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
INFO: [Synth 8-256] done synthesizing module 'align_input__parameterized2' (16#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
INFO: [Synth 8-638] synthesizing module 'convert_type__parameterized0' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
	Parameter old_width bound to: 50 - type: integer 
	Parameter old_bin_pt bound to: 30 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 32 - type: integer 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 2 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter fp_width bound to: 32'sb00000000000000000000000000110100 
	Parameter fp_bin_pt bound to: 30 - type: integer 
	Parameter fp_arith bound to: 2 - type: integer 
	Parameter q_width bound to: 32'sb00000000000000000000000000100110 
	Parameter q_bin_pt bound to: 16 - type: integer 
	Parameter q_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'round_towards_inf' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:295]
	Parameter old_width bound to: 32'sb00000000000000000000000000110100 
	Parameter old_bin_pt bound to: 30 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000100110 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000001110 
	Parameter abs_right_of_dp bound to: 32'sb00000000000000000000000000001110 
	Parameter right_of_dp_2 bound to: 32'sb00000000000000000000000000001100 
	Parameter right_of_dp_1 bound to: 32'sb00000000000000000000000000001101 
INFO: [Synth 8-638] synthesizing module 'sign_ext__parameterized4' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 32'sb00000000000000000000000000100110 
	Parameter new_width bound to: 32'sb00000000000000000000000000100110 
INFO: [Synth 8-256] done synthesizing module 'sign_ext__parameterized4' (16#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'round_towards_inf' (17#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:295]
INFO: [Synth 8-638] synthesizing module 'saturation_arith' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:582]
	Parameter old_width bound to: 32'sb00000000000000000000000000100110 
	Parameter old_bin_pt bound to: 16 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 32 - type: integer 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter abs_right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter abs_width bound to: 32'sb00000000000000000000000000000001 
	Parameter abs_new_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'saturation_arith' (18#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:582]
INFO: [Synth 8-638] synthesizing module 'cast__parameterized1' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
	Parameter old_width bound to: 50 - type: integer 
	Parameter old_bin_pt bound to: 30 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000110100 
	Parameter new_bin_pt bound to: 30 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'cast__parameterized1' (18#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
INFO: [Synth 8-256] done synthesizing module 'convert_type__parameterized0' (18#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_xladdsub__parameterized0' (18#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:117]
WARNING: [Synth 8-350] instance 'addsub1' of module 'trapezoid_filter_xladdsub' requires 10 connections, but only 7 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:102]
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_xladdsub__parameterized1' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:117]
	Parameter core_name0 bound to: trapezoid_filter_c_addsub_v12_0_i2 - type: string 
	Parameter a_width bound to: 34 - type: integer 
	Parameter a_bin_pt bound to: 32'sb00000000000000000000000000010000 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 32 - type: integer 
	Parameter b_bin_pt bound to: 32'sb00000000000000000000000000010000 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter s_width bound to: 35 - type: integer 
	Parameter s_bin_pt bound to: 16 - type: integer 
	Parameter s_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 35 - type: integer 
	Parameter full_s_arith bound to: 2 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_a_width bound to: 16 - type: integer 
	Parameter c_b_width bound to: 8 - type: integer 
	Parameter c_a_type bound to: 1 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_has_sclr bound to: 0 - type: integer 
	Parameter c_has_ce bound to: 0 - type: integer 
	Parameter c_latency bound to: 0 - type: integer 
	Parameter c_output_width bound to: 35 - type: integer 
	Parameter c_enable_rlocs bound to: 1 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
	Parameter full_a_width bound to: 35 - type: integer 
	Parameter full_b_width bound to: 35 - type: integer 
	Parameter full_s_bin_pt bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_c_addsub_v12_0_i2' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_c_addsub_v12_0_i2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_c_addsub_v12_0_i2' (19#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_c_addsub_v12_0_i2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'align_input__parameterized3' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
	Parameter old_width bound to: 34 - type: integer 
	Parameter delta bound to: 32'sb00000000000000000000000000000000 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 35 - type: integer 
	Parameter abs_delta bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'extend_msb__parameterized4' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
	Parameter old_width bound to: 34 - type: integer 
	Parameter new_width bound to: 35 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_ext__parameterized5' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 34 - type: integer 
	Parameter new_width bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sign_ext__parameterized5' (19#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'extend_msb__parameterized4' (19#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
INFO: [Synth 8-256] done synthesizing module 'align_input__parameterized3' (19#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
INFO: [Synth 8-638] synthesizing module 'align_input__parameterized4' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
	Parameter old_width bound to: 32 - type: integer 
	Parameter delta bound to: 32'sb00000000000000000000000000000000 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 35 - type: integer 
	Parameter abs_delta bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'extend_msb__parameterized5' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
	Parameter old_width bound to: 32 - type: integer 
	Parameter new_width bound to: 35 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_ext__parameterized6' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 32 - type: integer 
	Parameter new_width bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sign_ext__parameterized6' (19#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'extend_msb__parameterized5' (19#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
INFO: [Synth 8-256] done synthesizing module 'align_input__parameterized4' (19#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
INFO: [Synth 8-638] synthesizing module 'convert_type__parameterized1' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
	Parameter old_width bound to: 35 - type: integer 
	Parameter old_bin_pt bound to: 16 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 35 - type: integer 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter fp_width bound to: 32'sb00000000000000000000000000100101 
	Parameter fp_bin_pt bound to: 16 - type: integer 
	Parameter fp_arith bound to: 2 - type: integer 
	Parameter q_width bound to: 32'sb00000000000000000000000000100101 
	Parameter q_bin_pt bound to: 16 - type: integer 
	Parameter q_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trunc__parameterized0' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:539]
	Parameter old_width bound to: 32'sb00000000000000000000000000100101 
	Parameter old_bin_pt bound to: 16 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000100101 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter abs_right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'extend_msb__parameterized6' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
	Parameter old_width bound to: 32'sb00000000000000000000000000100101 
	Parameter new_width bound to: 32'sb00000000000000000000000000100101 
	Parameter new_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_ext__parameterized7' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 32'sb00000000000000000000000000100101 
	Parameter new_width bound to: 32'sb00000000000000000000000000100101 
INFO: [Synth 8-256] done synthesizing module 'sign_ext__parameterized7' (19#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'extend_msb__parameterized6' (19#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
INFO: [Synth 8-256] done synthesizing module 'trunc__parameterized0' (19#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:539]
INFO: [Synth 8-638] synthesizing module 'wrap_arith__parameterized0' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:754]
	Parameter old_width bound to: 32'sb00000000000000000000000000100101 
	Parameter old_bin_pt bound to: 16 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 35 - type: integer 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter result_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cast__parameterized2' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
	Parameter old_width bound to: 32'sb00000000000000000000000000100101 
	Parameter old_bin_pt bound to: 16 - type: integer 
	Parameter new_width bound to: 35 - type: integer 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'cast__parameterized2' (19#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
INFO: [Synth 8-256] done synthesizing module 'wrap_arith__parameterized0' (19#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:754]
INFO: [Synth 8-638] synthesizing module 'cast__parameterized3' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
	Parameter old_width bound to: 35 - type: integer 
	Parameter old_bin_pt bound to: 16 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000100101 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'cast__parameterized3' (19#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
INFO: [Synth 8-256] done synthesizing module 'convert_type__parameterized1' (19#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_xladdsub__parameterized1' (19#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:117]
WARNING: [Synth 8-350] instance 'addsub10' of module 'trapezoid_filter_xladdsub' requires 10 connections, but only 7 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:132]
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_xladdsub__parameterized2' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:117]
	Parameter core_name0 bound to: trapezoid_filter_c_addsub_v12_0_i3 - type: string 
	Parameter a_width bound to: 51 - type: integer 
	Parameter a_bin_pt bound to: 32'sb00000000000000000000000000010000 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 67 - type: integer 
	Parameter b_bin_pt bound to: 32'sb00000000000000000000000000100000 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter s_width bound to: 68 - type: integer 
	Parameter s_bin_pt bound to: 32 - type: integer 
	Parameter s_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 68 - type: integer 
	Parameter full_s_arith bound to: 2 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_a_width bound to: 16 - type: integer 
	Parameter c_b_width bound to: 8 - type: integer 
	Parameter c_a_type bound to: 1 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_has_sclr bound to: 0 - type: integer 
	Parameter c_has_ce bound to: 0 - type: integer 
	Parameter c_latency bound to: 0 - type: integer 
	Parameter c_output_width bound to: 68 - type: integer 
	Parameter c_enable_rlocs bound to: 1 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
	Parameter full_a_width bound to: 68 - type: integer 
	Parameter full_b_width bound to: 68 - type: integer 
	Parameter full_s_bin_pt bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_c_addsub_v12_0_i3' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_c_addsub_v12_0_i3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_c_addsub_v12_0_i3' (20#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_c_addsub_v12_0_i3_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'align_input__parameterized5' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
	Parameter old_width bound to: 51 - type: integer 
	Parameter delta bound to: 32'sb00000000000000000000000000010000 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 68 - type: integer 
	Parameter abs_delta bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-638] synthesizing module 'pad_lsb__parameterized0' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:158]
	Parameter orig_width bound to: 51 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000001000011 
	Parameter pad_pos bound to: 32'sb00000000000000000000000000001111 
INFO: [Synth 8-256] done synthesizing module 'pad_lsb__parameterized0' (20#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:158]
INFO: [Synth 8-638] synthesizing module 'extend_msb__parameterized7' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
	Parameter old_width bound to: 32'sb00000000000000000000000001000011 
	Parameter new_width bound to: 68 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_ext__parameterized8' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 32'sb00000000000000000000000001000011 
	Parameter new_width bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sign_ext__parameterized8' (20#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'extend_msb__parameterized7' (20#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
INFO: [Synth 8-256] done synthesizing module 'align_input__parameterized5' (20#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
INFO: [Synth 8-638] synthesizing module 'align_input__parameterized6' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
	Parameter old_width bound to: 67 - type: integer 
	Parameter delta bound to: 32'sb11111111111111111111111111110000 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 68 - type: integer 
	Parameter abs_delta bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-256] done synthesizing module 'align_input__parameterized6' (20#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
INFO: [Synth 8-638] synthesizing module 'convert_type__parameterized2' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
	Parameter old_width bound to: 68 - type: integer 
	Parameter old_bin_pt bound to: 32 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 68 - type: integer 
	Parameter new_bin_pt bound to: 32 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter fp_width bound to: 32'sb00000000000000000000000001000110 
	Parameter fp_bin_pt bound to: 32 - type: integer 
	Parameter fp_arith bound to: 2 - type: integer 
	Parameter q_width bound to: 32'sb00000000000000000000000001000110 
	Parameter q_bin_pt bound to: 32 - type: integer 
	Parameter q_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trunc__parameterized1' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:539]
	Parameter old_width bound to: 32'sb00000000000000000000000001000110 
	Parameter old_bin_pt bound to: 32 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000001000110 
	Parameter new_bin_pt bound to: 32 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter abs_right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'extend_msb__parameterized8' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
	Parameter old_width bound to: 32'sb00000000000000000000000001000110 
	Parameter new_width bound to: 32'sb00000000000000000000000001000110 
	Parameter new_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_ext__parameterized9' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 32'sb00000000000000000000000001000110 
	Parameter new_width bound to: 32'sb00000000000000000000000001000110 
INFO: [Synth 8-256] done synthesizing module 'sign_ext__parameterized9' (20#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'extend_msb__parameterized8' (20#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
INFO: [Synth 8-256] done synthesizing module 'trunc__parameterized1' (20#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:539]
INFO: [Synth 8-638] synthesizing module 'wrap_arith__parameterized1' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:754]
	Parameter old_width bound to: 32'sb00000000000000000000000001000110 
	Parameter old_bin_pt bound to: 32 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 68 - type: integer 
	Parameter new_bin_pt bound to: 32 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter result_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cast__parameterized4' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
	Parameter old_width bound to: 32'sb00000000000000000000000001000110 
	Parameter old_bin_pt bound to: 32 - type: integer 
	Parameter new_width bound to: 68 - type: integer 
	Parameter new_bin_pt bound to: 32 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'cast__parameterized4' (20#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
INFO: [Synth 8-256] done synthesizing module 'wrap_arith__parameterized1' (20#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:754]
INFO: [Synth 8-638] synthesizing module 'cast__parameterized5' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
	Parameter old_width bound to: 68 - type: integer 
	Parameter old_bin_pt bound to: 32 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000001000110 
	Parameter new_bin_pt bound to: 32 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'cast__parameterized5' (20#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
INFO: [Synth 8-256] done synthesizing module 'convert_type__parameterized2' (20#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_xladdsub__parameterized2' (20#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:117]
WARNING: [Synth 8-350] instance 'addsub11' of module 'trapezoid_filter_xladdsub' requires 10 connections, but only 7 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:162]
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_xladdsub__parameterized3' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:117]
	Parameter core_name0 bound to: trapezoid_filter_c_addsub_v12_0_i4 - type: string 
	Parameter a_width bound to: 68 - type: integer 
	Parameter a_bin_pt bound to: 32'sb00000000000000000000000000100000 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 67 - type: integer 
	Parameter b_bin_pt bound to: 32'sb00000000000000000000000000100000 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter s_width bound to: 69 - type: integer 
	Parameter s_bin_pt bound to: 32 - type: integer 
	Parameter s_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 69 - type: integer 
	Parameter full_s_arith bound to: 2 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_a_width bound to: 16 - type: integer 
	Parameter c_b_width bound to: 8 - type: integer 
	Parameter c_a_type bound to: 1 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_has_sclr bound to: 0 - type: integer 
	Parameter c_has_ce bound to: 0 - type: integer 
	Parameter c_latency bound to: 0 - type: integer 
	Parameter c_output_width bound to: 69 - type: integer 
	Parameter c_enable_rlocs bound to: 1 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
	Parameter full_a_width bound to: 69 - type: integer 
	Parameter full_b_width bound to: 69 - type: integer 
	Parameter full_s_bin_pt bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_c_addsub_v12_0_i4' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_c_addsub_v12_0_i4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_c_addsub_v12_0_i4' (21#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_c_addsub_v12_0_i4_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'align_input__parameterized7' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
	Parameter old_width bound to: 68 - type: integer 
	Parameter delta bound to: 32'sb00000000000000000000000000000000 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 69 - type: integer 
	Parameter abs_delta bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'extend_msb__parameterized9' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
	Parameter old_width bound to: 68 - type: integer 
	Parameter new_width bound to: 69 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_ext__parameterized10' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 68 - type: integer 
	Parameter new_width bound to: 69 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sign_ext__parameterized10' (21#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'extend_msb__parameterized9' (21#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
INFO: [Synth 8-256] done synthesizing module 'align_input__parameterized7' (21#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
INFO: [Synth 8-638] synthesizing module 'align_input__parameterized8' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
	Parameter old_width bound to: 67 - type: integer 
	Parameter delta bound to: 32'sb00000000000000000000000000000000 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 69 - type: integer 
	Parameter abs_delta bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'extend_msb__parameterized10' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
	Parameter old_width bound to: 67 - type: integer 
	Parameter new_width bound to: 69 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_ext__parameterized11' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 67 - type: integer 
	Parameter new_width bound to: 69 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sign_ext__parameterized11' (21#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'extend_msb__parameterized10' (21#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
INFO: [Synth 8-256] done synthesizing module 'align_input__parameterized8' (21#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
INFO: [Synth 8-638] synthesizing module 'convert_type__parameterized3' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
	Parameter old_width bound to: 69 - type: integer 
	Parameter old_bin_pt bound to: 32 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 69 - type: integer 
	Parameter new_bin_pt bound to: 32 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter fp_width bound to: 32'sb00000000000000000000000001000111 
	Parameter fp_bin_pt bound to: 32 - type: integer 
	Parameter fp_arith bound to: 2 - type: integer 
	Parameter q_width bound to: 32'sb00000000000000000000000001000111 
	Parameter q_bin_pt bound to: 32 - type: integer 
	Parameter q_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trunc__parameterized2' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:539]
	Parameter old_width bound to: 32'sb00000000000000000000000001000111 
	Parameter old_bin_pt bound to: 32 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000001000111 
	Parameter new_bin_pt bound to: 32 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter abs_right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'extend_msb__parameterized11' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
	Parameter old_width bound to: 32'sb00000000000000000000000001000111 
	Parameter new_width bound to: 32'sb00000000000000000000000001000111 
	Parameter new_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_ext__parameterized12' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 32'sb00000000000000000000000001000111 
	Parameter new_width bound to: 32'sb00000000000000000000000001000111 
INFO: [Synth 8-256] done synthesizing module 'sign_ext__parameterized12' (21#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'extend_msb__parameterized11' (21#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
INFO: [Synth 8-256] done synthesizing module 'trunc__parameterized2' (21#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:539]
INFO: [Synth 8-638] synthesizing module 'wrap_arith__parameterized2' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:754]
	Parameter old_width bound to: 32'sb00000000000000000000000001000111 
	Parameter old_bin_pt bound to: 32 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 69 - type: integer 
	Parameter new_bin_pt bound to: 32 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter result_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cast__parameterized6' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
	Parameter old_width bound to: 32'sb00000000000000000000000001000111 
	Parameter old_bin_pt bound to: 32 - type: integer 
	Parameter new_width bound to: 69 - type: integer 
	Parameter new_bin_pt bound to: 32 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'cast__parameterized6' (21#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
INFO: [Synth 8-256] done synthesizing module 'wrap_arith__parameterized2' (21#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:754]
INFO: [Synth 8-638] synthesizing module 'cast__parameterized7' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
	Parameter old_width bound to: 69 - type: integer 
	Parameter old_bin_pt bound to: 32 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000001000111 
	Parameter new_bin_pt bound to: 32 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'cast__parameterized7' (21#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
INFO: [Synth 8-256] done synthesizing module 'convert_type__parameterized3' (21#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_xladdsub__parameterized3' (21#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:117]
WARNING: [Synth 8-350] instance 'addsub12' of module 'trapezoid_filter_xladdsub' requires 10 connections, but only 7 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:192]
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_xladdsub__parameterized4' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:117]
	Parameter core_name0 bound to: trapezoid_filter_c_addsub_v12_0_i5 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 32'sb00000000000000000000000000010000 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 32 - type: integer 
	Parameter b_bin_pt bound to: 32'sb00000000000000000000000000010000 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter s_width bound to: 33 - type: integer 
	Parameter s_bin_pt bound to: 16 - type: integer 
	Parameter s_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 33 - type: integer 
	Parameter full_s_arith bound to: 2 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_a_width bound to: 16 - type: integer 
	Parameter c_b_width bound to: 8 - type: integer 
	Parameter c_a_type bound to: 1 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_has_sclr bound to: 0 - type: integer 
	Parameter c_has_ce bound to: 0 - type: integer 
	Parameter c_latency bound to: 0 - type: integer 
	Parameter c_output_width bound to: 33 - type: integer 
	Parameter c_enable_rlocs bound to: 1 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
	Parameter full_a_width bound to: 33 - type: integer 
	Parameter full_b_width bound to: 33 - type: integer 
	Parameter full_s_bin_pt bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_c_addsub_v12_0_i5' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_c_addsub_v12_0_i5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_c_addsub_v12_0_i5' (22#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_c_addsub_v12_0_i5_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'align_input__parameterized9' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
	Parameter old_width bound to: 32 - type: integer 
	Parameter delta bound to: 32'sb00000000000000000000000000000000 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 33 - type: integer 
	Parameter abs_delta bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'extend_msb__parameterized12' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
	Parameter old_width bound to: 32 - type: integer 
	Parameter new_width bound to: 33 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_ext__parameterized13' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 32 - type: integer 
	Parameter new_width bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sign_ext__parameterized13' (22#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'extend_msb__parameterized12' (22#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
INFO: [Synth 8-256] done synthesizing module 'align_input__parameterized9' (22#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
INFO: [Synth 8-638] synthesizing module 'convert_type__parameterized4' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
	Parameter old_width bound to: 33 - type: integer 
	Parameter old_bin_pt bound to: 16 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 33 - type: integer 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter fp_width bound to: 32'sb00000000000000000000000000100011 
	Parameter fp_bin_pt bound to: 16 - type: integer 
	Parameter fp_arith bound to: 2 - type: integer 
	Parameter q_width bound to: 32'sb00000000000000000000000000100011 
	Parameter q_bin_pt bound to: 16 - type: integer 
	Parameter q_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trunc__parameterized3' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:539]
	Parameter old_width bound to: 32'sb00000000000000000000000000100011 
	Parameter old_bin_pt bound to: 16 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000100011 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter abs_right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'extend_msb__parameterized13' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
	Parameter old_width bound to: 32'sb00000000000000000000000000100011 
	Parameter new_width bound to: 32'sb00000000000000000000000000100011 
	Parameter new_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_ext__parameterized14' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 32'sb00000000000000000000000000100011 
	Parameter new_width bound to: 32'sb00000000000000000000000000100011 
INFO: [Synth 8-256] done synthesizing module 'sign_ext__parameterized14' (22#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'extend_msb__parameterized13' (22#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
INFO: [Synth 8-256] done synthesizing module 'trunc__parameterized3' (22#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:539]
INFO: [Synth 8-638] synthesizing module 'wrap_arith__parameterized3' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:754]
	Parameter old_width bound to: 32'sb00000000000000000000000000100011 
	Parameter old_bin_pt bound to: 16 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 33 - type: integer 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter result_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cast__parameterized8' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
	Parameter old_width bound to: 32'sb00000000000000000000000000100011 
	Parameter old_bin_pt bound to: 16 - type: integer 
	Parameter new_width bound to: 33 - type: integer 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'cast__parameterized8' (22#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
INFO: [Synth 8-256] done synthesizing module 'wrap_arith__parameterized3' (22#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:754]
INFO: [Synth 8-638] synthesizing module 'cast__parameterized9' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
	Parameter old_width bound to: 33 - type: integer 
	Parameter old_bin_pt bound to: 16 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000100011 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'cast__parameterized9' (22#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
INFO: [Synth 8-256] done synthesizing module 'convert_type__parameterized4' (22#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_xladdsub__parameterized4' (22#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:117]
WARNING: [Synth 8-350] instance 'addsub2' of module 'trapezoid_filter_xladdsub' requires 10 connections, but only 7 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:222]
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_xladdsub__parameterized5' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:117]
	Parameter core_name0 bound to: trapezoid_filter_c_addsub_v12_0_i6 - type: string 
	Parameter a_width bound to: 33 - type: integer 
	Parameter a_bin_pt bound to: 32'sb00000000000000000000000000010000 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 32 - type: integer 
	Parameter b_bin_pt bound to: 32'sb00000000000000000000000000010000 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter s_width bound to: 34 - type: integer 
	Parameter s_bin_pt bound to: 16 - type: integer 
	Parameter s_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 34 - type: integer 
	Parameter full_s_arith bound to: 2 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_a_width bound to: 16 - type: integer 
	Parameter c_b_width bound to: 8 - type: integer 
	Parameter c_a_type bound to: 1 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_has_sclr bound to: 0 - type: integer 
	Parameter c_has_ce bound to: 0 - type: integer 
	Parameter c_latency bound to: 0 - type: integer 
	Parameter c_output_width bound to: 34 - type: integer 
	Parameter c_enable_rlocs bound to: 1 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
	Parameter full_a_width bound to: 34 - type: integer 
	Parameter full_b_width bound to: 34 - type: integer 
	Parameter full_s_bin_pt bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_c_addsub_v12_0_i6' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_c_addsub_v12_0_i6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_c_addsub_v12_0_i6' (23#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_c_addsub_v12_0_i6_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'align_input__parameterized10' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
	Parameter old_width bound to: 33 - type: integer 
	Parameter delta bound to: 32'sb00000000000000000000000000000000 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 34 - type: integer 
	Parameter abs_delta bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'extend_msb__parameterized14' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
	Parameter old_width bound to: 33 - type: integer 
	Parameter new_width bound to: 34 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_ext__parameterized15' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 33 - type: integer 
	Parameter new_width bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sign_ext__parameterized15' (23#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'extend_msb__parameterized14' (23#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
INFO: [Synth 8-256] done synthesizing module 'align_input__parameterized10' (23#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
INFO: [Synth 8-638] synthesizing module 'align_input__parameterized11' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
	Parameter old_width bound to: 32 - type: integer 
	Parameter delta bound to: 32'sb00000000000000000000000000000000 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 34 - type: integer 
	Parameter abs_delta bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'extend_msb__parameterized15' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
	Parameter old_width bound to: 32 - type: integer 
	Parameter new_width bound to: 34 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_ext__parameterized16' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 32 - type: integer 
	Parameter new_width bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sign_ext__parameterized16' (23#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'extend_msb__parameterized15' (23#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
INFO: [Synth 8-256] done synthesizing module 'align_input__parameterized11' (23#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:260]
INFO: [Synth 8-638] synthesizing module 'convert_type__parameterized5' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
	Parameter old_width bound to: 34 - type: integer 
	Parameter old_bin_pt bound to: 16 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 34 - type: integer 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter fp_width bound to: 32'sb00000000000000000000000000100100 
	Parameter fp_bin_pt bound to: 16 - type: integer 
	Parameter fp_arith bound to: 2 - type: integer 
	Parameter q_width bound to: 32'sb00000000000000000000000000100100 
	Parameter q_bin_pt bound to: 16 - type: integer 
	Parameter q_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trunc__parameterized4' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:539]
	Parameter old_width bound to: 32'sb00000000000000000000000000100100 
	Parameter old_bin_pt bound to: 16 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000100100 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter abs_right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'extend_msb__parameterized16' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
	Parameter old_width bound to: 32'sb00000000000000000000000000100100 
	Parameter new_width bound to: 32'sb00000000000000000000000000100100 
	Parameter new_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_ext__parameterized17' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 32'sb00000000000000000000000000100100 
	Parameter new_width bound to: 32'sb00000000000000000000000000100100 
INFO: [Synth 8-256] done synthesizing module 'sign_ext__parameterized17' (23#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'extend_msb__parameterized16' (23#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
INFO: [Synth 8-256] done synthesizing module 'trunc__parameterized4' (23#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:539]
INFO: [Synth 8-638] synthesizing module 'wrap_arith__parameterized4' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:754]
	Parameter old_width bound to: 32'sb00000000000000000000000000100100 
	Parameter old_bin_pt bound to: 16 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 34 - type: integer 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter result_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cast__parameterized10' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
	Parameter old_width bound to: 32'sb00000000000000000000000000100100 
	Parameter old_bin_pt bound to: 16 - type: integer 
	Parameter new_width bound to: 34 - type: integer 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'cast__parameterized10' (23#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
INFO: [Synth 8-256] done synthesizing module 'wrap_arith__parameterized4' (23#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:754]
INFO: [Synth 8-638] synthesizing module 'cast__parameterized11' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
	Parameter old_width bound to: 34 - type: integer 
	Parameter old_bin_pt bound to: 16 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000100100 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'cast__parameterized11' (23#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
INFO: [Synth 8-256] done synthesizing module 'convert_type__parameterized5' (23#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_xladdsub__parameterized5' (23#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:117]
WARNING: [Synth 8-350] instance 'addsub3' of module 'trapezoid_filter_xladdsub' requires 10 connections, but only 7 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:252]
WARNING: [Synth 8-350] instance 'addsub4' of module 'trapezoid_filter_xladdsub' requires 10 connections, but only 7 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:282]
WARNING: [Synth 8-350] instance 'addsub5' of module 'trapezoid_filter_xladdsub' requires 10 connections, but only 7 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:312]
WARNING: [Synth 8-350] instance 'addsub6' of module 'trapezoid_filter_xladdsub' requires 10 connections, but only 7 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:342]
WARNING: [Synth 8-350] instance 'addsub7' of module 'trapezoid_filter_xladdsub' requires 10 connections, but only 7 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:372]
WARNING: [Synth 8-350] instance 'addsub8' of module 'trapezoid_filter_xladdsub' requires 10 connections, but only 7 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:402]
WARNING: [Synth 8-350] instance 'addsub9' of module 'trapezoid_filter_xladdsub' requires 10 connections, but only 7 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:432]
INFO: [Synth 8-638] synthesizing module 'sysgen_cmult_e2f0f4b20b' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:39]
	Parameter const_value bound to: 0 - type: integer 
	Parameter const_value_x_000000 bound to: 1'b1 
	Parameter const_value_x_000001 bound to: 8'b01100101 
	Parameter const_value_x_000002 bound to: 7'b0110011 
	Parameter const_value_x_000003 bound to: 55 - type: integer 
	Parameter const_value_x_000004 bound to: 33'sb000000000000000000000000000110111 
INFO: [Synth 8-638] synthesizing module 'convert_type__parameterized6' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
	Parameter old_width bound to: 32'sb00000000000000000000000001100101 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000110011 
	Parameter old_arith bound to: 32'sb00000000000000000000000000000010 
	Parameter new_width bound to: 32'sb00000000000000000000000000100000 
	Parameter new_bin_pt bound to: 32'sb00000000000000000000000000010000 
	Parameter new_arith bound to: 32'sb00000000000000000000000000000010 
	Parameter quantization bound to: 32'sb00000000000000000000000000000010 
	Parameter overflow bound to: 32'sb00000000000000000000000000000010 
	Parameter fp_width bound to: 32'sb00000000000000000000000001100111 
	Parameter fp_bin_pt bound to: 32'sb00000000000000000000000000110011 
	Parameter fp_arith bound to: 32'sb00000000000000000000000000000010 
	Parameter q_width bound to: 32'sb00000000000000000000000001000100 
	Parameter q_bin_pt bound to: 32'sb00000000000000000000000000010000 
	Parameter q_arith bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-638] synthesizing module 'round_towards_inf__parameterized0' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:295]
	Parameter old_width bound to: 32'sb00000000000000000000000001100111 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000110011 
	Parameter old_arith bound to: 32'sb00000000000000000000000000000010 
	Parameter new_width bound to: 32'sb00000000000000000000000001000100 
	Parameter new_bin_pt bound to: 32'sb00000000000000000000000000010000 
	Parameter new_arith bound to: 32'sb00000000000000000000000000000010 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000100011 
	Parameter abs_right_of_dp bound to: 32'sb00000000000000000000000000100011 
	Parameter right_of_dp_2 bound to: 32'sb00000000000000000000000000100001 
	Parameter right_of_dp_1 bound to: 32'sb00000000000000000000000000100010 
INFO: [Synth 8-638] synthesizing module 'sign_ext__parameterized18' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 32'sb00000000000000000000000001000100 
	Parameter new_width bound to: 32'sb00000000000000000000000001000100 
INFO: [Synth 8-256] done synthesizing module 'sign_ext__parameterized18' (23#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'round_towards_inf__parameterized0' (23#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:295]
INFO: [Synth 8-638] synthesizing module 'saturation_arith__parameterized0' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:582]
	Parameter old_width bound to: 32'sb00000000000000000000000001000100 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000010000 
	Parameter old_arith bound to: 32'sb00000000000000000000000000000010 
	Parameter new_width bound to: 32'sb00000000000000000000000000100000 
	Parameter new_bin_pt bound to: 32'sb00000000000000000000000000010000 
	Parameter new_arith bound to: 32'sb00000000000000000000000000000010 
	Parameter abs_right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter abs_width bound to: 32'sb00000000000000000000000000000001 
	Parameter abs_new_width bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-256] done synthesizing module 'saturation_arith__parameterized0' (23#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:582]
INFO: [Synth 8-638] synthesizing module 'cast__parameterized12' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
	Parameter old_width bound to: 32'sb00000000000000000000000001100101 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000110011 
	Parameter new_width bound to: 32'sb00000000000000000000000001100111 
	Parameter new_bin_pt bound to: 32'sb00000000000000000000000000110011 
	Parameter new_arith bound to: 32'sb00000000000000000000000000000010 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'cast__parameterized12' (23#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
INFO: [Synth 8-256] done synthesizing module 'convert_type__parameterized6' (23#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
INFO: [Synth 8-256] done synthesizing module 'sysgen_cmult_e2f0f4b20b' (24#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:39]
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_xlcmult' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:333]
	Parameter core_name0 bound to: trapezoid_filter_mult_gen_v12_0_i0 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 16 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter b_bin_pt bound to: 14 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 48 - type: integer 
	Parameter p_bin_pt bound to: 30 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 32 - type: integer 
	Parameter c_b_width bound to: 16 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter const_bin_pt bound to: 1 - type: integer 
	Parameter c_output_width bound to: 48 - type: integer 
	Parameter zero_const bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_mult_gen_v12_0_i0' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_mult_gen_v12_0_i0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_mult_gen_v12_0_i0' (25#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_mult_gen_v12_0_i0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'zero_ext' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:186]
	Parameter old_width bound to: 32 - type: integer 
	Parameter new_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zero_ext' (26#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:186]
INFO: [Synth 8-638] synthesizing module 'convert_type__parameterized7' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
	Parameter old_width bound to: 48 - type: integer 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000011110 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 48 - type: integer 
	Parameter new_bin_pt bound to: 30 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter fp_width bound to: 32'sb00000000000000000000000000110010 
	Parameter fp_bin_pt bound to: 32'sb00000000000000000000000000011110 
	Parameter fp_arith bound to: 2 - type: integer 
	Parameter q_width bound to: 32'sb00000000000000000000000000110010 
	Parameter q_bin_pt bound to: 30 - type: integer 
	Parameter q_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trunc__parameterized5' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:539]
	Parameter old_width bound to: 32'sb00000000000000000000000000110010 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000011110 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000110010 
	Parameter new_bin_pt bound to: 30 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter abs_right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'extend_msb__parameterized17' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
	Parameter old_width bound to: 32'sb00000000000000000000000000110010 
	Parameter new_width bound to: 32'sb00000000000000000000000000110010 
	Parameter new_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_ext__parameterized19' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 32'sb00000000000000000000000000110010 
	Parameter new_width bound to: 32'sb00000000000000000000000000110010 
INFO: [Synth 8-256] done synthesizing module 'sign_ext__parameterized19' (26#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'extend_msb__parameterized17' (26#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
INFO: [Synth 8-256] done synthesizing module 'trunc__parameterized5' (26#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:539]
INFO: [Synth 8-638] synthesizing module 'wrap_arith__parameterized5' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:754]
	Parameter old_width bound to: 32'sb00000000000000000000000000110010 
	Parameter old_bin_pt bound to: 30 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 48 - type: integer 
	Parameter new_bin_pt bound to: 30 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter result_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cast__parameterized13' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
	Parameter old_width bound to: 32'sb00000000000000000000000000110010 
	Parameter old_bin_pt bound to: 30 - type: integer 
	Parameter new_width bound to: 48 - type: integer 
	Parameter new_bin_pt bound to: 30 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'cast__parameterized13' (26#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
INFO: [Synth 8-256] done synthesizing module 'wrap_arith__parameterized5' (26#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:754]
INFO: [Synth 8-638] synthesizing module 'cast__parameterized14' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
	Parameter old_width bound to: 48 - type: integer 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000011110 
	Parameter new_width bound to: 32'sb00000000000000000000000000110010 
	Parameter new_bin_pt bound to: 32'sb00000000000000000000000000011110 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'cast__parameterized14' (26#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
INFO: [Synth 8-256] done synthesizing module 'convert_type__parameterized7' (26#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_xlcmult' (27#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:333]
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_xlcmult__parameterized0' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:333]
	Parameter core_name0 bound to: trapezoid_filter_mult_gen_v12_0_i1 - type: string 
	Parameter a_width bound to: 35 - type: integer 
	Parameter a_bin_pt bound to: 16 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter b_bin_pt bound to: 0 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 51 - type: integer 
	Parameter p_bin_pt bound to: 16 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 35 - type: integer 
	Parameter c_b_width bound to: 16 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter const_bin_pt bound to: 1 - type: integer 
	Parameter c_output_width bound to: 51 - type: integer 
	Parameter zero_const bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_mult_gen_v12_0_i1' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_mult_gen_v12_0_i1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_mult_gen_v12_0_i1' (28#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_mult_gen_v12_0_i1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'zero_ext__parameterized0' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:186]
	Parameter old_width bound to: 35 - type: integer 
	Parameter new_width bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zero_ext__parameterized0' (28#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:186]
INFO: [Synth 8-638] synthesizing module 'convert_type__parameterized8' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
	Parameter old_width bound to: 51 - type: integer 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000010000 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 51 - type: integer 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter fp_width bound to: 32'sb00000000000000000000000000110101 
	Parameter fp_bin_pt bound to: 32'sb00000000000000000000000000010000 
	Parameter fp_arith bound to: 2 - type: integer 
	Parameter q_width bound to: 32'sb00000000000000000000000000110101 
	Parameter q_bin_pt bound to: 16 - type: integer 
	Parameter q_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trunc__parameterized6' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:539]
	Parameter old_width bound to: 32'sb00000000000000000000000000110101 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000010000 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000110101 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter abs_right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'extend_msb__parameterized18' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
	Parameter old_width bound to: 32'sb00000000000000000000000000110101 
	Parameter new_width bound to: 32'sb00000000000000000000000000110101 
	Parameter new_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_ext__parameterized20' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 32'sb00000000000000000000000000110101 
	Parameter new_width bound to: 32'sb00000000000000000000000000110101 
INFO: [Synth 8-256] done synthesizing module 'sign_ext__parameterized20' (28#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'extend_msb__parameterized18' (28#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
INFO: [Synth 8-256] done synthesizing module 'trunc__parameterized6' (28#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:539]
INFO: [Synth 8-638] synthesizing module 'wrap_arith__parameterized6' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:754]
	Parameter old_width bound to: 32'sb00000000000000000000000000110101 
	Parameter old_bin_pt bound to: 16 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 51 - type: integer 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter result_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cast__parameterized15' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
	Parameter old_width bound to: 32'sb00000000000000000000000000110101 
	Parameter old_bin_pt bound to: 16 - type: integer 
	Parameter new_width bound to: 51 - type: integer 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'cast__parameterized15' (28#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
INFO: [Synth 8-256] done synthesizing module 'wrap_arith__parameterized6' (28#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:754]
INFO: [Synth 8-638] synthesizing module 'cast__parameterized16' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
	Parameter old_width bound to: 51 - type: integer 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000010000 
	Parameter new_width bound to: 32'sb00000000000000000000000000110101 
	Parameter new_bin_pt bound to: 32'sb00000000000000000000000000010000 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'cast__parameterized16' (28#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
INFO: [Synth 8-256] done synthesizing module 'convert_type__parameterized8' (28#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_xlcmult__parameterized0' (28#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:333]
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_xlcmult__parameterized1' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:333]
	Parameter core_name0 bound to: trapezoid_filter_mult_gen_v12_0_i2 - type: string 
	Parameter a_width bound to: 35 - type: integer 
	Parameter a_bin_pt bound to: 16 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter b_bin_pt bound to: 16 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 67 - type: integer 
	Parameter p_bin_pt bound to: 32 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 35 - type: integer 
	Parameter c_b_width bound to: 32 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter const_bin_pt bound to: 1 - type: integer 
	Parameter c_output_width bound to: 67 - type: integer 
	Parameter zero_const bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_mult_gen_v12_0_i2' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_mult_gen_v12_0_i2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_mult_gen_v12_0_i2' (29#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_mult_gen_v12_0_i2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'convert_type__parameterized9' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
	Parameter old_width bound to: 67 - type: integer 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000100000 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 67 - type: integer 
	Parameter new_bin_pt bound to: 32 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter fp_width bound to: 32'sb00000000000000000000000001000101 
	Parameter fp_bin_pt bound to: 32'sb00000000000000000000000000100000 
	Parameter fp_arith bound to: 2 - type: integer 
	Parameter q_width bound to: 32'sb00000000000000000000000001000101 
	Parameter q_bin_pt bound to: 32 - type: integer 
	Parameter q_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trunc__parameterized7' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:539]
	Parameter old_width bound to: 32'sb00000000000000000000000001000101 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000100000 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000001000101 
	Parameter new_bin_pt bound to: 32 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter abs_right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'extend_msb__parameterized19' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
	Parameter old_width bound to: 32'sb00000000000000000000000001000101 
	Parameter new_width bound to: 32'sb00000000000000000000000001000101 
	Parameter new_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_ext__parameterized21' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 32'sb00000000000000000000000001000101 
	Parameter new_width bound to: 32'sb00000000000000000000000001000101 
INFO: [Synth 8-256] done synthesizing module 'sign_ext__parameterized21' (29#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'extend_msb__parameterized19' (29#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:235]
INFO: [Synth 8-256] done synthesizing module 'trunc__parameterized7' (29#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:539]
INFO: [Synth 8-638] synthesizing module 'wrap_arith__parameterized7' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:754]
	Parameter old_width bound to: 32'sb00000000000000000000000001000101 
	Parameter old_bin_pt bound to: 32 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 67 - type: integer 
	Parameter new_bin_pt bound to: 32 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter result_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cast__parameterized17' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
	Parameter old_width bound to: 32'sb00000000000000000000000001000101 
	Parameter old_bin_pt bound to: 32 - type: integer 
	Parameter new_width bound to: 67 - type: integer 
	Parameter new_bin_pt bound to: 32 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'cast__parameterized17' (29#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
INFO: [Synth 8-256] done synthesizing module 'wrap_arith__parameterized7' (29#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:754]
INFO: [Synth 8-638] synthesizing module 'cast__parameterized18' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
	Parameter old_width bound to: 67 - type: integer 
	Parameter old_bin_pt bound to: 32'sb00000000000000000000000000100000 
	Parameter new_width bound to: 32'sb00000000000000000000000001000101 
	Parameter new_bin_pt bound to: 32'sb00000000000000000000000000100000 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'cast__parameterized18' (29#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
INFO: [Synth 8-256] done synthesizing module 'convert_type__parameterized9' (29#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_xlcmult__parameterized1' (29#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:333]
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_xlcmult__parameterized2' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:333]
	Parameter core_name0 bound to: trapezoid_filter_mult_gen_v12_0_i3 - type: string 
	Parameter a_width bound to: 35 - type: integer 
	Parameter a_bin_pt bound to: 16 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter b_bin_pt bound to: 16 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 67 - type: integer 
	Parameter p_bin_pt bound to: 32 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 35 - type: integer 
	Parameter c_b_width bound to: 32 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter const_bin_pt bound to: 1 - type: integer 
	Parameter c_output_width bound to: 67 - type: integer 
	Parameter zero_const bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_mult_gen_v12_0_i3' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_mult_gen_v12_0_i3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_mult_gen_v12_0_i3' (30#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_mult_gen_v12_0_i3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_xlcmult__parameterized2' (30#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:333]
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_xldelay' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:88]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 100 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synth_reg' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:94]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 100 - type: integer 
	Parameter complete_num_srlc33es bound to: 3 - type: integer 
	Parameter remaining_latency bound to: 1 - type: integer 
	Parameter temp_num_srlc33es bound to: 4 - type: integer 
	Parameter num_srlc33es bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'srlc33e' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:60]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 33 - type: integer 
	Parameter a bound to: 6'sb011111 
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (31#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
INFO: [Synth 8-638] synthesizing module 'FDE' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3865]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDE' (32#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3865]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
INFO: [Synth 8-256] done synthesizing module 'srlc33e' (33#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:60]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized0' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:60]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter a bound to: 6'sb111111 
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized0' (33#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:60]
INFO: [Synth 8-256] done synthesizing module 'synth_reg' (34#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:94]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_xldelay' (35#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:88]
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_xldelay__parameterized0' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:88]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized0' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:94]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter complete_num_srlc33es bound to: 0 - type: integer 
	Parameter remaining_latency bound to: 1 - type: integer 
	Parameter temp_num_srlc33es bound to: 1 - type: integer 
	Parameter num_srlc33es bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized0' (35#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:94]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_xldelay__parameterized0' (35#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:88]
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_xldelay__parameterized1' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:88]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 300 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized1' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:94]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 300 - type: integer 
	Parameter complete_num_srlc33es bound to: 9 - type: integer 
	Parameter remaining_latency bound to: 3 - type: integer 
	Parameter temp_num_srlc33es bound to: 10 - type: integer 
	Parameter num_srlc33es bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized1' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:60]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 3 - type: integer 
	Parameter a bound to: 6'sb000001 
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized1' (35#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:60]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized1' (35#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:94]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_xldelay__parameterized1' (35#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:88]
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_xldelay__parameterized2' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:88]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 2 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized2' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:94]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 2 - type: integer 
	Parameter complete_num_srlc33es bound to: 0 - type: integer 
	Parameter remaining_latency bound to: 2 - type: integer 
	Parameter temp_num_srlc33es bound to: 1 - type: integer 
	Parameter num_srlc33es bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized2' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:60]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 2 - type: integer 
	Parameter a bound to: 6'sb000000 
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
WARNING: [Synth 8-350] instance 'u1' of module 'SRLC32E' requires 6 connections, but only 5 given [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:76]
INFO: [Common 17-14] Message 'Synth 8-350' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized2' (35#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:60]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized2' (35#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:94]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_xldelay__parameterized2' (35#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:88]
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_xldelay__parameterized3' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:88]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 200 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized3' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:94]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 200 - type: integer 
	Parameter complete_num_srlc33es bound to: 6 - type: integer 
	Parameter remaining_latency bound to: 2 - type: integer 
	Parameter temp_num_srlc33es bound to: 7 - type: integer 
	Parameter num_srlc33es bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized3' (35#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/synth_reg.v:94]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_xldelay__parameterized3' (35#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:88]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_trapezoid_filter' (36#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:7]
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_xlcounter_limit' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:459]
	Parameter core_name0 bound to: trapezoid_filter_c_counter_binary_v12_0_i0 - type: string 
	Parameter op_width bound to: 10 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
	Parameter cnt_63_48 bound to: 0 - type: integer 
	Parameter cnt_47_32 bound to: 0 - type: integer 
	Parameter cnt_31_16 bound to: 0 - type: integer 
	Parameter cnt_15_0 bound to: 1023 - type: integer 
	Parameter count_limited bound to: 0 - type: integer 
	Parameter cnt_to bound to: 64'b0000000000000000000000000000000000000000000000000000001111111111 
	Parameter oneStr bound to: 80'b00110001001100010011000100110001001100010011000100110001001100010011000100110001 
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_c_counter_binary_v12_0_i0' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_c_counter_binary_v12_0_i0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_c_counter_binary_v12_0_i0' (37#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_c_counter_binary_v12_0_i0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_xlcounter_limit' (38#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:459]
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_xlsprom' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:518]
	Parameter core_name0 bound to: trapezoid_filter_blk_mem_gen_i0 - type: string 
	Parameter latency bound to: 1 - type: integer 
	Parameter c_width bound to: 32 - type: integer 
	Parameter c_address_width bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trapezoid_filter_blk_mem_gen_i0' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_blk_mem_gen_i0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_blk_mem_gen_i0' (39#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/trapezoid_filter_blk_mem_gen_i0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_xlsprom' (40#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter_entity_declarations.v:518]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter_struct' (41#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:761]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:860]
INFO: [Synth 8-638] synthesizing module 'ila_0' [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (42#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'trapezoid_filter_struct'. This will prevent further optimization [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:854]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:860]
INFO: [Synth 8-256] done synthesizing module 'trapezoid_filter' (43#1) [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/sources_1/imports/sysgen/trapezoid_filter.v:839]
WARNING: [Synth 8-3331] design trapezoid_filter_xlsprom has unconnected port rst
WARNING: [Synth 8-3331] design trapezoid_filter_xlcounter_limit has unconnected port up
WARNING: [Synth 8-3331] design synth_reg__parameterized3 has unconnected port clr
WARNING: [Synth 8-3331] design trapezoid_filter_xldelay__parameterized3 has unconnected port rst
WARNING: [Synth 8-3331] design synth_reg has unconnected port clr
WARNING: [Synth 8-3331] design trapezoid_filter_xldelay has unconnected port rst
WARNING: [Synth 8-3331] design synth_reg__parameterized1 has unconnected port clr
WARNING: [Synth 8-3331] design trapezoid_filter_xldelay__parameterized1 has unconnected port rst
WARNING: [Synth 8-3331] design synth_reg__parameterized0 has unconnected port clr
WARNING: [Synth 8-3331] design trapezoid_filter_xldelay__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design synth_reg__parameterized2 has unconnected port clr
WARNING: [Synth 8-3331] design trapezoid_filter_xldelay__parameterized2 has unconnected port rst
WARNING: [Synth 8-3331] design cast__parameterized17 has unconnected port inp[68]
WARNING: [Synth 8-3331] design cast__parameterized17 has unconnected port inp[67]
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized2 has unconnected port ce
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized2 has unconnected port clr
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized2 has unconnected port clk
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized2 has unconnected port core_ce
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized2 has unconnected port core_clr
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized2 has unconnected port core_clk
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized2 has unconnected port rst[0]
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized2 has unconnected port en[0]
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized1 has unconnected port ce
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized1 has unconnected port clr
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized1 has unconnected port core_ce
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized1 has unconnected port core_clr
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized1 has unconnected port core_clk
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized1 has unconnected port rst[0]
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized1 has unconnected port en[0]
WARNING: [Synth 8-3331] design cast__parameterized15 has unconnected port inp[52]
WARNING: [Synth 8-3331] design cast__parameterized15 has unconnected port inp[51]
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized0 has unconnected port ce
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized0 has unconnected port clr
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized0 has unconnected port core_ce
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized0 has unconnected port core_clr
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized0 has unconnected port core_clk
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized0 has unconnected port rst[0]
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult__parameterized0 has unconnected port en[0]
WARNING: [Synth 8-3331] design cast__parameterized13 has unconnected port inp[49]
WARNING: [Synth 8-3331] design cast__parameterized13 has unconnected port inp[48]
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult has unconnected port ce
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult has unconnected port clr
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult has unconnected port clk
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult has unconnected port core_ce
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult has unconnected port core_clr
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult has unconnected port core_clk
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult has unconnected port rst[0]
WARNING: [Synth 8-3331] design trapezoid_filter_xlcmult has unconnected port en[0]
WARNING: [Synth 8-3331] design sysgen_cmult_e2f0f4b20b has unconnected port clk
WARNING: [Synth 8-3331] design sysgen_cmult_e2f0f4b20b has unconnected port ce
WARNING: [Synth 8-3331] design sysgen_cmult_e2f0f4b20b has unconnected port clr
WARNING: [Synth 8-3331] design cast__parameterized10 has unconnected port inp[35]
WARNING: [Synth 8-3331] design cast__parameterized10 has unconnected port inp[34]
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized5 has unconnected port c_in
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized5 has unconnected port ce
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized5 has unconnected port clr
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized5 has unconnected port clk
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized5 has unconnected port rst
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized5 has unconnected port en
WARNING: [Synth 8-3331] design cast__parameterized8 has unconnected port inp[34]
WARNING: [Synth 8-3331] design cast__parameterized8 has unconnected port inp[33]
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized4 has unconnected port c_in
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized4 has unconnected port ce
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized4 has unconnected port clr
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized4 has unconnected port clk
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized4 has unconnected port rst
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized4 has unconnected port en
WARNING: [Synth 8-3331] design cast__parameterized2 has unconnected port inp[36]
WARNING: [Synth 8-3331] design cast__parameterized2 has unconnected port inp[35]
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized1 has unconnected port c_in
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized1 has unconnected port ce
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized1 has unconnected port clr
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized1 has unconnected port rst
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized1 has unconnected port en
WARNING: [Synth 8-3331] design cast__parameterized6 has unconnected port inp[70]
WARNING: [Synth 8-3331] design cast__parameterized6 has unconnected port inp[69]
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized3 has unconnected port c_in
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized3 has unconnected port ce
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized3 has unconnected port clr
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized3 has unconnected port clk
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized3 has unconnected port rst
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized3 has unconnected port en
WARNING: [Synth 8-3331] design cast__parameterized4 has unconnected port inp[69]
WARNING: [Synth 8-3331] design cast__parameterized4 has unconnected port inp[68]
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized2 has unconnected port c_in
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized2 has unconnected port ce
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized2 has unconnected port clr
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized2 has unconnected port clk
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized2 has unconnected port rst
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized2 has unconnected port en
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized0 has unconnected port c_in
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized0 has unconnected port ce
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized0 has unconnected port clr
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design trapezoid_filter_xladdsub__parameterized0 has unconnected port en
WARNING: [Synth 8-3331] design cast has unconnected port inp[50]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 489.809 ; gain = 159.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 489.809 ; gain = 159.125
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp14/ila_0_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp14/ila_0_in_context.xdc] for cell 'your_instance_name'
Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp15/trapezoid_filter_c_addsub_v12_0_i3_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3'
Finished Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp15/trapezoid_filter_c_addsub_v12_0_i3_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3'
Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp16/trapezoid_filter_c_addsub_v12_0_i2_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub10/comp2.core_instance2'
Finished Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp16/trapezoid_filter_c_addsub_v12_0_i2_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub10/comp2.core_instance2'
Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp16/trapezoid_filter_c_addsub_v12_0_i2_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2'
Finished Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp16/trapezoid_filter_c_addsub_v12_0_i2_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2'
Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp16/trapezoid_filter_c_addsub_v12_0_i2_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub7/comp2.core_instance2'
Finished Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp16/trapezoid_filter_c_addsub_v12_0_i2_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub7/comp2.core_instance2'
Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp17/trapezoid_filter_c_addsub_v12_0_i4_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4'
Finished Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp17/trapezoid_filter_c_addsub_v12_0_i4_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4'
Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp18/trapezoid_filter_c_addsub_v12_0_i0_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub/comp0.core_instance0'
Finished Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp18/trapezoid_filter_c_addsub_v12_0_i0_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub/comp0.core_instance0'
Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp19/trapezoid_filter_c_addsub_v12_0_i1_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1'
Finished Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp19/trapezoid_filter_c_addsub_v12_0_i1_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1'
Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp20/trapezoid_filter_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'trapezoid_filter_struct/counter/comp0.core_instance0'
Finished Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp20/trapezoid_filter_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'trapezoid_filter_struct/counter/comp0.core_instance0'
Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp21/trapezoid_filter_blk_mem_gen_i0_in_context.xdc] for cell 'trapezoid_filter_struct/rom/comp0.core_instance0'
Finished Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp21/trapezoid_filter_blk_mem_gen_i0_in_context.xdc] for cell 'trapezoid_filter_struct/rom/comp0.core_instance0'
Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp22/trapezoid_filter_mult_gen_v12_0_i1_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1'
Finished Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp22/trapezoid_filter_mult_gen_v12_0_i1_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1'
Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp23/trapezoid_filter_mult_gen_v12_0_i0_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/cmult1/comp0.core_instance0'
Finished Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp23/trapezoid_filter_mult_gen_v12_0_i0_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/cmult1/comp0.core_instance0'
Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp24/trapezoid_filter_mult_gen_v12_0_i3_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/cmult4/comp3.core_instance3'
Finished Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp24/trapezoid_filter_mult_gen_v12_0_i3_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/cmult4/comp3.core_instance3'
Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp25/trapezoid_filter_c_addsub_v12_0_i5_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5'
Finished Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp25/trapezoid_filter_c_addsub_v12_0_i5_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5'
Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp25/trapezoid_filter_c_addsub_v12_0_i5_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub5/comp5.core_instance5'
Finished Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp25/trapezoid_filter_c_addsub_v12_0_i5_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub5/comp5.core_instance5'
Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp25/trapezoid_filter_c_addsub_v12_0_i5_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub8/comp5.core_instance5'
Finished Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp25/trapezoid_filter_c_addsub_v12_0_i5_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub8/comp5.core_instance5'
Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp26/trapezoid_filter_mult_gen_v12_0_i2_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/cmult3/comp2.core_instance2'
Finished Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp26/trapezoid_filter_mult_gen_v12_0_i2_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/cmult3/comp2.core_instance2'
Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp27/trapezoid_filter_c_addsub_v12_0_i6_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6'
Finished Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp27/trapezoid_filter_c_addsub_v12_0_i6_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6'
Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp27/trapezoid_filter_c_addsub_v12_0_i6_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub6/comp6.core_instance6'
Finished Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp27/trapezoid_filter_c_addsub_v12_0_i6_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub6/comp6.core_instance6'
Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp27/trapezoid_filter_c_addsub_v12_0_i6_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub9/comp6.core_instance6'
Finished Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/.Xil/Vivado-10652-LIN-LAPTOP/dcp27/trapezoid_filter_c_addsub_v12_0_i6_in_context.xdc] for cell 'trapezoid_filter_struct/trapezoid_filter_x0/addsub9/comp6.core_instance6'
Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/constrs_1/imports/sysgen/trapezoid_filter_clock.xdc]
Finished Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/constrs_1/imports/sysgen/trapezoid_filter_clock.xdc]
Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/constrs_1/imports/sysgen/trapezoid_filter.xdc]
Finished Parsing XDC File [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/constrs_1/imports/sysgen/trapezoid_filter.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.srcs/constrs_1/imports/sysgen/trapezoid_filter.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/trapezoid_filter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/trapezoid_filter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2144 instances were transformed.
  FDE => FDRE: 2144 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 874.082 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'trapezoid_filter_struct/counter/comp0.core_instance0' at clock pin 'CLK' is different from the actual clock period '20.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 874.680 ; gain = 543.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 874.680 ; gain = 543.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for trapezoid_filter_struct/counter/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for trapezoid_filter_struct/rom/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for trapezoid_filter_struct/trapezoid_filter_x0/addsub/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for trapezoid_filter_struct/trapezoid_filter_x0/addsub1/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for trapezoid_filter_struct/trapezoid_filter_x0/addsub10/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for trapezoid_filter_struct/trapezoid_filter_x0/addsub11/\comp3.core_instance3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for trapezoid_filter_struct/trapezoid_filter_x0/addsub12/\comp4.core_instance4 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for trapezoid_filter_struct/trapezoid_filter_x0/addsub2/\comp5.core_instance5 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for trapezoid_filter_struct/trapezoid_filter_x0/addsub3/\comp6.core_instance6 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for trapezoid_filter_struct/trapezoid_filter_x0/addsub4/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for trapezoid_filter_struct/trapezoid_filter_x0/addsub5/\comp5.core_instance5 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for trapezoid_filter_struct/trapezoid_filter_x0/addsub6/\comp6.core_instance6 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for trapezoid_filter_struct/trapezoid_filter_x0/addsub7/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for trapezoid_filter_struct/trapezoid_filter_x0/addsub8/\comp5.core_instance5 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for trapezoid_filter_struct/trapezoid_filter_x0/addsub9/\comp6.core_instance6 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for trapezoid_filter_struct/trapezoid_filter_x0/cmult1/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for trapezoid_filter_struct/trapezoid_filter_x0/cmult2/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for trapezoid_filter_struct/trapezoid_filter_x0/cmult3/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for trapezoid_filter_struct/trapezoid_filter_x0/cmult4/\comp3.core_instance3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for your_instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 874.680 ; gain = 543.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 874.680 ; gain = 543.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     68 Bit       Adders := 1     
	   2 Input     38 Bit       Adders := 1     
+---Multipliers : 
	                 7x69  Multipliers := 1     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module round_towards_inf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     38 Bit       Adders := 1     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
Module saturation_arith 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module round_towards_inf__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     68 Bit       Adders := 1     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 1     
Module saturation_arith__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module sysgen_cmult_e2f0f4b20b 
Detailed RTL Component Info : 
+---Multipliers : 
	                 7x69  Multipliers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (trapezoid_filter_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp) is unused and will be removed from module trapezoid_filter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 874.680 ; gain = 543.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 874.680 ; gain = 543.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 874.680 ; gain = 543.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 874.734 ; gain = 544.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 874.734 ; gain = 544.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 874.734 ; gain = 544.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 874.734 ; gain = 544.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 874.734 ; gain = 544.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 874.734 ; gain = 544.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 874.734 ; gain = 544.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------------+----------+
|      |BlackBox name                              |Instances |
+------+-------------------------------------------+----------+
|1     |trapezoid_filter_c_counter_binary_v12_0_i0 |         1|
|2     |trapezoid_filter_blk_mem_gen_i0            |         1|
|3     |trapezoid_filter_c_addsub_v12_0_i0         |         1|
|4     |trapezoid_filter_c_addsub_v12_0_i1         |         1|
|5     |trapezoid_filter_c_addsub_v12_0_i2         |         3|
|6     |trapezoid_filter_c_addsub_v12_0_i3         |         1|
|7     |trapezoid_filter_c_addsub_v12_0_i4         |         1|
|8     |trapezoid_filter_c_addsub_v12_0_i5         |         3|
|9     |trapezoid_filter_c_addsub_v12_0_i6         |         3|
|10    |trapezoid_filter_mult_gen_v12_0_i0         |         1|
|11    |trapezoid_filter_mult_gen_v12_0_i1         |         1|
|12    |trapezoid_filter_mult_gen_v12_0_i2         |         1|
|13    |trapezoid_filter_mult_gen_v12_0_i3         |         1|
|14    |ila_0                                      |         1|
+------+-------------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------+------+
|      |Cell                                       |Count |
+------+-------------------------------------------+------+
|1     |ila_0                                      |     1|
|2     |trapezoid_filter_blk_mem_gen_i0            |     1|
|3     |trapezoid_filter_c_addsub_v12_0_i0         |     1|
|4     |trapezoid_filter_c_addsub_v12_0_i1         |     1|
|5     |trapezoid_filter_c_addsub_v12_0_i2         |     1|
|6     |trapezoid_filter_c_addsub_v12_0_i2__3      |     1|
|7     |trapezoid_filter_c_addsub_v12_0_i2__4      |     1|
|8     |trapezoid_filter_c_addsub_v12_0_i3         |     1|
|9     |trapezoid_filter_c_addsub_v12_0_i4         |     1|
|10    |trapezoid_filter_c_addsub_v12_0_i5         |     1|
|11    |trapezoid_filter_c_addsub_v12_0_i5__3      |     1|
|12    |trapezoid_filter_c_addsub_v12_0_i5__4      |     1|
|13    |trapezoid_filter_c_addsub_v12_0_i6         |     1|
|14    |trapezoid_filter_c_addsub_v12_0_i6__3      |     1|
|15    |trapezoid_filter_c_addsub_v12_0_i6__4      |     1|
|16    |trapezoid_filter_c_counter_binary_v12_0_i0 |     1|
|17    |trapezoid_filter_mult_gen_v12_0_i0         |     1|
|18    |trapezoid_filter_mult_gen_v12_0_i1         |     1|
|19    |trapezoid_filter_mult_gen_v12_0_i2         |     1|
|20    |trapezoid_filter_mult_gen_v12_0_i3         |     1|
|21    |BUFG                                       |     1|
|22    |CARRY4                                     |    76|
|23    |LUT1                                       |     8|
|24    |LUT2                                       |   204|
|25    |LUT3                                       |    69|
|26    |LUT4                                       |     4|
|27    |LUT5                                       |     1|
|28    |LUT6                                       |    15|
|29    |SRLC32E                                    |  1952|
|30    |FDE                                        |  2144|
|31    |IBUF                                       |     1|
+------+-------------------------------------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------+-----------------------------------------------------+------+
|      |Instance                                                    |Module                                               |Cells |
+------+------------------------------------------------------------+-----------------------------------------------------+------+
|1     |top                                                         |                                                     |  5292|
|2     |  trapezoid_filter_struct                                   |trapezoid_filter_struct                              |  5290|
|3     |    counter                                                 |trapezoid_filter_xlcounter_limit                     |    10|
|4     |    rom                                                     |trapezoid_filter_xlsprom                             |    32|
|5     |    trapezoid_filter_x0                                     |trapezoid_filter_trapezoid_filter                    |  5248|
|6     |      addsub                                                |trapezoid_filter_xladdsub                            |    49|
|7     |      addsub1                                               |trapezoid_filter_xladdsub__parameterized0            |    96|
|8     |        conv_typ_s                                          |convert_type__parameterized0                         |     9|
|9     |          \ct_u0.quant_rtf                                  |round_towards_inf                                    |     9|
|10    |      addsub10                                              |trapezoid_filter_xladdsub__parameterized1__xdcDup__1 |    35|
|11    |      addsub11                                              |trapezoid_filter_xladdsub__parameterized2            |    68|
|12    |      addsub12                                              |trapezoid_filter_xladdsub__parameterized3            |   213|
|13    |      addsub2                                               |trapezoid_filter_xladdsub__parameterized4__xdcDup__1 |    33|
|14    |      addsub3                                               |trapezoid_filter_xladdsub__parameterized5__xdcDup__1 |    34|
|15    |      addsub4                                               |trapezoid_filter_xladdsub__parameterized1__xdcDup__2 |    35|
|16    |      addsub5                                               |trapezoid_filter_xladdsub__parameterized4__xdcDup__2 |    33|
|17    |      addsub6                                               |trapezoid_filter_xladdsub__parameterized5__xdcDup__2 |    34|
|18    |      addsub7                                               |trapezoid_filter_xladdsub__parameterized1            |    35|
|19    |      addsub8                                               |trapezoid_filter_xladdsub__parameterized4            |    33|
|20    |      addsub9                                               |trapezoid_filter_xladdsub__parameterized5            |    34|
|21    |      cmult                                                 |sysgen_cmult_e2f0f4b20b                              |   186|
|22    |        convert_product_61_3_convert                        |convert_type__parameterized6                         |   132|
|23    |          \ct_u0.quant_rtf                                  |round_towards_inf__parameterized0                    |   132|
|24    |      cmult1                                                |trapezoid_filter_xlcmult                             |    48|
|25    |      cmult2                                                |trapezoid_filter_xlcmult__parameterized0             |    51|
|26    |      cmult3                                                |trapezoid_filter_xlcmult__parameterized1             |    67|
|27    |      cmult4                                                |trapezoid_filter_xlcmult__parameterized2             |    67|
|28    |      delay                                                 |trapezoid_filter_xldelay                             |   224|
|29    |        \srl_delay.reg1                                     |synth_reg_74                                         |   224|
|30    |          \has_1.srlc33e_array0                             |srlc33e_75                                           |    64|
|31    |          \more_than_1.left_complete_ones[1].srlc33e_array  |srlc33e_76                                           |    64|
|32    |          \more_than_1.left_complete_ones[2].srlc33e_array  |srlc33e_77                                           |    64|
|33    |          \remaining_ones.last_srlc33e                      |srlc33e__parameterized0_78                           |    32|
|34    |      delay1                                                |trapezoid_filter_xldelay__parameterized0             |    33|
|35    |        \srl_delay.reg1                                     |synth_reg__parameterized0_72                         |    33|
|36    |          \has_only_1.srlc33e_array0                        |srlc33e__parameterized0_73                           |    33|
|37    |      delay10                                               |trapezoid_filter_xldelay__parameterized1             |   640|
|38    |        \srl_delay.reg1                                     |synth_reg__parameterized1_61                         |   640|
|39    |          \has_1.srlc33e_array0                             |srlc33e_62                                           |    64|
|40    |          \more_than_1.left_complete_ones[1].srlc33e_array  |srlc33e_63                                           |    64|
|41    |          \more_than_1.left_complete_ones[2].srlc33e_array  |srlc33e_64                                           |    64|
|42    |          \more_than_1.left_complete_ones[3].srlc33e_array  |srlc33e_65                                           |    64|
|43    |          \more_than_1.left_complete_ones[4].srlc33e_array  |srlc33e_66                                           |    64|
|44    |          \more_than_1.left_complete_ones[5].srlc33e_array  |srlc33e_67                                           |    64|
|45    |          \more_than_1.left_complete_ones[6].srlc33e_array  |srlc33e_68                                           |    64|
|46    |          \more_than_1.left_complete_ones[7].srlc33e_array  |srlc33e_69                                           |    64|
|47    |          \more_than_1.left_complete_ones[8].srlc33e_array  |srlc33e_70                                           |    64|
|48    |          \remaining_ones.last_srlc33e                      |srlc33e__parameterized1_71                           |    64|
|49    |      delay11                                               |trapezoid_filter_xldelay__parameterized0_0           |    32|
|50    |        \srl_delay.reg1                                     |synth_reg__parameterized0_59                         |    32|
|51    |          \has_only_1.srlc33e_array0                        |srlc33e__parameterized0_60                           |    32|
|52    |      delay12                                               |trapezoid_filter_xldelay__parameterized2             |    64|
|53    |        \srl_delay.reg1                                     |synth_reg__parameterized2                            |    64|
|54    |          \has_only_1.srlc33e_array0                        |srlc33e__parameterized2_58                           |    64|
|55    |      delay2                                                |trapezoid_filter_xldelay__parameterized0_1           |    32|
|56    |        \srl_delay.reg1                                     |synth_reg__parameterized0                            |    32|
|57    |          \has_only_1.srlc33e_array0                        |srlc33e__parameterized0_57                           |    32|
|58    |      delay3                                                |trapezoid_filter_xldelay__parameterized3             |   448|
|59    |        \srl_delay.reg1                                     |synth_reg__parameterized3_49                         |   448|
|60    |          \has_1.srlc33e_array0                             |srlc33e_50                                           |    64|
|61    |          \more_than_1.left_complete_ones[1].srlc33e_array  |srlc33e_51                                           |    64|
|62    |          \more_than_1.left_complete_ones[2].srlc33e_array  |srlc33e_52                                           |    64|
|63    |          \more_than_1.left_complete_ones[3].srlc33e_array  |srlc33e_53                                           |    64|
|64    |          \more_than_1.left_complete_ones[4].srlc33e_array  |srlc33e_54                                           |    64|
|65    |          \more_than_1.left_complete_ones[5].srlc33e_array  |srlc33e_55                                           |    64|
|66    |          \remaining_ones.last_srlc33e                      |srlc33e__parameterized2_56                           |    64|
|67    |      delay4                                                |trapezoid_filter_xldelay__parameterized1_2           |   640|
|68    |        \srl_delay.reg1                                     |synth_reg__parameterized1_38                         |   640|
|69    |          \has_1.srlc33e_array0                             |srlc33e_39                                           |    64|
|70    |          \more_than_1.left_complete_ones[1].srlc33e_array  |srlc33e_40                                           |    64|
|71    |          \more_than_1.left_complete_ones[2].srlc33e_array  |srlc33e_41                                           |    64|
|72    |          \more_than_1.left_complete_ones[3].srlc33e_array  |srlc33e_42                                           |    64|
|73    |          \more_than_1.left_complete_ones[4].srlc33e_array  |srlc33e_43                                           |    64|
|74    |          \more_than_1.left_complete_ones[5].srlc33e_array  |srlc33e_44                                           |    64|
|75    |          \more_than_1.left_complete_ones[6].srlc33e_array  |srlc33e_45                                           |    64|
|76    |          \more_than_1.left_complete_ones[7].srlc33e_array  |srlc33e_46                                           |    64|
|77    |          \more_than_1.left_complete_ones[8].srlc33e_array  |srlc33e_47                                           |    64|
|78    |          \remaining_ones.last_srlc33e                      |srlc33e__parameterized1_48                           |    64|
|79    |      delay5                                                |trapezoid_filter_xldelay_3                           |   224|
|80    |        \srl_delay.reg1                                     |synth_reg_33                                         |   224|
|81    |          \has_1.srlc33e_array0                             |srlc33e_34                                           |    64|
|82    |          \more_than_1.left_complete_ones[1].srlc33e_array  |srlc33e_35                                           |    64|
|83    |          \more_than_1.left_complete_ones[2].srlc33e_array  |srlc33e_36                                           |    64|
|84    |          \remaining_ones.last_srlc33e                      |srlc33e__parameterized0_37                           |    32|
|85    |      delay6                                                |trapezoid_filter_xldelay__parameterized3_4           |   448|
|86    |        \srl_delay.reg1                                     |synth_reg__parameterized3_25                         |   448|
|87    |          \has_1.srlc33e_array0                             |srlc33e_26                                           |    64|
|88    |          \more_than_1.left_complete_ones[1].srlc33e_array  |srlc33e_27                                           |    64|
|89    |          \more_than_1.left_complete_ones[2].srlc33e_array  |srlc33e_28                                           |    64|
|90    |          \more_than_1.left_complete_ones[3].srlc33e_array  |srlc33e_29                                           |    64|
|91    |          \more_than_1.left_complete_ones[4].srlc33e_array  |srlc33e_30                                           |    64|
|92    |          \more_than_1.left_complete_ones[5].srlc33e_array  |srlc33e_31                                           |    64|
|93    |          \remaining_ones.last_srlc33e                      |srlc33e__parameterized2_32                           |    64|
|94    |      delay7                                                |trapezoid_filter_xldelay__parameterized1_5           |   640|
|95    |        \srl_delay.reg1                                     |synth_reg__parameterized1                            |   640|
|96    |          \has_1.srlc33e_array0                             |srlc33e_16                                           |    64|
|97    |          \more_than_1.left_complete_ones[1].srlc33e_array  |srlc33e_17                                           |    64|
|98    |          \more_than_1.left_complete_ones[2].srlc33e_array  |srlc33e_18                                           |    64|
|99    |          \more_than_1.left_complete_ones[3].srlc33e_array  |srlc33e_19                                           |    64|
|100   |          \more_than_1.left_complete_ones[4].srlc33e_array  |srlc33e_20                                           |    64|
|101   |          \more_than_1.left_complete_ones[5].srlc33e_array  |srlc33e_21                                           |    64|
|102   |          \more_than_1.left_complete_ones[6].srlc33e_array  |srlc33e_22                                           |    64|
|103   |          \more_than_1.left_complete_ones[7].srlc33e_array  |srlc33e_23                                           |    64|
|104   |          \more_than_1.left_complete_ones[8].srlc33e_array  |srlc33e_24                                           |    64|
|105   |          \remaining_ones.last_srlc33e                      |srlc33e__parameterized1                              |    64|
|106   |      delay8                                                |trapezoid_filter_xldelay_6                           |   224|
|107   |        \srl_delay.reg1                                     |synth_reg                                            |   224|
|108   |          \has_1.srlc33e_array0                             |srlc33e_13                                           |    64|
|109   |          \more_than_1.left_complete_ones[1].srlc33e_array  |srlc33e_14                                           |    64|
|110   |          \more_than_1.left_complete_ones[2].srlc33e_array  |srlc33e_15                                           |    64|
|111   |          \remaining_ones.last_srlc33e                      |srlc33e__parameterized0                              |    32|
|112   |      delay9                                                |trapezoid_filter_xldelay__parameterized3_7           |   448|
|113   |        \srl_delay.reg1                                     |synth_reg__parameterized3                            |   448|
|114   |          \has_1.srlc33e_array0                             |srlc33e                                              |    64|
|115   |          \more_than_1.left_complete_ones[1].srlc33e_array  |srlc33e_8                                            |    64|
|116   |          \more_than_1.left_complete_ones[2].srlc33e_array  |srlc33e_9                                            |    64|
|117   |          \more_than_1.left_complete_ones[3].srlc33e_array  |srlc33e_10                                           |    64|
|118   |          \more_than_1.left_complete_ones[4].srlc33e_array  |srlc33e_11                                           |    64|
|119   |          \more_than_1.left_complete_ones[5].srlc33e_array  |srlc33e_12                                           |    64|
|120   |          \remaining_ones.last_srlc33e                      |srlc33e__parameterized2                              |    64|
+------+------------------------------------------------------------+-----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 874.734 ; gain = 544.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 874.734 ; gain = 159.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 874.734 ; gain = 544.051
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2221 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2144 instances were transformed.
  FDE => FDRE: 2144 instances

INFO: [Common 17-83] Releasing license: Synthesis
350 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 888.961 ; gain = 560.008
INFO: [Common 17-1381] The checkpoint 'E:/Bilibili_FPGA/N3_Project/VIVADO/hdl_netlist/trapezoid_filter.runs/synth_1/trapezoid_filter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file trapezoid_filter_utilization_synth.rpt -pb trapezoid_filter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.081 . Memory (MB): peak = 888.961 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 22 09:38:50 2020...
