/******************************************************************************
************************* Copyright ERICSSON AB 2017 **************************
*******************************************************************************
*
* The Copyright to the computer programs herein is the property of ERICSSON AB.
* The programs may be used and/or copied only with the written permission from
* ERICSSON AB or in accordance with the terms and conditions stipulated in
* the agreement/contract under which the programs have been supplied.
*
*******************************************************************************
*/
/*
 ******************************************************************************
 ******************************************************************************
 * 
 *                        !!! ATTENTION !!!
 *                        !!!  ACHTUNG  !!!
 * 
 * Do not edit this file manually! 
 *
 * To generate this file use the following script:
 * /vobs/un_eda/ksf/krg/generate_bus.pl ./IWD_LTE_AAS_64T64R_TRXM_PA35.xls
 *
 * Work instructions:
 *
 ******************************************************************************
 ******************************************************************************
 */

#ifndef __MA_MIMO_TRXM_REGISTERS_H__
#define __MA_MIMO_TRXM_REGISTERS_H__


/*** REG *********************************************************************/
#define MM_T_IRQ_IFR                             (uint32_t)0x00000000
#define MM_T_IRQ_IMR                             (uint32_t)0x00000001
#define MM_T_IRQ_ISR                             (uint32_t)0x00000002
#define MM_T_IRQ_USE_LEVEL                       (uint32_t)0x00000003
#define MM_T_IRQ_LEVEL                           (uint32_t)0x00000004
#define MM_T_IRQ_USE_POS_EDGE                    (uint32_t)0x00000005
#define MM_T_IRQ_USE_NEG_EDGE                    (uint32_t)0x00000006

/*** FIELD *******************************************************************/
#define MM_T_IRQ_IFR_FLAG_22_0                   (uint32_t)0x007fffff
#define MM_T_IRQ_IMR_MASK_22_0                   (uint32_t)0x007fffff
#define MM_T_IRQ_ISR_STAT_22_0                   (uint32_t)0x007fffff
#define MM_T_IRQ_USE_LEVEL_ENABLE_22_0           (uint32_t)0x007fffff
#define MM_T_IRQ_LEVEL_POL_22_0                  (uint32_t)0x007fffff
#define MM_T_IRQ_USE_POS_EDGE_ENABLE_22_0        (uint32_t)0x007fffff
#define MM_T_IRQ_USE_NEG_EDGE_ENABLE_22_0        (uint32_t)0x007fffff

/*** REG *********************************************************************/
#define MM_T_MISC_IRQ                            (uint32_t)0x00000100
#define MM_T_MISC_IRQ_TRAP                       (uint32_t)0x00000101
#define MM_T_MISC_IRQ_MASK                       (uint32_t)0x00000102
#define MM_T_MISC_IRQ_FORCE                      (uint32_t)0x00000103
#define MM_T_MISC_IRQ_DB                         (uint32_t)0x00000104
#define MM_T_MISC_IRQ_TRIG                       (uint32_t)0x00000105
#define MM_T_MISC_PROD_NUMBER                    (uint32_t)0x00000106
#define MM_T_MISC_FPGA_VERSION_HIGH              (uint32_t)0x00000107
#define MM_T_MISC_FPGA_VERSION_LOW               (uint32_t)0x00000108
#define MM_T_MISC_EBCO_WR_TEST                   (uint32_t)0x00000109
#define MM_T_MISC_CTRL                           (uint32_t)0x0000010a
#define MM_T_MISC_STATUS                         (uint32_t)0x0000010b
#define MM_T_MISC_LED_CTRL                       (uint32_t)0x0000010c
#define MM_T_MISC_LTU_LK_ERR                     (uint32_t)0x0000010d
#define MM_T_MISC_C0_RATE_CFG                    (uint32_t)0x0000010e
#define MM_T_MISC_C1_RATE_CFG                    (uint32_t)0x0000010f
#define MM_T_MISC_C2_RATE_CFG                    (uint32_t)0x00000110
#define MM_T_MISC_VCA_A0A1_GAIN_0                (uint32_t)0x00000117
#define MM_T_MISC_VCA_A0A1_GAIN_1                (uint32_t)0x00000118
#define MM_T_MISC_VCA_A0A1_GAIN_2                (uint32_t)0x00000119
#define MM_T_MISC_VCA_A0A1_GAIN_3                (uint32_t)0x0000011a
#define MM_T_MISC_VCA_A0A1_GAIN_4                (uint32_t)0x0000011b
#define MM_T_MISC_VCA_A0A1_GAIN_5                (uint32_t)0x0000011c
#define MM_T_MISC_VCA_A0A1_GAIN_6                (uint32_t)0x0000011d
#define MM_T_MISC_VCA_A0A1_GAIN_7                (uint32_t)0x0000011e
#define MM_T_MISC_TOR_SEL_M_CFG                  (uint32_t)0x0000011f
#define MM_T_MISC_BYPASS_MODE                    (uint32_t)0x00000120
#define MM_T_MISC_AD_GPIO_CTRL0                  (uint32_t)0x00000121
#define MM_T_MISC_AD_GPIO_CTRL1                  (uint32_t)0x00000122
#define MM_T_MISC_AD_GPIO_CTRL2                  (uint32_t)0x00000123
#define MM_T_MISC_AD_GPIO_CTRL3                  (uint32_t)0x00000124
#define MM_T_MISC_AD_GPIO_STAT0                  (uint32_t)0x00000125
#define MM_T_MISC_AD_GPIO_STAT1                  (uint32_t)0x00000126
#define MM_T_MISC_AD_GPIO_STAT2                  (uint32_t)0x00000127
#define MM_T_MISC_AD_GPIO_STAT3                  (uint32_t)0x00000128
#define MM_T_MISC_TD_SW_CTRL                     (uint32_t)0x00000129
#define MM_T_MISC_TD_SW_CTRL_PA                  (uint32_t)0x0000012a
#define MM_T_MISC_TD_SW_CTRL_LNA                 (uint32_t)0x0000012b
#define MM_T_MISC_TD_SW_CTRL_TOR                 (uint32_t)0x0000012c
#define MM_T_MISC_PSV_CTRL                       (uint32_t)0x0000012d
#define MM_T_MISC_PSV_RAMP_OFFSET                (uint32_t)0x0000012e
#define MM_T_MISC_PSV_FLSH_OFFSET                (uint32_t)0x0000012f
#define MM_T_MISC_DBG                            (uint32_t)0x00000130
#define MM_T_MISC_PA_PRO_ALARM_DATA_MASK0        (uint32_t)0x00000131
#define MM_T_MISC_PA_PRO_ALARM_DATA_MASK1        (uint32_t)0x00000132
#define MM_T_MISC_PA_PRO_ALARM_PA_MASK0          (uint32_t)0x00000133
#define MM_T_MISC_PA_PRO_ALARM_PA_MASK1          (uint32_t)0x00000134
#define MM_T_MISC_PA_PRO_RECOVER_DLY             (uint32_t)0x00000135
#define MM_T_MISC_PA_PRO_ALARM_STAT0             (uint32_t)0x00000136
#define MM_T_MISC_PA_PRO_ALARM_STAT1             (uint32_t)0x00000137
#define MM_T_MISC_TEST_TRIGGER                   (uint32_t)0x00000138
#define MM_T_MISC_RFS_ERR_DET_CTRL               (uint32_t)0x00000139
#define MM_T_MISC_RFS_ERR_DET_STAT0              (uint32_t)0x0000013a
#define MM_T_MISC_RFS_ERR_DET_STAT1              (uint32_t)0x0000013b
#define MM_T_MISC_RFS_ERR_DET_STAT2              (uint32_t)0x0000013c
#define MM_T_MISC_PA_PRO_PA_OFF_DLY              (uint32_t)0x0000013d

/*** FIELD *******************************************************************/
#define MM_T_MISC_IRQ_AD_INT_N_31_16             (uint32_t)0xffff0000
#define MM_T_MISC_IRQ_PA_PRO_CTRL_SW             (uint32_t)0x00008000
#define MM_T_MISC_IRQ_LTU_PLL2_LOCKED            (uint32_t)0x00004000
#define MM_T_MISC_IRQ_LTU_PLL1_LOCKED            (uint32_t)0x00002000
#define MM_T_MISC_IRQ_LTU_PLL2_FAULT             (uint32_t)0x00001000
#define MM_T_MISC_IRQ_LTU_PLL1_FAULT             (uint32_t)0x00000800
#define MM_T_MISC_IRQ_TRAP_AD_INT_N_31_16        (uint32_t)0xffff0000
#define MM_T_MISC_IRQ_TRAP_PA_PRO_CTRL_SW        (uint32_t)0x00008000
#define MM_T_MISC_IRQ_TRAP_LTU_PLL2_LOCKED       (uint32_t)0x00004000
#define MM_T_MISC_IRQ_TRAP_LTU_PLL1_LOCKED       (uint32_t)0x00002000
#define MM_T_MISC_IRQ_TRAP_LTU_PLL2_FAULT        (uint32_t)0x00001000
#define MM_T_MISC_IRQ_TRAP_LTU_PLL1_FAULT        (uint32_t)0x00000800
#define MM_T_MISC_IRQ_MASK_AD_INT_N_31_16        (uint32_t)0xffff0000
#define MM_T_MISC_IRQ_MASK_PA_PRO_CTRL_SW        (uint32_t)0x00008000
#define MM_T_MISC_IRQ_MASK_LTU_PLL2_LOCKED       (uint32_t)0x00004000
#define MM_T_MISC_IRQ_MASK_LTU_PLL1_LOCKED       (uint32_t)0x00002000
#define MM_T_MISC_IRQ_MASK_LTU_PLL2_FAULT        (uint32_t)0x00001000
#define MM_T_MISC_IRQ_MASK_LTU_PLL1_FAULT        (uint32_t)0x00000800
#define MM_T_MISC_IRQ_FORCE_AD_INT_N_31_16       (uint32_t)0xffff0000
#define MM_T_MISC_IRQ_FORCE_PA_PRO_CTRL_SW       (uint32_t)0x00008000
#define MM_T_MISC_IRQ_FORCE_LTU_PLL2_LOCKED      (uint32_t)0x00004000
#define MM_T_MISC_IRQ_FORCE_LTU_PLL1_LOCKED      (uint32_t)0x00002000
#define MM_T_MISC_IRQ_FORCE_LTU_PLL2_FAULT       (uint32_t)0x00001000
#define MM_T_MISC_IRQ_FORCE_LTU_PLL1_FAULT       (uint32_t)0x00000800
#define MM_T_MISC_IRQ_DB_AD_INT_N_31_16          (uint32_t)0xffff0000
#define MM_T_MISC_IRQ_DB_PA_PRO_CTRL_SW          (uint32_t)0x00008000
#define MM_T_MISC_IRQ_DB_LTU_PLL2_LOCKED         (uint32_t)0x00004000
#define MM_T_MISC_IRQ_DB_LTU_PLL1_LOCKED         (uint32_t)0x00002000
#define MM_T_MISC_IRQ_DB_LTU_PLL2_FAULT          (uint32_t)0x00001000
#define MM_T_MISC_IRQ_DB_LTU_PLL1_FAULT          (uint32_t)0x00000800
#define MM_T_MISC_IRQ_TRIG_AD_INT_N_31_16        (uint32_t)0xffff0000
#define MM_T_MISC_IRQ_TRIG_PA_PRO_CTRL_SW        (uint32_t)0x00008000
#define MM_T_MISC_IRQ_TRIG_LTU_PLL2_LOCKED       (uint32_t)0x00004000
#define MM_T_MISC_IRQ_TRIG_LTU_PLL1_LOCKED       (uint32_t)0x00002000
#define MM_T_MISC_IRQ_TRIG_LTU_PLL2_FAULT        (uint32_t)0x00001000
#define MM_T_MISC_IRQ_TRIG_LTU_PLL1_FAULT        (uint32_t)0x00000800
#define MM_T_MISC_PROD_NUMBER_NUM_31_0           (uint32_t)0xffffffff
#define MM_T_MISC_FPGA_VERSION_HIGH_VER_31_0     (uint32_t)0xffffffff
#define MM_T_MISC_FPGA_VERSION_LOW_VER_31_0      (uint32_t)0xffffffff
#define MM_T_MISC_EBCO_WR_TEST_VAL_31_0          (uint32_t)0xffffffff
#define MM_T_MISC_CTRL_PA_RST_N_31_30            (uint32_t)0xc0000000
#define MM_T_MISC_CTRL_LTU_RST                   (uint32_t)0x20000000
#define MM_T_MISC_CTRL_LTU_CLKIN_SEL_28_27       (uint32_t)0x18000000
#define MM_T_MISC_CTRL_I2C_ONOFF                 (uint32_t)0x04000000
#define MM_T_MISC_CTRL_UART_MODE                 (uint32_t)0x02000000
#define MM_T_MISC_STATUS_SYSTEM_INFO_31_28       (uint32_t)0xf0000000
#define MM_T_MISC_STATUS_BP_SHUT_INDICATOR       (uint32_t)0x08000000
#define MM_T_MISC_LED_CTRL_GREEN                 (uint32_t)0x80000000
#define MM_T_MISC_LED_CTRL_RED                   (uint32_t)0x40000000
#define MM_T_MISC_LED_CTRL_MANUAL                (uint32_t)0x20000000
#define MM_T_MISC_LTU_LK_ERR_PLL2_CNT_7_4        (uint32_t)0x000000f0
#define MM_T_MISC_LTU_LK_ERR_PLL1_CNT_3_0        (uint32_t)0x0000000f
#define MM_T_MISC_C0_RATE_CFG_VAL_3_0            (uint32_t)0x0000000f
#define MM_T_MISC_C1_RATE_CFG_VAL_3_0            (uint32_t)0x0000000f
#define MM_T_MISC_C2_RATE_CFG_VAL_3_0            (uint32_t)0x0000000f
#define MM_T_MISC_VCA_A0A1_GAIN_0_VCA_A1_GAIN_31_16 (uint32_t)0xffff0000
#define MM_T_MISC_VCA_A0A1_GAIN_0_VCA_A0_GAIN_15_0 (uint32_t)0x0000ffff
#define MM_T_MISC_VCA_A0A1_GAIN_1_VCA_A1_GAIN_31_16 (uint32_t)0xffff0000
#define MM_T_MISC_VCA_A0A1_GAIN_1_VCA_A0_GAIN_15_0 (uint32_t)0x0000ffff
#define MM_T_MISC_VCA_A0A1_GAIN_2_VCA_A1_GAIN_31_16 (uint32_t)0xffff0000
#define MM_T_MISC_VCA_A0A1_GAIN_2_VCA_A0_GAIN_15_0 (uint32_t)0x0000ffff
#define MM_T_MISC_VCA_A0A1_GAIN_3_VCA_A1_GAIN_31_16 (uint32_t)0xffff0000
#define MM_T_MISC_VCA_A0A1_GAIN_3_VCA_A0_GAIN_15_0 (uint32_t)0x0000ffff
#define MM_T_MISC_VCA_A0A1_GAIN_4_VCA_A1_GAIN_31_16 (uint32_t)0xffff0000
#define MM_T_MISC_VCA_A0A1_GAIN_4_VCA_A0_GAIN_15_0 (uint32_t)0x0000ffff
#define MM_T_MISC_VCA_A0A1_GAIN_5_VCA_A1_GAIN_31_16 (uint32_t)0xffff0000
#define MM_T_MISC_VCA_A0A1_GAIN_5_VCA_A0_GAIN_15_0 (uint32_t)0x0000ffff
#define MM_T_MISC_VCA_A0A1_GAIN_6_VCA_A1_GAIN_31_16 (uint32_t)0xffff0000
#define MM_T_MISC_VCA_A0A1_GAIN_6_VCA_A0_GAIN_15_0 (uint32_t)0x0000ffff
#define MM_T_MISC_VCA_A0A1_GAIN_7_VCA_A1_GAIN_31_16 (uint32_t)0xffff0000
#define MM_T_MISC_VCA_A0A1_GAIN_7_VCA_A0_GAIN_15_0 (uint32_t)0x0000ffff
#define MM_T_MISC_TOR_SEL_M_CFG_OVERRIDE_EN_2_0  (uint32_t)0x00000007
#define MM_T_MISC_BYPASS_MODE_VAL_31_0           (uint32_t)0xffffffff
#define MM_T_MISC_AD_GPIO_CTRL0_DATA_31_27       (uint32_t)0xf8000000
#define MM_T_MISC_AD_GPIO_CTRL1_DATA_31_27       (uint32_t)0xf8000000
#define MM_T_MISC_AD_GPIO_CTRL2_DATA_31_27       (uint32_t)0xf8000000
#define MM_T_MISC_AD_GPIO_CTRL3_DATA_31_27       (uint32_t)0xf8000000
#define MM_T_MISC_AD_GPIO_STAT0_DATA_31_13       (uint32_t)0xffffe000
#define MM_T_MISC_AD_GPIO_STAT1_DATA_31_13       (uint32_t)0xffffe000
#define MM_T_MISC_AD_GPIO_STAT2_DATA_31_13       (uint32_t)0xffffe000
#define MM_T_MISC_AD_GPIO_STAT3_DATA_31_13       (uint32_t)0xffffe000
#define MM_T_MISC_TD_SW_CTRL_TD_SW_MODE          (uint32_t)0x80000000
#define MM_T_MISC_TD_SW_CTRL_GPIO_TDD_23_12_8    (uint32_t)0x00001f00
#define MM_T_MISC_TD_SW_CTRL_GPIO_TDD_01_4_0     (uint32_t)0x0000001f
#define MM_T_MISC_TD_SW_CTRL_PA_ON_15_0          (uint32_t)0x0000ffff
#define MM_T_MISC_TD_SW_CTRL_LNA_ON_3_0          (uint32_t)0x0000000f
#define MM_T_MISC_TD_SW_CTRL_TOR_EN_7_0          (uint32_t)0x000000ff
#define MM_T_MISC_PSV_CTRL_ENB_GATE_122_DL       (uint32_t)0x00000008
#define MM_T_MISC_PSV_CTRL_ENB_GATE_491_TEST     (uint32_t)0x00000004
#define MM_T_MISC_PSV_CTRL_ENB_GATE_491_UL       (uint32_t)0x00000002
#define MM_T_MISC_PSV_CTRL_ENB_GATE_491_DL       (uint32_t)0x00000001
#define MM_T_MISC_PSV_RAMP_OFFSET_UL_CNT_27_16   (uint32_t)0x0fff0000
#define MM_T_MISC_PSV_RAMP_OFFSET_DL_CNT_11_0    (uint32_t)0x00000fff
#define MM_T_MISC_PSV_FLSH_OFFSET_UL_CNT_27_16   (uint32_t)0x0fff0000
#define MM_T_MISC_PSV_FLSH_OFFSET_DL_CNT_11_0    (uint32_t)0x00000fff
#define MM_T_MISC_DBG_RX_AGC3_13_12              (uint32_t)0x00003000
#define MM_T_MISC_DBG_RX_AGC2_9_8                (uint32_t)0x00000300
#define MM_T_MISC_DBG_RX_AGC1_5_4                (uint32_t)0x00000030
#define MM_T_MISC_DBG_RX_AGC0_1_0                (uint32_t)0x00000003
#define MM_T_MISC_PA_PRO_ALARM_DATA_MASK0_VAL_31_0 (uint32_t)0xffffffff
#define MM_T_MISC_PA_PRO_ALARM_DATA_MASK1_VAL_14_0 (uint32_t)0x00007fff
#define MM_T_MISC_PA_PRO_ALARM_PA_MASK0_VAL_31_0 (uint32_t)0xffffffff
#define MM_T_MISC_PA_PRO_ALARM_PA_MASK1_VAL_14_0 (uint32_t)0x00007fff
#define MM_T_MISC_PA_PRO_RECOVER_DLY_VAL_24_0    (uint32_t)0x01ffffff
#define MM_T_MISC_PA_PRO_ALARM_STAT0_VAL_31_0    (uint32_t)0xffffffff
#define MM_T_MISC_PA_PRO_ALARM_STAT1_VAL_14_0    (uint32_t)0x00007fff
#define MM_T_MISC_TEST_TRIGGER_TOR_PWR_SEL       (uint32_t)0x00000080
#define MM_T_MISC_TEST_TRIGGER_VAL_3_0           (uint32_t)0x0000000f
#define MM_T_MISC_RFS_ERR_DET_CTRL_REGEN_TRIG    (uint32_t)0x00000002
#define MM_T_MISC_RFS_ERR_DET_CTRL_CLR           (uint32_t)0x00000001
#define MM_T_MISC_RFS_ERR_DET_STAT0_DBG_31_16    (uint32_t)0xffff0000
#define MM_T_MISC_RFS_ERR_DET_STAT0_CNT_15_0     (uint32_t)0x0000ffff
#define MM_T_MISC_RFS_ERR_DET_STAT1_DBG_31_16    (uint32_t)0xffff0000
#define MM_T_MISC_RFS_ERR_DET_STAT1_CNT_15_0     (uint32_t)0x0000ffff
#define MM_T_MISC_RFS_ERR_DET_STAT2_CNT_15_0     (uint32_t)0x0000ffff
#define MM_T_MISC_PA_PRO_PA_OFF_DLY_VAL_24_0     (uint32_t)0x01ffffff

/*** REG *********************************************************************/
#define MM_T_PWR_DBG_SEL                         (uint32_t)0x00000200
#define MM_T_PWR_DBG_PREM                        (uint32_t)0x00000201
#define MM_T_PWR_DBG_SMPLS                       (uint32_t)0x00000202
#define MM_T_PWR_DBG_ANT_CAR_SEL                 (uint32_t)0x00000203
#define MM_T_PWR_DBG_IFFT_VAL                    (uint32_t)0x00000210
#define MM_T_PWR_DBG_DUC_VAL                     (uint32_t)0x00000211
#define MM_T_PWR_DBG_CFR_VAL                     (uint32_t)0x00000212
#define MM_T_PWR_DBG_DPD_VAL                     (uint32_t)0x00000213
#define MM_T_PWR_DBG_TOR_VAL                     (uint32_t)0x00000214
#define MM_T_PWR_DBG_ADC_VAL                     (uint32_t)0x00000215
#define MM_T_PWR_DBG_AGC_VAL                     (uint32_t)0x00000216
#define MM_T_PWR_DBG_FFT_VAL                     (uint32_t)0x00000217
#define MM_T_PWR_VCA_CAL_EN                      (uint32_t)0x00000220
#define MM_T_PWR_TOR_PREM                        (uint32_t)0x00000221
#define MM_T_PWR_VCA_TX_PREM                     (uint32_t)0x00000222
#define MM_T_PWR_VCA_SMPLS                       (uint32_t)0x00000223
#define MM_T_PWR_VCA_TX_ANT_0                    (uint32_t)0x00000230
#define MM_T_PWR_VCA_TX_ANT_1                    (uint32_t)0x00000238
#define MM_T_PWR_VCA_TX_ANT_2                    (uint32_t)0x00000240
#define MM_T_PWR_VCA_TX_ANT_3                    (uint32_t)0x00000248
#define MM_T_PWR_VCA_TX_ANT_4                    (uint32_t)0x00000250
#define MM_T_PWR_VCA_TX_ANT_5                    (uint32_t)0x00000258
#define MM_T_PWR_VCA_TX_ANT_6                    (uint32_t)0x00000260
#define MM_T_PWR_VCA_TX_ANT_7                    (uint32_t)0x00000268
#define MM_T_PWR_VCA_TX_ANT_8                    (uint32_t)0x00000270
#define MM_T_PWR_VCA_TX_ANT_9                    (uint32_t)0x00000278
#define MM_T_PWR_VCA_TX_ANT_10                   (uint32_t)0x00000280
#define MM_T_PWR_VCA_TX_ANT_11                   (uint32_t)0x00000288
#define MM_T_PWR_VCA_TX_ANT_12                   (uint32_t)0x00000290
#define MM_T_PWR_VCA_TX_ANT_13                   (uint32_t)0x00000298
#define MM_T_PWR_VCA_TX_ANT_14                   (uint32_t)0x000002a0
#define MM_T_PWR_VCA_TX_ANT_15                   (uint32_t)0x000002a8
#define MM_T_PWR_VCA_TOR_ANT_0                   (uint32_t)0x00000231
#define MM_T_PWR_VCA_TOR_ANT_1                   (uint32_t)0x00000239
#define MM_T_PWR_VCA_TOR_ANT_2                   (uint32_t)0x00000241
#define MM_T_PWR_VCA_TOR_ANT_3                   (uint32_t)0x00000249
#define MM_T_PWR_VCA_TOR_ANT_4                   (uint32_t)0x00000251
#define MM_T_PWR_VCA_TOR_ANT_5                   (uint32_t)0x00000259
#define MM_T_PWR_VCA_TOR_ANT_6                   (uint32_t)0x00000261
#define MM_T_PWR_VCA_TOR_ANT_7                   (uint32_t)0x00000269
#define MM_T_PWR_VCA_TOR_ANT_8                   (uint32_t)0x00000271
#define MM_T_PWR_VCA_TOR_ANT_9                   (uint32_t)0x00000279
#define MM_T_PWR_VCA_TOR_ANT_10                  (uint32_t)0x00000281
#define MM_T_PWR_VCA_TOR_ANT_11                  (uint32_t)0x00000289
#define MM_T_PWR_VCA_TOR_ANT_12                  (uint32_t)0x00000291
#define MM_T_PWR_VCA_TOR_ANT_13                  (uint32_t)0x00000299
#define MM_T_PWR_VCA_TOR_ANT_14                  (uint32_t)0x000002a1
#define MM_T_PWR_VCA_TOR_ANT_15                  (uint32_t)0x000002a9
#define MM_T_PWR_RSLT_IRQ                        (uint32_t)0x000002b8
#define MM_T_PWR_RSLT_IRQ_TRAP                   (uint32_t)0x000002b9
#define MM_T_PWR_RSLT_IRQ_MASK                   (uint32_t)0x000002ba
#define MM_T_PWR_RSLT_IRQ_FORCE                  (uint32_t)0x000002bb
#define MM_T_PWR_RSLT_IRQ_DB                     (uint32_t)0x000002bc
#define MM_T_PWR_RSLT_IRQ_TRIG                   (uint32_t)0x000002bd
#define MM_T_PWR_PRO_THRED                       (uint32_t)0x000002c0
#define MM_T_PWR_DBG_TDD                         (uint32_t)0x000002c1

/*** FIELD *******************************************************************/
#define MM_T_PWR_DBG_SEL_IFFT                    (uint32_t)0x00000080
#define MM_T_PWR_DBG_SEL_DUC                     (uint32_t)0x00000040
#define MM_T_PWR_DBG_SEL_CFR                     (uint32_t)0x00000020
#define MM_T_PWR_DBG_SEL_DPD                     (uint32_t)0x00000010
#define MM_T_PWR_DBG_SEL_TOR                     (uint32_t)0x00000008
#define MM_T_PWR_DBG_SEL_ADC                     (uint32_t)0x00000004
#define MM_T_PWR_DBG_SEL_AGC                     (uint32_t)0x00000002
#define MM_T_PWR_DBG_SEL_FFT                     (uint32_t)0x00000001
#define MM_T_PWR_DBG_PREM_DLY_21_0               (uint32_t)0x003fffff
#define MM_T_PWR_DBG_SMPLS_SMPLS_21_0            (uint32_t)0x003fffff
#define MM_T_PWR_DBG_ANT_CAR_SEL_CAR_SEL_9_8     (uint32_t)0x00000300
#define MM_T_PWR_DBG_ANT_CAR_SEL_ANT_SEL_3_0     (uint32_t)0x0000000f
#define MM_T_PWR_DBG_IFFT_VAL_MANTISSA_23_8      (uint32_t)0x00ffff00
#define MM_T_PWR_DBG_IFFT_VAL_SHIFT_5_0          (uint32_t)0x0000003f
#define MM_T_PWR_DBG_DUC_VAL_MANTISSA_23_8       (uint32_t)0x00ffff00
#define MM_T_PWR_DBG_DUC_VAL_SHIFT_5_0           (uint32_t)0x0000003f
#define MM_T_PWR_DBG_CFR_VAL_MANTISSA_23_8       (uint32_t)0x00ffff00
#define MM_T_PWR_DBG_CFR_VAL_SHIFT_5_0           (uint32_t)0x0000003f
#define MM_T_PWR_DBG_DPD_VAL_MANTISSA_23_8       (uint32_t)0x00ffff00
#define MM_T_PWR_DBG_DPD_VAL_SHIFT_5_0           (uint32_t)0x0000003f
#define MM_T_PWR_DBG_TOR_VAL_MANTISSA_23_8       (uint32_t)0x00ffff00
#define MM_T_PWR_DBG_TOR_VAL_SHIFT_5_0           (uint32_t)0x0000003f
#define MM_T_PWR_DBG_ADC_VAL_MANTISSA_23_8       (uint32_t)0x00ffff00
#define MM_T_PWR_DBG_ADC_VAL_SHIFT_5_0           (uint32_t)0x0000003f
#define MM_T_PWR_DBG_AGC_VAL_MANTISSA_23_8       (uint32_t)0x00ffff00
#define MM_T_PWR_DBG_AGC_VAL_SHIFT_5_0           (uint32_t)0x0000003f
#define MM_T_PWR_DBG_FFT_VAL_MANTISSA_23_8       (uint32_t)0x00ffff00
#define MM_T_PWR_DBG_FFT_VAL_SHIFT_5_0           (uint32_t)0x0000003f
#define MM_T_PWR_VCA_CAL_EN_VCA_EN               (uint32_t)0x00000001
#define MM_T_PWR_TOR_PREM_DLY_21_0               (uint32_t)0x003fffff
#define MM_T_PWR_VCA_TX_PREM_DLY_21_0            (uint32_t)0x003fffff
#define MM_T_PWR_VCA_SMPLS_SMPLS_20_0            (uint32_t)0x001fffff
#define MM_T_PWR_VCA_TX_ANT_0_MANTISSA_23_8      (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TX_ANT_0_SHIFT_5_0          (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TX_ANT_1_MANTISSA_23_8      (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TX_ANT_1_SHIFT_5_0          (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TX_ANT_2_MANTISSA_23_8      (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TX_ANT_2_SHIFT_5_0          (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TX_ANT_3_MANTISSA_23_8      (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TX_ANT_3_SHIFT_5_0          (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TX_ANT_4_MANTISSA_23_8      (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TX_ANT_4_SHIFT_5_0          (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TX_ANT_5_MANTISSA_23_8      (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TX_ANT_5_SHIFT_5_0          (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TX_ANT_6_MANTISSA_23_8      (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TX_ANT_6_SHIFT_5_0          (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TX_ANT_7_MANTISSA_23_8      (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TX_ANT_7_SHIFT_5_0          (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TX_ANT_8_MANTISSA_23_8      (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TX_ANT_8_SHIFT_5_0          (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TX_ANT_9_MANTISSA_23_8      (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TX_ANT_9_SHIFT_5_0          (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TX_ANT_10_MANTISSA_23_8     (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TX_ANT_10_SHIFT_5_0         (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TX_ANT_11_MANTISSA_23_8     (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TX_ANT_11_SHIFT_5_0         (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TX_ANT_12_MANTISSA_23_8     (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TX_ANT_12_SHIFT_5_0         (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TX_ANT_13_MANTISSA_23_8     (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TX_ANT_13_SHIFT_5_0         (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TX_ANT_14_MANTISSA_23_8     (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TX_ANT_14_SHIFT_5_0         (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TX_ANT_15_MANTISSA_23_8     (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TX_ANT_15_SHIFT_5_0         (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TOR_ANT_0_MANTISSA_23_8     (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TOR_ANT_0_SHIFT_5_0         (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TOR_ANT_1_MANTISSA_23_8     (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TOR_ANT_1_SHIFT_5_0         (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TOR_ANT_2_MANTISSA_23_8     (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TOR_ANT_2_SHIFT_5_0         (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TOR_ANT_3_MANTISSA_23_8     (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TOR_ANT_3_SHIFT_5_0         (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TOR_ANT_4_MANTISSA_23_8     (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TOR_ANT_4_SHIFT_5_0         (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TOR_ANT_5_MANTISSA_23_8     (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TOR_ANT_5_SHIFT_5_0         (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TOR_ANT_6_MANTISSA_23_8     (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TOR_ANT_6_SHIFT_5_0         (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TOR_ANT_7_MANTISSA_23_8     (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TOR_ANT_7_SHIFT_5_0         (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TOR_ANT_8_MANTISSA_23_8     (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TOR_ANT_8_SHIFT_5_0         (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TOR_ANT_9_MANTISSA_23_8     (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TOR_ANT_9_SHIFT_5_0         (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TOR_ANT_10_MANTISSA_23_8    (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TOR_ANT_10_SHIFT_5_0        (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TOR_ANT_11_MANTISSA_23_8    (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TOR_ANT_11_SHIFT_5_0        (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TOR_ANT_12_MANTISSA_23_8    (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TOR_ANT_12_SHIFT_5_0        (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TOR_ANT_13_MANTISSA_23_8    (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TOR_ANT_13_SHIFT_5_0        (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TOR_ANT_14_MANTISSA_23_8    (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TOR_ANT_14_SHIFT_5_0        (uint32_t)0x0000003f
#define MM_T_PWR_VCA_TOR_ANT_15_MANTISSA_23_8    (uint32_t)0x00ffff00
#define MM_T_PWR_VCA_TOR_ANT_15_SHIFT_5_0        (uint32_t)0x0000003f
#define MM_T_PWR_RSLT_IRQ_VCA                    (uint32_t)0x00000002
#define MM_T_PWR_RSLT_IRQ_DBG                    (uint32_t)0x00000001
#define MM_T_PWR_RSLT_IRQ_TRAP_VCA               (uint32_t)0x00000002
#define MM_T_PWR_RSLT_IRQ_TRAP_DBG               (uint32_t)0x00000001
#define MM_T_PWR_RSLT_IRQ_MASK_VCA               (uint32_t)0x00000002
#define MM_T_PWR_RSLT_IRQ_MASK_DBG               (uint32_t)0x00000001
#define MM_T_PWR_RSLT_IRQ_FORCE_VCA              (uint32_t)0x00000002
#define MM_T_PWR_RSLT_IRQ_FORCE_DBG              (uint32_t)0x00000001
#define MM_T_PWR_RSLT_IRQ_DB_VCA                 (uint32_t)0x00000002
#define MM_T_PWR_RSLT_IRQ_DB_DBG                 (uint32_t)0x00000001
#define MM_T_PWR_RSLT_IRQ_TRIG_VCA               (uint32_t)0x00000002
#define MM_T_PWR_RSLT_IRQ_TRIG_DBG               (uint32_t)0x00000001
#define MM_T_PWR_PRO_THRED_VAL_15_0              (uint32_t)0x0000ffff
#define MM_T_PWR_DBG_TDD_EN                      (uint32_t)0x80000000
#define MM_T_PWR_DBG_TDD_VCA_EN                  (uint32_t)0x00000200
#define MM_T_PWR_DBG_TDD_ANT_SEL_3_0             (uint32_t)0x0000000f

/*** REG *********************************************************************/
#define MM_T_ECP0_0_SR                           (uint32_t)0x00000400
#define MM_T_ECP0_0_SR_TRAP                      (uint32_t)0x00000401
#define MM_T_ECP0_0_SR_MASK                      (uint32_t)0x00000402
#define MM_T_ECP0_0_SR_FORCE                     (uint32_t)0x00000403
#define MM_T_ECP0_0_SR_DB                        (uint32_t)0x00000404
#define MM_T_ECP0_0_SR_TRIG                      (uint32_t)0x00000405
#define MM_T_ECP0_0_RX_SR                        (uint32_t)0x0000040a
#define MM_T_ECP0_0_RX_CMD                       (uint32_t)0x0000040b
#define MM_T_ECP0_0_RX_MEM                       (uint32_t)0x0000040c
#define MM_T_ECP0_0_TX_CR                        (uint32_t)0x0000040d
#define MM_T_ECP0_0_TX_CMD                       (uint32_t)0x0000040e
#define MM_T_ECP0_0_TX_MEM                       (uint32_t)0x0000040f
#define MM_T_ECP0_1_SR                           (uint32_t)0x00000414
#define MM_T_ECP0_1_SR_TRAP                      (uint32_t)0x00000415
#define MM_T_ECP0_1_SR_MASK                      (uint32_t)0x00000416
#define MM_T_ECP0_1_SR_FORCE                     (uint32_t)0x00000417
#define MM_T_ECP0_1_SR_DB                        (uint32_t)0x00000418
#define MM_T_ECP0_1_SR_TRIG                      (uint32_t)0x00000419
#define MM_T_ECP0_1_RX_SR                        (uint32_t)0x0000041e
#define MM_T_ECP0_1_RX_CMD                       (uint32_t)0x0000041f
#define MM_T_ECP0_1_RX_MEM                       (uint32_t)0x00000420
#define MM_T_ECP0_1_TX_CR                        (uint32_t)0x00000421
#define MM_T_ECP0_1_TX_CMD                       (uint32_t)0x00000422
#define MM_T_ECP0_1_TX_MEM                       (uint32_t)0x00000423
#define MM_T_ECP0_IRQ                            (uint32_t)0x00000428
#define MM_T_ECP0_IRQ_TRAP                       (uint32_t)0x00000429
#define MM_T_ECP0_IRQ_MASK                       (uint32_t)0x0000042a
#define MM_T_ECP0_IRQ_FORCE                      (uint32_t)0x0000042b
#define MM_T_ECP0_IRQ_DB                         (uint32_t)0x0000042c
#define MM_T_ECP0_IRQ_TRIG                       (uint32_t)0x0000042d

/*** FIELD *******************************************************************/
#define MM_T_ECP0_0_SR_TX_ERR                    (uint32_t)0x01000000
#define MM_T_ECP0_0_SR_TX_MEM_EMPTY              (uint32_t)0x00200000
#define MM_T_ECP0_0_SR_TX_MEM_FULL               (uint32_t)0x00100000
#define MM_T_ECP0_0_SR_TX_COMP                   (uint32_t)0x00010000
#define MM_T_ECP0_0_SR_RX_LOST                   (uint32_t)0x00000400
#define MM_T_ECP0_0_SR_RX_ERR                    (uint32_t)0x00000200
#define MM_T_ECP0_0_SR_RX_CRC_ERR                (uint32_t)0x00000100
#define MM_T_ECP0_0_SR_RX_MEM_EMPTY              (uint32_t)0x00000020
#define MM_T_ECP0_0_SR_RX_MEM_FULL               (uint32_t)0x00000010
#define MM_T_ECP0_0_SR_RX_MSG_REC                (uint32_t)0x00000001
#define MM_T_ECP0_0_SR_TRAP_TX_ERR               (uint32_t)0x01000000
#define MM_T_ECP0_0_SR_TRAP_TX_MEM_EMPTY         (uint32_t)0x00200000
#define MM_T_ECP0_0_SR_TRAP_TX_MEM_FULL          (uint32_t)0x00100000
#define MM_T_ECP0_0_SR_TRAP_TX_COMP              (uint32_t)0x00010000
#define MM_T_ECP0_0_SR_TRAP_RX_LOST              (uint32_t)0x00000400
#define MM_T_ECP0_0_SR_TRAP_RX_ERR               (uint32_t)0x00000200
#define MM_T_ECP0_0_SR_TRAP_RX_CRC_ERR           (uint32_t)0x00000100
#define MM_T_ECP0_0_SR_TRAP_RX_MEM_EMPTY         (uint32_t)0x00000020
#define MM_T_ECP0_0_SR_TRAP_RX_MEM_FULL          (uint32_t)0x00000010
#define MM_T_ECP0_0_SR_TRAP_RX_MSG_REC           (uint32_t)0x00000001
#define MM_T_ECP0_0_SR_MASK_TX_ERR               (uint32_t)0x01000000
#define MM_T_ECP0_0_SR_MASK_TX_MEM_EMPTY         (uint32_t)0x00200000
#define MM_T_ECP0_0_SR_MASK_TX_MEM_FULL          (uint32_t)0x00100000
#define MM_T_ECP0_0_SR_MASK_TX_COMP              (uint32_t)0x00010000
#define MM_T_ECP0_0_SR_MASK_RX_LOST              (uint32_t)0x00000400
#define MM_T_ECP0_0_SR_MASK_RX_ERR               (uint32_t)0x00000200
#define MM_T_ECP0_0_SR_MASK_RX_CRC_ERR           (uint32_t)0x00000100
#define MM_T_ECP0_0_SR_MASK_RX_MEM_EMPTY         (uint32_t)0x00000020
#define MM_T_ECP0_0_SR_MASK_RX_MEM_FULL          (uint32_t)0x00000010
#define MM_T_ECP0_0_SR_MASK_RX_MSG_REC           (uint32_t)0x00000001
#define MM_T_ECP0_0_SR_FORCE_TX_ERR              (uint32_t)0x01000000
#define MM_T_ECP0_0_SR_FORCE_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_T_ECP0_0_SR_FORCE_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_T_ECP0_0_SR_FORCE_TX_COMP             (uint32_t)0x00010000
#define MM_T_ECP0_0_SR_FORCE_RX_LOST             (uint32_t)0x00000400
#define MM_T_ECP0_0_SR_FORCE_RX_ERR              (uint32_t)0x00000200
#define MM_T_ECP0_0_SR_FORCE_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_T_ECP0_0_SR_FORCE_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_T_ECP0_0_SR_FORCE_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_T_ECP0_0_SR_FORCE_RX_MSG_REC          (uint32_t)0x00000001
#define MM_T_ECP0_0_SR_DB_TX_ERR                 (uint32_t)0x01000000
#define MM_T_ECP0_0_SR_DB_TX_MEM_EMPTY           (uint32_t)0x00200000
#define MM_T_ECP0_0_SR_DB_TX_MEM_FULL            (uint32_t)0x00100000
#define MM_T_ECP0_0_SR_DB_TX_COMP                (uint32_t)0x00010000
#define MM_T_ECP0_0_SR_DB_RX_LOST                (uint32_t)0x00000400
#define MM_T_ECP0_0_SR_DB_RX_ERR                 (uint32_t)0x00000200
#define MM_T_ECP0_0_SR_DB_RX_CRC_ERR             (uint32_t)0x00000100
#define MM_T_ECP0_0_SR_DB_RX_MEM_EMPTY           (uint32_t)0x00000020
#define MM_T_ECP0_0_SR_DB_RX_MEM_FULL            (uint32_t)0x00000010
#define MM_T_ECP0_0_SR_DB_RX_MSG_REC             (uint32_t)0x00000001
#define MM_T_ECP0_0_SR_TRIG_TX_ERR               (uint32_t)0x01000000
#define MM_T_ECP0_0_SR_TRIG_TX_MEM_EMPTY         (uint32_t)0x00200000
#define MM_T_ECP0_0_SR_TRIG_TX_MEM_FULL          (uint32_t)0x00100000
#define MM_T_ECP0_0_SR_TRIG_TX_COMP              (uint32_t)0x00010000
#define MM_T_ECP0_0_SR_TRIG_RX_LOST              (uint32_t)0x00000400
#define MM_T_ECP0_0_SR_TRIG_RX_ERR               (uint32_t)0x00000200
#define MM_T_ECP0_0_SR_TRIG_RX_CRC_ERR           (uint32_t)0x00000100
#define MM_T_ECP0_0_SR_TRIG_RX_MEM_EMPTY         (uint32_t)0x00000020
#define MM_T_ECP0_0_SR_TRIG_RX_MEM_FULL          (uint32_t)0x00000010
#define MM_T_ECP0_0_SR_TRIG_RX_MSG_REC           (uint32_t)0x00000001
#define MM_T_ECP0_0_RX_SR_ADDR_29_24             (uint32_t)0x3f000000
#define MM_T_ECP0_0_RX_SR_MSG_NR_23_20           (uint32_t)0x00f00000
#define MM_T_ECP0_0_RX_SR_PCL_17_12              (uint32_t)0x0003f000
#define MM_T_ECP0_0_RX_SR_LENGTH_11_0            (uint32_t)0x00000fff
#define MM_T_ECP0_0_RX_CMD_RESET                 (uint32_t)0x00000001
#define MM_T_ECP0_0_RX_MEM_DATA_31_0             (uint32_t)0xffffffff
#define MM_T_ECP0_0_TX_CR_ADDR_29_24             (uint32_t)0x3f000000
#define MM_T_ECP0_0_TX_CR_MSG_NR_19_16           (uint32_t)0x000f0000
#define MM_T_ECP0_0_TX_CR_LENGTH_11_0            (uint32_t)0x00000fff
#define MM_T_ECP0_0_TX_CMD_RESET                 (uint32_t)0x00000010
#define MM_T_ECP0_0_TX_CMD_SEND                  (uint32_t)0x00000001
#define MM_T_ECP0_0_TX_MEM_DATA_31_0             (uint32_t)0xffffffff
#define MM_T_ECP0_1_SR_TX_ERR                    (uint32_t)0x01000000
#define MM_T_ECP0_1_SR_TX_MEM_EMPTY              (uint32_t)0x00200000
#define MM_T_ECP0_1_SR_TX_MEM_FULL               (uint32_t)0x00100000
#define MM_T_ECP0_1_SR_TX_COMP                   (uint32_t)0x00010000
#define MM_T_ECP0_1_SR_RX_LOST                   (uint32_t)0x00000400
#define MM_T_ECP0_1_SR_RX_ERR                    (uint32_t)0x00000200
#define MM_T_ECP0_1_SR_RX_CRC_ERR                (uint32_t)0x00000100
#define MM_T_ECP0_1_SR_RX_MEM_EMPTY              (uint32_t)0x00000020
#define MM_T_ECP0_1_SR_RX_MEM_FULL               (uint32_t)0x00000010
#define MM_T_ECP0_1_SR_RX_MSG_REC                (uint32_t)0x00000001
#define MM_T_ECP0_1_SR_TRAP_TX_ERR               (uint32_t)0x01000000
#define MM_T_ECP0_1_SR_TRAP_TX_MEM_EMPTY         (uint32_t)0x00200000
#define MM_T_ECP0_1_SR_TRAP_TX_MEM_FULL          (uint32_t)0x00100000
#define MM_T_ECP0_1_SR_TRAP_TX_COMP              (uint32_t)0x00010000
#define MM_T_ECP0_1_SR_TRAP_RX_LOST              (uint32_t)0x00000400
#define MM_T_ECP0_1_SR_TRAP_RX_ERR               (uint32_t)0x00000200
#define MM_T_ECP0_1_SR_TRAP_RX_CRC_ERR           (uint32_t)0x00000100
#define MM_T_ECP0_1_SR_TRAP_RX_MEM_EMPTY         (uint32_t)0x00000020
#define MM_T_ECP0_1_SR_TRAP_RX_MEM_FULL          (uint32_t)0x00000010
#define MM_T_ECP0_1_SR_TRAP_RX_MSG_REC           (uint32_t)0x00000001
#define MM_T_ECP0_1_SR_MASK_TX_ERR               (uint32_t)0x01000000
#define MM_T_ECP0_1_SR_MASK_TX_MEM_EMPTY         (uint32_t)0x00200000
#define MM_T_ECP0_1_SR_MASK_TX_MEM_FULL          (uint32_t)0x00100000
#define MM_T_ECP0_1_SR_MASK_TX_COMP              (uint32_t)0x00010000
#define MM_T_ECP0_1_SR_MASK_RX_LOST              (uint32_t)0x00000400
#define MM_T_ECP0_1_SR_MASK_RX_ERR               (uint32_t)0x00000200
#define MM_T_ECP0_1_SR_MASK_RX_CRC_ERR           (uint32_t)0x00000100
#define MM_T_ECP0_1_SR_MASK_RX_MEM_EMPTY         (uint32_t)0x00000020
#define MM_T_ECP0_1_SR_MASK_RX_MEM_FULL          (uint32_t)0x00000010
#define MM_T_ECP0_1_SR_MASK_RX_MSG_REC           (uint32_t)0x00000001
#define MM_T_ECP0_1_SR_FORCE_TX_ERR              (uint32_t)0x01000000
#define MM_T_ECP0_1_SR_FORCE_TX_MEM_EMPTY        (uint32_t)0x00200000
#define MM_T_ECP0_1_SR_FORCE_TX_MEM_FULL         (uint32_t)0x00100000
#define MM_T_ECP0_1_SR_FORCE_TX_COMP             (uint32_t)0x00010000
#define MM_T_ECP0_1_SR_FORCE_RX_LOST             (uint32_t)0x00000400
#define MM_T_ECP0_1_SR_FORCE_RX_ERR              (uint32_t)0x00000200
#define MM_T_ECP0_1_SR_FORCE_RX_CRC_ERR          (uint32_t)0x00000100
#define MM_T_ECP0_1_SR_FORCE_RX_MEM_EMPTY        (uint32_t)0x00000020
#define MM_T_ECP0_1_SR_FORCE_RX_MEM_FULL         (uint32_t)0x00000010
#define MM_T_ECP0_1_SR_FORCE_RX_MSG_REC          (uint32_t)0x00000001
#define MM_T_ECP0_1_SR_DB_TX_ERR                 (uint32_t)0x01000000
#define MM_T_ECP0_1_SR_DB_TX_MEM_EMPTY           (uint32_t)0x00200000
#define MM_T_ECP0_1_SR_DB_TX_MEM_FULL            (uint32_t)0x00100000
#define MM_T_ECP0_1_SR_DB_TX_COMP                (uint32_t)0x00010000
#define MM_T_ECP0_1_SR_DB_RX_LOST                (uint32_t)0x00000400
#define MM_T_ECP0_1_SR_DB_RX_ERR                 (uint32_t)0x00000200
#define MM_T_ECP0_1_SR_DB_RX_CRC_ERR             (uint32_t)0x00000100
#define MM_T_ECP0_1_SR_DB_RX_MEM_EMPTY           (uint32_t)0x00000020
#define MM_T_ECP0_1_SR_DB_RX_MEM_FULL            (uint32_t)0x00000010
#define MM_T_ECP0_1_SR_DB_RX_MSG_REC             (uint32_t)0x00000001
#define MM_T_ECP0_1_SR_TRIG_TX_ERR               (uint32_t)0x01000000
#define MM_T_ECP0_1_SR_TRIG_TX_MEM_EMPTY         (uint32_t)0x00200000
#define MM_T_ECP0_1_SR_TRIG_TX_MEM_FULL          (uint32_t)0x00100000
#define MM_T_ECP0_1_SR_TRIG_TX_COMP              (uint32_t)0x00010000
#define MM_T_ECP0_1_SR_TRIG_RX_LOST              (uint32_t)0x00000400
#define MM_T_ECP0_1_SR_TRIG_RX_ERR               (uint32_t)0x00000200
#define MM_T_ECP0_1_SR_TRIG_RX_CRC_ERR           (uint32_t)0x00000100
#define MM_T_ECP0_1_SR_TRIG_RX_MEM_EMPTY         (uint32_t)0x00000020
#define MM_T_ECP0_1_SR_TRIG_RX_MEM_FULL          (uint32_t)0x00000010
#define MM_T_ECP0_1_SR_TRIG_RX_MSG_REC           (uint32_t)0x00000001
#define MM_T_ECP0_1_RX_SR_ADDR_29_24             (uint32_t)0x3f000000
#define MM_T_ECP0_1_RX_SR_MSG_NR_23_20           (uint32_t)0x00f00000
#define MM_T_ECP0_1_RX_SR_PCL_17_12              (uint32_t)0x0003f000
#define MM_T_ECP0_1_RX_SR_LENGTH_11_0            (uint32_t)0x00000fff
#define MM_T_ECP0_1_RX_CMD_RESET                 (uint32_t)0x00000001
#define MM_T_ECP0_1_RX_MEM_DATA_31_0             (uint32_t)0xffffffff
#define MM_T_ECP0_1_TX_CR_ADDR_29_24             (uint32_t)0x3f000000
#define MM_T_ECP0_1_TX_CR_MSG_NR_19_16           (uint32_t)0x000f0000
#define MM_T_ECP0_1_TX_CR_LENGTH_11_0            (uint32_t)0x00000fff
#define MM_T_ECP0_1_TX_CMD_RESET                 (uint32_t)0x00000010
#define MM_T_ECP0_1_TX_CMD_SEND                  (uint32_t)0x00000001
#define MM_T_ECP0_1_TX_MEM_DATA_31_0             (uint32_t)0xffffffff
#define MM_T_ECP0_IRQ_ECP0_1                     (uint32_t)0x00000002
#define MM_T_ECP0_IRQ_ECP0_0                     (uint32_t)0x00000001
#define MM_T_ECP0_IRQ_TRAP_ECP0_1                (uint32_t)0x00000002
#define MM_T_ECP0_IRQ_TRAP_ECP0_0                (uint32_t)0x00000001
#define MM_T_ECP0_IRQ_MASK_ECP0_1                (uint32_t)0x00000002
#define MM_T_ECP0_IRQ_MASK_ECP0_0                (uint32_t)0x00000001
#define MM_T_ECP0_IRQ_FORCE_ECP0_1               (uint32_t)0x00000002
#define MM_T_ECP0_IRQ_FORCE_ECP0_0               (uint32_t)0x00000001
#define MM_T_ECP0_IRQ_DB_ECP0_1                  (uint32_t)0x00000002
#define MM_T_ECP0_IRQ_DB_ECP0_0                  (uint32_t)0x00000001
#define MM_T_ECP0_IRQ_TRIG_ECP0_1                (uint32_t)0x00000002
#define MM_T_ECP0_IRQ_TRIG_ECP0_0                (uint32_t)0x00000001

/*** REG *********************************************************************/
#define MM_T_DDC_CTRL_CFG                        (uint32_t)0x00000600
#define MM_T_DDC_SRC_SEL_0                       (uint32_t)0x00000601
#define MM_T_DDC_SRC_SEL_1                       (uint32_t)0x00000681
#define MM_T_DDC_C0A0_GAIN_0                     (uint32_t)0x00000602
#define MM_T_DDC_C0A0_GAIN_1                     (uint32_t)0x00000682
#define MM_T_DDC_C0A1_GAIN_0                     (uint32_t)0x00000603
#define MM_T_DDC_C0A1_GAIN_1                     (uint32_t)0x00000683
#define MM_T_DDC_C0A2_GAIN_0                     (uint32_t)0x00000604
#define MM_T_DDC_C0A2_GAIN_1                     (uint32_t)0x00000684
#define MM_T_DDC_C0A3_GAIN_0                     (uint32_t)0x00000605
#define MM_T_DDC_C0A3_GAIN_1                     (uint32_t)0x00000685
#define MM_T_DDC_C0A4_GAIN_0                     (uint32_t)0x00000606
#define MM_T_DDC_C0A4_GAIN_1                     (uint32_t)0x00000686
#define MM_T_DDC_C0A5_GAIN_0                     (uint32_t)0x00000607
#define MM_T_DDC_C0A5_GAIN_1                     (uint32_t)0x00000687
#define MM_T_DDC_C0A6_GAIN_0                     (uint32_t)0x00000608
#define MM_T_DDC_C0A6_GAIN_1                     (uint32_t)0x00000688
#define MM_T_DDC_C0A7_GAIN_0                     (uint32_t)0x00000609
#define MM_T_DDC_C0A7_GAIN_1                     (uint32_t)0x00000689
#define MM_T_DDC_C1A0_GAIN_0                     (uint32_t)0x0000060a
#define MM_T_DDC_C1A0_GAIN_1                     (uint32_t)0x0000068a
#define MM_T_DDC_C1A1_GAIN_0                     (uint32_t)0x0000060b
#define MM_T_DDC_C1A1_GAIN_1                     (uint32_t)0x0000068b
#define MM_T_DDC_C1A2_GAIN_0                     (uint32_t)0x0000060c
#define MM_T_DDC_C1A2_GAIN_1                     (uint32_t)0x0000068c
#define MM_T_DDC_C1A3_GAIN_0                     (uint32_t)0x0000060d
#define MM_T_DDC_C1A3_GAIN_1                     (uint32_t)0x0000068d
#define MM_T_DDC_C1A4_GAIN_0                     (uint32_t)0x0000060e
#define MM_T_DDC_C1A4_GAIN_1                     (uint32_t)0x0000068e
#define MM_T_DDC_C1A5_GAIN_0                     (uint32_t)0x0000060f
#define MM_T_DDC_C1A5_GAIN_1                     (uint32_t)0x0000068f
#define MM_T_DDC_C1A6_GAIN_0                     (uint32_t)0x00000610
#define MM_T_DDC_C1A6_GAIN_1                     (uint32_t)0x00000690
#define MM_T_DDC_C1A7_GAIN_0                     (uint32_t)0x00000611
#define MM_T_DDC_C1A7_GAIN_1                     (uint32_t)0x00000691
#define MM_T_DDC_C2A0_GAIN_0                     (uint32_t)0x00000612
#define MM_T_DDC_C2A0_GAIN_1                     (uint32_t)0x00000692
#define MM_T_DDC_C2A1_GAIN_0                     (uint32_t)0x00000613
#define MM_T_DDC_C2A1_GAIN_1                     (uint32_t)0x00000693
#define MM_T_DDC_C2A2_GAIN_0                     (uint32_t)0x00000614
#define MM_T_DDC_C2A2_GAIN_1                     (uint32_t)0x00000694
#define MM_T_DDC_C2A3_GAIN_0                     (uint32_t)0x00000615
#define MM_T_DDC_C2A3_GAIN_1                     (uint32_t)0x00000695
#define MM_T_DDC_C2A4_GAIN_0                     (uint32_t)0x00000616
#define MM_T_DDC_C2A4_GAIN_1                     (uint32_t)0x00000696
#define MM_T_DDC_C2A5_GAIN_0                     (uint32_t)0x00000617
#define MM_T_DDC_C2A5_GAIN_1                     (uint32_t)0x00000697
#define MM_T_DDC_C2A6_GAIN_0                     (uint32_t)0x00000618
#define MM_T_DDC_C2A6_GAIN_1                     (uint32_t)0x00000698
#define MM_T_DDC_C2A7_GAIN_0                     (uint32_t)0x00000619
#define MM_T_DDC_C2A7_GAIN_1                     (uint32_t)0x00000699
#define MM_T_DDC_C0_FREQ_0                       (uint32_t)0x0000061a
#define MM_T_DDC_C0_FREQ_1                       (uint32_t)0x0000069a
#define MM_T_DDC_C1_FREQ_0                       (uint32_t)0x0000061b
#define MM_T_DDC_C1_FREQ_1                       (uint32_t)0x0000069b
#define MM_T_DDC_C2_FREQ_0                       (uint32_t)0x0000061c
#define MM_T_DDC_C2_FREQ_1                       (uint32_t)0x0000069c
#define MM_T_DDC_C0A0_DELAY_0                    (uint32_t)0x0000061d
#define MM_T_DDC_C0A0_DELAY_1                    (uint32_t)0x0000069d
#define MM_T_DDC_C0A1_DELAY_0                    (uint32_t)0x0000061e
#define MM_T_DDC_C0A1_DELAY_1                    (uint32_t)0x0000069e
#define MM_T_DDC_C0A2_DELAY_0                    (uint32_t)0x0000061f
#define MM_T_DDC_C0A2_DELAY_1                    (uint32_t)0x0000069f
#define MM_T_DDC_C0A3_DELAY_0                    (uint32_t)0x00000620
#define MM_T_DDC_C0A3_DELAY_1                    (uint32_t)0x000006a0
#define MM_T_DDC_C0A4_DELAY_0                    (uint32_t)0x00000621
#define MM_T_DDC_C0A4_DELAY_1                    (uint32_t)0x000006a1
#define MM_T_DDC_C0A5_DELAY_0                    (uint32_t)0x00000622
#define MM_T_DDC_C0A5_DELAY_1                    (uint32_t)0x000006a2
#define MM_T_DDC_C0A6_DELAY_0                    (uint32_t)0x00000623
#define MM_T_DDC_C0A6_DELAY_1                    (uint32_t)0x000006a3
#define MM_T_DDC_C0A7_DELAY_0                    (uint32_t)0x00000624
#define MM_T_DDC_C0A7_DELAY_1                    (uint32_t)0x000006a4
#define MM_T_DDC_C1A0_DELAY_0                    (uint32_t)0x00000625
#define MM_T_DDC_C1A0_DELAY_1                    (uint32_t)0x000006a5
#define MM_T_DDC_C1A1_DELAY_0                    (uint32_t)0x00000626
#define MM_T_DDC_C1A1_DELAY_1                    (uint32_t)0x000006a6
#define MM_T_DDC_C1A2_DELAY_0                    (uint32_t)0x00000627
#define MM_T_DDC_C1A2_DELAY_1                    (uint32_t)0x000006a7
#define MM_T_DDC_C1A3_DELAY_0                    (uint32_t)0x00000628
#define MM_T_DDC_C1A3_DELAY_1                    (uint32_t)0x000006a8
#define MM_T_DDC_C1A4_DELAY_0                    (uint32_t)0x00000629
#define MM_T_DDC_C1A4_DELAY_1                    (uint32_t)0x000006a9
#define MM_T_DDC_C1A5_DELAY_0                    (uint32_t)0x0000062a
#define MM_T_DDC_C1A5_DELAY_1                    (uint32_t)0x000006aa
#define MM_T_DDC_C1A6_DELAY_0                    (uint32_t)0x0000062b
#define MM_T_DDC_C1A6_DELAY_1                    (uint32_t)0x000006ab
#define MM_T_DDC_C1A7_DELAY_0                    (uint32_t)0x0000062c
#define MM_T_DDC_C1A7_DELAY_1                    (uint32_t)0x000006ac
#define MM_T_DDC_C2A0_DELAY_0                    (uint32_t)0x0000062d
#define MM_T_DDC_C2A0_DELAY_1                    (uint32_t)0x000006ad
#define MM_T_DDC_C2A1_DELAY_0                    (uint32_t)0x0000062e
#define MM_T_DDC_C2A1_DELAY_1                    (uint32_t)0x000006ae
#define MM_T_DDC_C2A2_DELAY_0                    (uint32_t)0x0000062f
#define MM_T_DDC_C2A2_DELAY_1                    (uint32_t)0x000006af
#define MM_T_DDC_C2A3_DELAY_0                    (uint32_t)0x00000630
#define MM_T_DDC_C2A3_DELAY_1                    (uint32_t)0x000006b0
#define MM_T_DDC_C2A4_DELAY_0                    (uint32_t)0x00000631
#define MM_T_DDC_C2A4_DELAY_1                    (uint32_t)0x000006b1
#define MM_T_DDC_C2A5_DELAY_0                    (uint32_t)0x00000632
#define MM_T_DDC_C2A5_DELAY_1                    (uint32_t)0x000006b2
#define MM_T_DDC_C2A6_DELAY_0                    (uint32_t)0x00000633
#define MM_T_DDC_C2A6_DELAY_1                    (uint32_t)0x000006b3
#define MM_T_DDC_C2A7_DELAY_0                    (uint32_t)0x00000634
#define MM_T_DDC_C2A7_DELAY_1                    (uint32_t)0x000006b4
#define MM_T_DDC_GSCOMP_C0A0_GAIN_MAN_0          (uint32_t)0x00000635
#define MM_T_DDC_GSCOMP_C0A0_GAIN_MAN_1          (uint32_t)0x000006b5
#define MM_T_DDC_GSCOMP_C0A1_GAIN_MAN_0          (uint32_t)0x00000636
#define MM_T_DDC_GSCOMP_C0A1_GAIN_MAN_1          (uint32_t)0x000006b6
#define MM_T_DDC_GSCOMP_C0A2_GAIN_MAN_0          (uint32_t)0x00000637
#define MM_T_DDC_GSCOMP_C0A2_GAIN_MAN_1          (uint32_t)0x000006b7
#define MM_T_DDC_GSCOMP_C0A3_GAIN_MAN_0          (uint32_t)0x00000638
#define MM_T_DDC_GSCOMP_C0A3_GAIN_MAN_1          (uint32_t)0x000006b8
#define MM_T_DDC_GSCOMP_C0A4_GAIN_MAN_0          (uint32_t)0x00000639
#define MM_T_DDC_GSCOMP_C0A4_GAIN_MAN_1          (uint32_t)0x000006b9
#define MM_T_DDC_GSCOMP_C0A5_GAIN_MAN_0          (uint32_t)0x0000063a
#define MM_T_DDC_GSCOMP_C0A5_GAIN_MAN_1          (uint32_t)0x000006ba
#define MM_T_DDC_GSCOMP_C0A6_GAIN_MAN_0          (uint32_t)0x0000063b
#define MM_T_DDC_GSCOMP_C0A6_GAIN_MAN_1          (uint32_t)0x000006bb
#define MM_T_DDC_GSCOMP_C0A7_GAIN_MAN_0          (uint32_t)0x0000063c
#define MM_T_DDC_GSCOMP_C0A7_GAIN_MAN_1          (uint32_t)0x000006bc
#define MM_T_DDC_GSCOMP_C1A0_GAIN_MAN_0          (uint32_t)0x0000063d
#define MM_T_DDC_GSCOMP_C1A0_GAIN_MAN_1          (uint32_t)0x000006bd
#define MM_T_DDC_GSCOMP_C1A1_GAIN_MAN_0          (uint32_t)0x0000063e
#define MM_T_DDC_GSCOMP_C1A1_GAIN_MAN_1          (uint32_t)0x000006be
#define MM_T_DDC_GSCOMP_C1A2_GAIN_MAN_0          (uint32_t)0x0000063f
#define MM_T_DDC_GSCOMP_C1A2_GAIN_MAN_1          (uint32_t)0x000006bf
#define MM_T_DDC_GSCOMP_C1A3_GAIN_MAN_0          (uint32_t)0x00000640
#define MM_T_DDC_GSCOMP_C1A3_GAIN_MAN_1          (uint32_t)0x000006c0
#define MM_T_DDC_GSCOMP_C1A4_GAIN_MAN_0          (uint32_t)0x00000641
#define MM_T_DDC_GSCOMP_C1A4_GAIN_MAN_1          (uint32_t)0x000006c1
#define MM_T_DDC_GSCOMP_C1A5_GAIN_MAN_0          (uint32_t)0x00000642
#define MM_T_DDC_GSCOMP_C1A5_GAIN_MAN_1          (uint32_t)0x000006c2
#define MM_T_DDC_GSCOMP_C1A6_GAIN_MAN_0          (uint32_t)0x00000643
#define MM_T_DDC_GSCOMP_C1A6_GAIN_MAN_1          (uint32_t)0x000006c3
#define MM_T_DDC_GSCOMP_C1A7_GAIN_MAN_0          (uint32_t)0x00000644
#define MM_T_DDC_GSCOMP_C1A7_GAIN_MAN_1          (uint32_t)0x000006c4
#define MM_T_DDC_GSCOMP_C2A0_GAIN_MAN_0          (uint32_t)0x00000645
#define MM_T_DDC_GSCOMP_C2A0_GAIN_MAN_1          (uint32_t)0x000006c5
#define MM_T_DDC_GSCOMP_C2A1_GAIN_MAN_0          (uint32_t)0x00000646
#define MM_T_DDC_GSCOMP_C2A1_GAIN_MAN_1          (uint32_t)0x000006c6
#define MM_T_DDC_GSCOMP_C2A2_GAIN_MAN_0          (uint32_t)0x00000647
#define MM_T_DDC_GSCOMP_C2A2_GAIN_MAN_1          (uint32_t)0x000006c7
#define MM_T_DDC_GSCOMP_C2A3_GAIN_MAN_0          (uint32_t)0x00000648
#define MM_T_DDC_GSCOMP_C2A3_GAIN_MAN_1          (uint32_t)0x000006c8
#define MM_T_DDC_GSCOMP_C2A4_GAIN_MAN_0          (uint32_t)0x00000649
#define MM_T_DDC_GSCOMP_C2A4_GAIN_MAN_1          (uint32_t)0x000006c9
#define MM_T_DDC_GSCOMP_C2A5_GAIN_MAN_0          (uint32_t)0x0000064a
#define MM_T_DDC_GSCOMP_C2A5_GAIN_MAN_1          (uint32_t)0x000006ca
#define MM_T_DDC_GSCOMP_C2A6_GAIN_MAN_0          (uint32_t)0x0000064b
#define MM_T_DDC_GSCOMP_C2A6_GAIN_MAN_1          (uint32_t)0x000006cb
#define MM_T_DDC_GSCOMP_C2A7_GAIN_MAN_0          (uint32_t)0x0000064c
#define MM_T_DDC_GSCOMP_C2A7_GAIN_MAN_1          (uint32_t)0x000006cc
#define MM_T_DDC_OFL_0                           (uint32_t)0x0000064d
#define MM_T_DDC_OFL_0_TRAP                      (uint32_t)0x0000064e
#define MM_T_DDC_OFL_0_MASK                      (uint32_t)0x0000064f
#define MM_T_DDC_OFL_0_FORCE                     (uint32_t)0x00000650
#define MM_T_DDC_OFL_0_DB                        (uint32_t)0x00000651
#define MM_T_DDC_OFL_0_TRIG                      (uint32_t)0x00000652
#define MM_T_DDC_OFL_1                           (uint32_t)0x000006cd
#define MM_T_DDC_OFL_1_TRAP                      (uint32_t)0x000006ce
#define MM_T_DDC_OFL_1_MASK                      (uint32_t)0x000006cf
#define MM_T_DDC_OFL_1_FORCE                     (uint32_t)0x000006d0
#define MM_T_DDC_OFL_1_DB                        (uint32_t)0x000006d1
#define MM_T_DDC_OFL_1_TRIG                      (uint32_t)0x000006d2
#define MM_T_DDC_C0_OUTPUT_SEL_0                 (uint32_t)0x00000653
#define MM_T_DDC_C0_OUTPUT_SEL_1                 (uint32_t)0x000006d3
#define MM_T_DDC_C1_OUTPUT_SEL_0                 (uint32_t)0x00000654
#define MM_T_DDC_C1_OUTPUT_SEL_1                 (uint32_t)0x000006d4
#define MM_T_DDC_C2_OUTPUT_SEL_0                 (uint32_t)0x00000655
#define MM_T_DDC_C2_OUTPUT_SEL_1                 (uint32_t)0x000006d5

/*** FIELD *******************************************************************/
#define MM_T_DDC_CTRL_CFG_DL_UL_IND              (uint32_t)0x00000040
#define MM_T_DDC_CTRL_CFG_DL_UL_MAN              (uint32_t)0x00000020
#define MM_T_DDC_CTRL_CFG_IQ_SWITCH              (uint32_t)0x00000010
#define MM_T_DDC_CTRL_CFG_MAN_MODE               (uint32_t)0x00000008
#define MM_T_DDC_CTRL_CFG_NCO_10ms_RST_EN        (uint32_t)0x00000004
#define MM_T_DDC_CTRL_CFG_MAN_RST                (uint32_t)0x00000002
#define MM_T_DDC_CTRL_CFG_RST_10ms_EN            (uint32_t)0x00000001
#define MM_T_DDC_SRC_SEL_0_A7                    (uint32_t)0x00000080
#define MM_T_DDC_SRC_SEL_0_A6                    (uint32_t)0x00000040
#define MM_T_DDC_SRC_SEL_0_A5                    (uint32_t)0x00000020
#define MM_T_DDC_SRC_SEL_0_A4                    (uint32_t)0x00000010
#define MM_T_DDC_SRC_SEL_0_A3                    (uint32_t)0x00000008
#define MM_T_DDC_SRC_SEL_0_A2                    (uint32_t)0x00000004
#define MM_T_DDC_SRC_SEL_0_A1                    (uint32_t)0x00000002
#define MM_T_DDC_SRC_SEL_0_A0                    (uint32_t)0x00000001
#define MM_T_DDC_SRC_SEL_1_A7                    (uint32_t)0x00000080
#define MM_T_DDC_SRC_SEL_1_A6                    (uint32_t)0x00000040
#define MM_T_DDC_SRC_SEL_1_A5                    (uint32_t)0x00000020
#define MM_T_DDC_SRC_SEL_1_A4                    (uint32_t)0x00000010
#define MM_T_DDC_SRC_SEL_1_A3                    (uint32_t)0x00000008
#define MM_T_DDC_SRC_SEL_1_A2                    (uint32_t)0x00000004
#define MM_T_DDC_SRC_SEL_1_A1                    (uint32_t)0x00000002
#define MM_T_DDC_SRC_SEL_1_A0                    (uint32_t)0x00000001
#define MM_T_DDC_C0A0_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C0A0_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C0A1_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C0A1_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C0A2_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C0A2_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C0A3_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C0A3_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C0A4_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C0A4_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C0A5_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C0A5_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C0A6_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C0A6_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C0A7_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C0A7_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C1A0_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C1A0_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C1A1_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C1A1_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C1A2_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C1A2_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C1A3_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C1A3_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C1A4_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C1A4_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C1A5_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C1A5_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C1A6_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C1A6_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C1A7_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C1A7_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C2A0_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C2A0_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C2A1_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C2A1_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C2A2_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C2A2_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C2A3_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C2A3_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C2A4_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C2A4_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C2A5_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C2A5_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C2A6_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C2A6_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C2A7_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C2A7_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DDC_C0_FREQ_0_VAL_31_0              (uint32_t)0xffffffff
#define MM_T_DDC_C0_FREQ_1_VAL_31_0              (uint32_t)0xffffffff
#define MM_T_DDC_C1_FREQ_0_VAL_31_0              (uint32_t)0xffffffff
#define MM_T_DDC_C1_FREQ_1_VAL_31_0              (uint32_t)0xffffffff
#define MM_T_DDC_C2_FREQ_0_VAL_31_0              (uint32_t)0xffffffff
#define MM_T_DDC_C2_FREQ_1_VAL_31_0              (uint32_t)0xffffffff
#define MM_T_DDC_C0A0_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C0A0_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C0A0_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C0A0_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C0A1_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C0A1_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C0A1_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C0A1_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C0A2_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C0A2_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C0A2_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C0A2_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C0A3_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C0A3_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C0A3_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C0A3_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C0A4_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C0A4_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C0A4_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C0A4_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C0A5_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C0A5_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C0A5_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C0A5_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C0A6_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C0A6_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C0A6_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C0A6_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C0A7_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C0A7_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C0A7_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C0A7_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C1A0_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C1A0_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C1A0_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C1A0_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C1A1_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C1A1_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C1A1_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C1A1_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C1A2_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C1A2_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C1A2_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C1A2_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C1A3_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C1A3_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C1A3_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C1A3_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C1A4_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C1A4_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C1A4_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C1A4_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C1A5_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C1A5_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C1A5_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C1A5_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C1A6_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C1A6_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C1A6_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C1A6_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C1A7_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C1A7_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C1A7_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C1A7_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C2A0_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C2A0_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C2A0_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C2A0_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C2A1_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C2A1_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C2A1_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C2A1_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C2A2_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C2A2_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C2A2_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C2A2_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C2A3_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C2A3_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C2A3_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C2A3_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C2A4_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C2A4_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C2A4_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C2A4_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C2A5_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C2A5_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C2A5_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C2A5_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C2A6_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C2A6_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C2A6_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C2A6_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C2A7_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C2A7_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_C2A7_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DDC_C2A7_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DDC_GSCOMP_C0A0_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C0A0_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C0A1_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C0A1_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C0A2_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C0A2_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C0A3_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C0A3_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C0A4_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C0A4_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C0A5_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C0A5_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C0A6_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C0A6_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C0A7_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C0A7_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C1A0_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C1A0_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C1A1_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C1A1_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C1A2_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C1A2_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C1A3_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C1A3_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C1A4_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C1A4_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C1A5_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C1A5_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C1A6_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C1A6_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C1A7_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C1A7_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C2A0_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C2A0_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C2A1_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C2A1_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C2A2_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C2A2_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C2A3_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C2A3_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C2A4_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C2A4_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C2A5_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C2A5_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C2A6_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C2A6_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C2A7_GAIN_MAN_0_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_GSCOMP_C2A7_GAIN_MAN_1_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_DDC_OFL_0_C2A7                      (uint32_t)0x00800000
#define MM_T_DDC_OFL_0_C2A6                      (uint32_t)0x00400000
#define MM_T_DDC_OFL_0_C2A5                      (uint32_t)0x00200000
#define MM_T_DDC_OFL_0_C2A4                      (uint32_t)0x00100000
#define MM_T_DDC_OFL_0_C2A3                      (uint32_t)0x00080000
#define MM_T_DDC_OFL_0_C2A2                      (uint32_t)0x00040000
#define MM_T_DDC_OFL_0_C2A1                      (uint32_t)0x00020000
#define MM_T_DDC_OFL_0_C2A0                      (uint32_t)0x00010000
#define MM_T_DDC_OFL_0_C1A7                      (uint32_t)0x00008000
#define MM_T_DDC_OFL_0_C1A6                      (uint32_t)0x00004000
#define MM_T_DDC_OFL_0_C1A5                      (uint32_t)0x00002000
#define MM_T_DDC_OFL_0_C1A4                      (uint32_t)0x00001000
#define MM_T_DDC_OFL_0_C1A3                      (uint32_t)0x00000800
#define MM_T_DDC_OFL_0_C1A2                      (uint32_t)0x00000400
#define MM_T_DDC_OFL_0_C1A1                      (uint32_t)0x00000200
#define MM_T_DDC_OFL_0_C1A0                      (uint32_t)0x00000100
#define MM_T_DDC_OFL_0_C0A7                      (uint32_t)0x00000080
#define MM_T_DDC_OFL_0_C0A6                      (uint32_t)0x00000040
#define MM_T_DDC_OFL_0_C0A5                      (uint32_t)0x00000020
#define MM_T_DDC_OFL_0_C0A4                      (uint32_t)0x00000010
#define MM_T_DDC_OFL_0_C0A3                      (uint32_t)0x00000008
#define MM_T_DDC_OFL_0_C0A2                      (uint32_t)0x00000004
#define MM_T_DDC_OFL_0_C0A1                      (uint32_t)0x00000002
#define MM_T_DDC_OFL_0_C0A0                      (uint32_t)0x00000001
#define MM_T_DDC_OFL_0_TRAP_C2A7                 (uint32_t)0x00800000
#define MM_T_DDC_OFL_0_TRAP_C2A6                 (uint32_t)0x00400000
#define MM_T_DDC_OFL_0_TRAP_C2A5                 (uint32_t)0x00200000
#define MM_T_DDC_OFL_0_TRAP_C2A4                 (uint32_t)0x00100000
#define MM_T_DDC_OFL_0_TRAP_C2A3                 (uint32_t)0x00080000
#define MM_T_DDC_OFL_0_TRAP_C2A2                 (uint32_t)0x00040000
#define MM_T_DDC_OFL_0_TRAP_C2A1                 (uint32_t)0x00020000
#define MM_T_DDC_OFL_0_TRAP_C2A0                 (uint32_t)0x00010000
#define MM_T_DDC_OFL_0_TRAP_C1A7                 (uint32_t)0x00008000
#define MM_T_DDC_OFL_0_TRAP_C1A6                 (uint32_t)0x00004000
#define MM_T_DDC_OFL_0_TRAP_C1A5                 (uint32_t)0x00002000
#define MM_T_DDC_OFL_0_TRAP_C1A4                 (uint32_t)0x00001000
#define MM_T_DDC_OFL_0_TRAP_C1A3                 (uint32_t)0x00000800
#define MM_T_DDC_OFL_0_TRAP_C1A2                 (uint32_t)0x00000400
#define MM_T_DDC_OFL_0_TRAP_C1A1                 (uint32_t)0x00000200
#define MM_T_DDC_OFL_0_TRAP_C1A0                 (uint32_t)0x00000100
#define MM_T_DDC_OFL_0_TRAP_C0A7                 (uint32_t)0x00000080
#define MM_T_DDC_OFL_0_TRAP_C0A6                 (uint32_t)0x00000040
#define MM_T_DDC_OFL_0_TRAP_C0A5                 (uint32_t)0x00000020
#define MM_T_DDC_OFL_0_TRAP_C0A4                 (uint32_t)0x00000010
#define MM_T_DDC_OFL_0_TRAP_C0A3                 (uint32_t)0x00000008
#define MM_T_DDC_OFL_0_TRAP_C0A2                 (uint32_t)0x00000004
#define MM_T_DDC_OFL_0_TRAP_C0A1                 (uint32_t)0x00000002
#define MM_T_DDC_OFL_0_TRAP_C0A0                 (uint32_t)0x00000001
#define MM_T_DDC_OFL_0_MASK_C2A7                 (uint32_t)0x00800000
#define MM_T_DDC_OFL_0_MASK_C2A6                 (uint32_t)0x00400000
#define MM_T_DDC_OFL_0_MASK_C2A5                 (uint32_t)0x00200000
#define MM_T_DDC_OFL_0_MASK_C2A4                 (uint32_t)0x00100000
#define MM_T_DDC_OFL_0_MASK_C2A3                 (uint32_t)0x00080000
#define MM_T_DDC_OFL_0_MASK_C2A2                 (uint32_t)0x00040000
#define MM_T_DDC_OFL_0_MASK_C2A1                 (uint32_t)0x00020000
#define MM_T_DDC_OFL_0_MASK_C2A0                 (uint32_t)0x00010000
#define MM_T_DDC_OFL_0_MASK_C1A7                 (uint32_t)0x00008000
#define MM_T_DDC_OFL_0_MASK_C1A6                 (uint32_t)0x00004000
#define MM_T_DDC_OFL_0_MASK_C1A5                 (uint32_t)0x00002000
#define MM_T_DDC_OFL_0_MASK_C1A4                 (uint32_t)0x00001000
#define MM_T_DDC_OFL_0_MASK_C1A3                 (uint32_t)0x00000800
#define MM_T_DDC_OFL_0_MASK_C1A2                 (uint32_t)0x00000400
#define MM_T_DDC_OFL_0_MASK_C1A1                 (uint32_t)0x00000200
#define MM_T_DDC_OFL_0_MASK_C1A0                 (uint32_t)0x00000100
#define MM_T_DDC_OFL_0_MASK_C0A7                 (uint32_t)0x00000080
#define MM_T_DDC_OFL_0_MASK_C0A6                 (uint32_t)0x00000040
#define MM_T_DDC_OFL_0_MASK_C0A5                 (uint32_t)0x00000020
#define MM_T_DDC_OFL_0_MASK_C0A4                 (uint32_t)0x00000010
#define MM_T_DDC_OFL_0_MASK_C0A3                 (uint32_t)0x00000008
#define MM_T_DDC_OFL_0_MASK_C0A2                 (uint32_t)0x00000004
#define MM_T_DDC_OFL_0_MASK_C0A1                 (uint32_t)0x00000002
#define MM_T_DDC_OFL_0_MASK_C0A0                 (uint32_t)0x00000001
#define MM_T_DDC_OFL_0_FORCE_C2A7                (uint32_t)0x00800000
#define MM_T_DDC_OFL_0_FORCE_C2A6                (uint32_t)0x00400000
#define MM_T_DDC_OFL_0_FORCE_C2A5                (uint32_t)0x00200000
#define MM_T_DDC_OFL_0_FORCE_C2A4                (uint32_t)0x00100000
#define MM_T_DDC_OFL_0_FORCE_C2A3                (uint32_t)0x00080000
#define MM_T_DDC_OFL_0_FORCE_C2A2                (uint32_t)0x00040000
#define MM_T_DDC_OFL_0_FORCE_C2A1                (uint32_t)0x00020000
#define MM_T_DDC_OFL_0_FORCE_C2A0                (uint32_t)0x00010000
#define MM_T_DDC_OFL_0_FORCE_C1A7                (uint32_t)0x00008000
#define MM_T_DDC_OFL_0_FORCE_C1A6                (uint32_t)0x00004000
#define MM_T_DDC_OFL_0_FORCE_C1A5                (uint32_t)0x00002000
#define MM_T_DDC_OFL_0_FORCE_C1A4                (uint32_t)0x00001000
#define MM_T_DDC_OFL_0_FORCE_C1A3                (uint32_t)0x00000800
#define MM_T_DDC_OFL_0_FORCE_C1A2                (uint32_t)0x00000400
#define MM_T_DDC_OFL_0_FORCE_C1A1                (uint32_t)0x00000200
#define MM_T_DDC_OFL_0_FORCE_C1A0                (uint32_t)0x00000100
#define MM_T_DDC_OFL_0_FORCE_C0A7                (uint32_t)0x00000080
#define MM_T_DDC_OFL_0_FORCE_C0A6                (uint32_t)0x00000040
#define MM_T_DDC_OFL_0_FORCE_C0A5                (uint32_t)0x00000020
#define MM_T_DDC_OFL_0_FORCE_C0A4                (uint32_t)0x00000010
#define MM_T_DDC_OFL_0_FORCE_C0A3                (uint32_t)0x00000008
#define MM_T_DDC_OFL_0_FORCE_C0A2                (uint32_t)0x00000004
#define MM_T_DDC_OFL_0_FORCE_C0A1                (uint32_t)0x00000002
#define MM_T_DDC_OFL_0_FORCE_C0A0                (uint32_t)0x00000001
#define MM_T_DDC_OFL_0_DB_C2A7                   (uint32_t)0x00800000
#define MM_T_DDC_OFL_0_DB_C2A6                   (uint32_t)0x00400000
#define MM_T_DDC_OFL_0_DB_C2A5                   (uint32_t)0x00200000
#define MM_T_DDC_OFL_0_DB_C2A4                   (uint32_t)0x00100000
#define MM_T_DDC_OFL_0_DB_C2A3                   (uint32_t)0x00080000
#define MM_T_DDC_OFL_0_DB_C2A2                   (uint32_t)0x00040000
#define MM_T_DDC_OFL_0_DB_C2A1                   (uint32_t)0x00020000
#define MM_T_DDC_OFL_0_DB_C2A0                   (uint32_t)0x00010000
#define MM_T_DDC_OFL_0_DB_C1A7                   (uint32_t)0x00008000
#define MM_T_DDC_OFL_0_DB_C1A6                   (uint32_t)0x00004000
#define MM_T_DDC_OFL_0_DB_C1A5                   (uint32_t)0x00002000
#define MM_T_DDC_OFL_0_DB_C1A4                   (uint32_t)0x00001000
#define MM_T_DDC_OFL_0_DB_C1A3                   (uint32_t)0x00000800
#define MM_T_DDC_OFL_0_DB_C1A2                   (uint32_t)0x00000400
#define MM_T_DDC_OFL_0_DB_C1A1                   (uint32_t)0x00000200
#define MM_T_DDC_OFL_0_DB_C1A0                   (uint32_t)0x00000100
#define MM_T_DDC_OFL_0_DB_C0A7                   (uint32_t)0x00000080
#define MM_T_DDC_OFL_0_DB_C0A6                   (uint32_t)0x00000040
#define MM_T_DDC_OFL_0_DB_C0A5                   (uint32_t)0x00000020
#define MM_T_DDC_OFL_0_DB_C0A4                   (uint32_t)0x00000010
#define MM_T_DDC_OFL_0_DB_C0A3                   (uint32_t)0x00000008
#define MM_T_DDC_OFL_0_DB_C0A2                   (uint32_t)0x00000004
#define MM_T_DDC_OFL_0_DB_C0A1                   (uint32_t)0x00000002
#define MM_T_DDC_OFL_0_DB_C0A0                   (uint32_t)0x00000001
#define MM_T_DDC_OFL_0_TRIG_C2A7                 (uint32_t)0x00800000
#define MM_T_DDC_OFL_0_TRIG_C2A6                 (uint32_t)0x00400000
#define MM_T_DDC_OFL_0_TRIG_C2A5                 (uint32_t)0x00200000
#define MM_T_DDC_OFL_0_TRIG_C2A4                 (uint32_t)0x00100000
#define MM_T_DDC_OFL_0_TRIG_C2A3                 (uint32_t)0x00080000
#define MM_T_DDC_OFL_0_TRIG_C2A2                 (uint32_t)0x00040000
#define MM_T_DDC_OFL_0_TRIG_C2A1                 (uint32_t)0x00020000
#define MM_T_DDC_OFL_0_TRIG_C2A0                 (uint32_t)0x00010000
#define MM_T_DDC_OFL_0_TRIG_C1A7                 (uint32_t)0x00008000
#define MM_T_DDC_OFL_0_TRIG_C1A6                 (uint32_t)0x00004000
#define MM_T_DDC_OFL_0_TRIG_C1A5                 (uint32_t)0x00002000
#define MM_T_DDC_OFL_0_TRIG_C1A4                 (uint32_t)0x00001000
#define MM_T_DDC_OFL_0_TRIG_C1A3                 (uint32_t)0x00000800
#define MM_T_DDC_OFL_0_TRIG_C1A2                 (uint32_t)0x00000400
#define MM_T_DDC_OFL_0_TRIG_C1A1                 (uint32_t)0x00000200
#define MM_T_DDC_OFL_0_TRIG_C1A0                 (uint32_t)0x00000100
#define MM_T_DDC_OFL_0_TRIG_C0A7                 (uint32_t)0x00000080
#define MM_T_DDC_OFL_0_TRIG_C0A6                 (uint32_t)0x00000040
#define MM_T_DDC_OFL_0_TRIG_C0A5                 (uint32_t)0x00000020
#define MM_T_DDC_OFL_0_TRIG_C0A4                 (uint32_t)0x00000010
#define MM_T_DDC_OFL_0_TRIG_C0A3                 (uint32_t)0x00000008
#define MM_T_DDC_OFL_0_TRIG_C0A2                 (uint32_t)0x00000004
#define MM_T_DDC_OFL_0_TRIG_C0A1                 (uint32_t)0x00000002
#define MM_T_DDC_OFL_0_TRIG_C0A0                 (uint32_t)0x00000001
#define MM_T_DDC_OFL_1_C2A7                      (uint32_t)0x00800000
#define MM_T_DDC_OFL_1_C2A6                      (uint32_t)0x00400000
#define MM_T_DDC_OFL_1_C2A5                      (uint32_t)0x00200000
#define MM_T_DDC_OFL_1_C2A4                      (uint32_t)0x00100000
#define MM_T_DDC_OFL_1_C2A3                      (uint32_t)0x00080000
#define MM_T_DDC_OFL_1_C2A2                      (uint32_t)0x00040000
#define MM_T_DDC_OFL_1_C2A1                      (uint32_t)0x00020000
#define MM_T_DDC_OFL_1_C2A0                      (uint32_t)0x00010000
#define MM_T_DDC_OFL_1_C1A7                      (uint32_t)0x00008000
#define MM_T_DDC_OFL_1_C1A6                      (uint32_t)0x00004000
#define MM_T_DDC_OFL_1_C1A5                      (uint32_t)0x00002000
#define MM_T_DDC_OFL_1_C1A4                      (uint32_t)0x00001000
#define MM_T_DDC_OFL_1_C1A3                      (uint32_t)0x00000800
#define MM_T_DDC_OFL_1_C1A2                      (uint32_t)0x00000400
#define MM_T_DDC_OFL_1_C1A1                      (uint32_t)0x00000200
#define MM_T_DDC_OFL_1_C1A0                      (uint32_t)0x00000100
#define MM_T_DDC_OFL_1_C0A7                      (uint32_t)0x00000080
#define MM_T_DDC_OFL_1_C0A6                      (uint32_t)0x00000040
#define MM_T_DDC_OFL_1_C0A5                      (uint32_t)0x00000020
#define MM_T_DDC_OFL_1_C0A4                      (uint32_t)0x00000010
#define MM_T_DDC_OFL_1_C0A3                      (uint32_t)0x00000008
#define MM_T_DDC_OFL_1_C0A2                      (uint32_t)0x00000004
#define MM_T_DDC_OFL_1_C0A1                      (uint32_t)0x00000002
#define MM_T_DDC_OFL_1_C0A0                      (uint32_t)0x00000001
#define MM_T_DDC_OFL_1_TRAP_C2A7                 (uint32_t)0x00800000
#define MM_T_DDC_OFL_1_TRAP_C2A6                 (uint32_t)0x00400000
#define MM_T_DDC_OFL_1_TRAP_C2A5                 (uint32_t)0x00200000
#define MM_T_DDC_OFL_1_TRAP_C2A4                 (uint32_t)0x00100000
#define MM_T_DDC_OFL_1_TRAP_C2A3                 (uint32_t)0x00080000
#define MM_T_DDC_OFL_1_TRAP_C2A2                 (uint32_t)0x00040000
#define MM_T_DDC_OFL_1_TRAP_C2A1                 (uint32_t)0x00020000
#define MM_T_DDC_OFL_1_TRAP_C2A0                 (uint32_t)0x00010000
#define MM_T_DDC_OFL_1_TRAP_C1A7                 (uint32_t)0x00008000
#define MM_T_DDC_OFL_1_TRAP_C1A6                 (uint32_t)0x00004000
#define MM_T_DDC_OFL_1_TRAP_C1A5                 (uint32_t)0x00002000
#define MM_T_DDC_OFL_1_TRAP_C1A4                 (uint32_t)0x00001000
#define MM_T_DDC_OFL_1_TRAP_C1A3                 (uint32_t)0x00000800
#define MM_T_DDC_OFL_1_TRAP_C1A2                 (uint32_t)0x00000400
#define MM_T_DDC_OFL_1_TRAP_C1A1                 (uint32_t)0x00000200
#define MM_T_DDC_OFL_1_TRAP_C1A0                 (uint32_t)0x00000100
#define MM_T_DDC_OFL_1_TRAP_C0A7                 (uint32_t)0x00000080
#define MM_T_DDC_OFL_1_TRAP_C0A6                 (uint32_t)0x00000040
#define MM_T_DDC_OFL_1_TRAP_C0A5                 (uint32_t)0x00000020
#define MM_T_DDC_OFL_1_TRAP_C0A4                 (uint32_t)0x00000010
#define MM_T_DDC_OFL_1_TRAP_C0A3                 (uint32_t)0x00000008
#define MM_T_DDC_OFL_1_TRAP_C0A2                 (uint32_t)0x00000004
#define MM_T_DDC_OFL_1_TRAP_C0A1                 (uint32_t)0x00000002
#define MM_T_DDC_OFL_1_TRAP_C0A0                 (uint32_t)0x00000001
#define MM_T_DDC_OFL_1_MASK_C2A7                 (uint32_t)0x00800000
#define MM_T_DDC_OFL_1_MASK_C2A6                 (uint32_t)0x00400000
#define MM_T_DDC_OFL_1_MASK_C2A5                 (uint32_t)0x00200000
#define MM_T_DDC_OFL_1_MASK_C2A4                 (uint32_t)0x00100000
#define MM_T_DDC_OFL_1_MASK_C2A3                 (uint32_t)0x00080000
#define MM_T_DDC_OFL_1_MASK_C2A2                 (uint32_t)0x00040000
#define MM_T_DDC_OFL_1_MASK_C2A1                 (uint32_t)0x00020000
#define MM_T_DDC_OFL_1_MASK_C2A0                 (uint32_t)0x00010000
#define MM_T_DDC_OFL_1_MASK_C1A7                 (uint32_t)0x00008000
#define MM_T_DDC_OFL_1_MASK_C1A6                 (uint32_t)0x00004000
#define MM_T_DDC_OFL_1_MASK_C1A5                 (uint32_t)0x00002000
#define MM_T_DDC_OFL_1_MASK_C1A4                 (uint32_t)0x00001000
#define MM_T_DDC_OFL_1_MASK_C1A3                 (uint32_t)0x00000800
#define MM_T_DDC_OFL_1_MASK_C1A2                 (uint32_t)0x00000400
#define MM_T_DDC_OFL_1_MASK_C1A1                 (uint32_t)0x00000200
#define MM_T_DDC_OFL_1_MASK_C1A0                 (uint32_t)0x00000100
#define MM_T_DDC_OFL_1_MASK_C0A7                 (uint32_t)0x00000080
#define MM_T_DDC_OFL_1_MASK_C0A6                 (uint32_t)0x00000040
#define MM_T_DDC_OFL_1_MASK_C0A5                 (uint32_t)0x00000020
#define MM_T_DDC_OFL_1_MASK_C0A4                 (uint32_t)0x00000010
#define MM_T_DDC_OFL_1_MASK_C0A3                 (uint32_t)0x00000008
#define MM_T_DDC_OFL_1_MASK_C0A2                 (uint32_t)0x00000004
#define MM_T_DDC_OFL_1_MASK_C0A1                 (uint32_t)0x00000002
#define MM_T_DDC_OFL_1_MASK_C0A0                 (uint32_t)0x00000001
#define MM_T_DDC_OFL_1_FORCE_C2A7                (uint32_t)0x00800000
#define MM_T_DDC_OFL_1_FORCE_C2A6                (uint32_t)0x00400000
#define MM_T_DDC_OFL_1_FORCE_C2A5                (uint32_t)0x00200000
#define MM_T_DDC_OFL_1_FORCE_C2A4                (uint32_t)0x00100000
#define MM_T_DDC_OFL_1_FORCE_C2A3                (uint32_t)0x00080000
#define MM_T_DDC_OFL_1_FORCE_C2A2                (uint32_t)0x00040000
#define MM_T_DDC_OFL_1_FORCE_C2A1                (uint32_t)0x00020000
#define MM_T_DDC_OFL_1_FORCE_C2A0                (uint32_t)0x00010000
#define MM_T_DDC_OFL_1_FORCE_C1A7                (uint32_t)0x00008000
#define MM_T_DDC_OFL_1_FORCE_C1A6                (uint32_t)0x00004000
#define MM_T_DDC_OFL_1_FORCE_C1A5                (uint32_t)0x00002000
#define MM_T_DDC_OFL_1_FORCE_C1A4                (uint32_t)0x00001000
#define MM_T_DDC_OFL_1_FORCE_C1A3                (uint32_t)0x00000800
#define MM_T_DDC_OFL_1_FORCE_C1A2                (uint32_t)0x00000400
#define MM_T_DDC_OFL_1_FORCE_C1A1                (uint32_t)0x00000200
#define MM_T_DDC_OFL_1_FORCE_C1A0                (uint32_t)0x00000100
#define MM_T_DDC_OFL_1_FORCE_C0A7                (uint32_t)0x00000080
#define MM_T_DDC_OFL_1_FORCE_C0A6                (uint32_t)0x00000040
#define MM_T_DDC_OFL_1_FORCE_C0A5                (uint32_t)0x00000020
#define MM_T_DDC_OFL_1_FORCE_C0A4                (uint32_t)0x00000010
#define MM_T_DDC_OFL_1_FORCE_C0A3                (uint32_t)0x00000008
#define MM_T_DDC_OFL_1_FORCE_C0A2                (uint32_t)0x00000004
#define MM_T_DDC_OFL_1_FORCE_C0A1                (uint32_t)0x00000002
#define MM_T_DDC_OFL_1_FORCE_C0A0                (uint32_t)0x00000001
#define MM_T_DDC_OFL_1_DB_C2A7                   (uint32_t)0x00800000
#define MM_T_DDC_OFL_1_DB_C2A6                   (uint32_t)0x00400000
#define MM_T_DDC_OFL_1_DB_C2A5                   (uint32_t)0x00200000
#define MM_T_DDC_OFL_1_DB_C2A4                   (uint32_t)0x00100000
#define MM_T_DDC_OFL_1_DB_C2A3                   (uint32_t)0x00080000
#define MM_T_DDC_OFL_1_DB_C2A2                   (uint32_t)0x00040000
#define MM_T_DDC_OFL_1_DB_C2A1                   (uint32_t)0x00020000
#define MM_T_DDC_OFL_1_DB_C2A0                   (uint32_t)0x00010000
#define MM_T_DDC_OFL_1_DB_C1A7                   (uint32_t)0x00008000
#define MM_T_DDC_OFL_1_DB_C1A6                   (uint32_t)0x00004000
#define MM_T_DDC_OFL_1_DB_C1A5                   (uint32_t)0x00002000
#define MM_T_DDC_OFL_1_DB_C1A4                   (uint32_t)0x00001000
#define MM_T_DDC_OFL_1_DB_C1A3                   (uint32_t)0x00000800
#define MM_T_DDC_OFL_1_DB_C1A2                   (uint32_t)0x00000400
#define MM_T_DDC_OFL_1_DB_C1A1                   (uint32_t)0x00000200
#define MM_T_DDC_OFL_1_DB_C1A0                   (uint32_t)0x00000100
#define MM_T_DDC_OFL_1_DB_C0A7                   (uint32_t)0x00000080
#define MM_T_DDC_OFL_1_DB_C0A6                   (uint32_t)0x00000040
#define MM_T_DDC_OFL_1_DB_C0A5                   (uint32_t)0x00000020
#define MM_T_DDC_OFL_1_DB_C0A4                   (uint32_t)0x00000010
#define MM_T_DDC_OFL_1_DB_C0A3                   (uint32_t)0x00000008
#define MM_T_DDC_OFL_1_DB_C0A2                   (uint32_t)0x00000004
#define MM_T_DDC_OFL_1_DB_C0A1                   (uint32_t)0x00000002
#define MM_T_DDC_OFL_1_DB_C0A0                   (uint32_t)0x00000001
#define MM_T_DDC_OFL_1_TRIG_C2A7                 (uint32_t)0x00800000
#define MM_T_DDC_OFL_1_TRIG_C2A6                 (uint32_t)0x00400000
#define MM_T_DDC_OFL_1_TRIG_C2A5                 (uint32_t)0x00200000
#define MM_T_DDC_OFL_1_TRIG_C2A4                 (uint32_t)0x00100000
#define MM_T_DDC_OFL_1_TRIG_C2A3                 (uint32_t)0x00080000
#define MM_T_DDC_OFL_1_TRIG_C2A2                 (uint32_t)0x00040000
#define MM_T_DDC_OFL_1_TRIG_C2A1                 (uint32_t)0x00020000
#define MM_T_DDC_OFL_1_TRIG_C2A0                 (uint32_t)0x00010000
#define MM_T_DDC_OFL_1_TRIG_C1A7                 (uint32_t)0x00008000
#define MM_T_DDC_OFL_1_TRIG_C1A6                 (uint32_t)0x00004000
#define MM_T_DDC_OFL_1_TRIG_C1A5                 (uint32_t)0x00002000
#define MM_T_DDC_OFL_1_TRIG_C1A4                 (uint32_t)0x00001000
#define MM_T_DDC_OFL_1_TRIG_C1A3                 (uint32_t)0x00000800
#define MM_T_DDC_OFL_1_TRIG_C1A2                 (uint32_t)0x00000400
#define MM_T_DDC_OFL_1_TRIG_C1A1                 (uint32_t)0x00000200
#define MM_T_DDC_OFL_1_TRIG_C1A0                 (uint32_t)0x00000100
#define MM_T_DDC_OFL_1_TRIG_C0A7                 (uint32_t)0x00000080
#define MM_T_DDC_OFL_1_TRIG_C0A6                 (uint32_t)0x00000040
#define MM_T_DDC_OFL_1_TRIG_C0A5                 (uint32_t)0x00000020
#define MM_T_DDC_OFL_1_TRIG_C0A4                 (uint32_t)0x00000010
#define MM_T_DDC_OFL_1_TRIG_C0A3                 (uint32_t)0x00000008
#define MM_T_DDC_OFL_1_TRIG_C0A2                 (uint32_t)0x00000004
#define MM_T_DDC_OFL_1_TRIG_C0A1                 (uint32_t)0x00000002
#define MM_T_DDC_OFL_1_TRIG_C0A0                 (uint32_t)0x00000001
#define MM_T_DDC_C0_OUTPUT_SEL_0_A7_29_28        (uint32_t)0x30000000
#define MM_T_DDC_C0_OUTPUT_SEL_0_A6_25_24        (uint32_t)0x03000000
#define MM_T_DDC_C0_OUTPUT_SEL_0_A5_21_20        (uint32_t)0x00300000
#define MM_T_DDC_C0_OUTPUT_SEL_0_A4_17_16        (uint32_t)0x00030000
#define MM_T_DDC_C0_OUTPUT_SEL_0_A3_13_12        (uint32_t)0x00003000
#define MM_T_DDC_C0_OUTPUT_SEL_0_A2_9_8          (uint32_t)0x00000300
#define MM_T_DDC_C0_OUTPUT_SEL_0_A1_5_4          (uint32_t)0x00000030
#define MM_T_DDC_C0_OUTPUT_SEL_0_A0_1_0          (uint32_t)0x00000003
#define MM_T_DDC_C0_OUTPUT_SEL_1_A7_29_28        (uint32_t)0x30000000
#define MM_T_DDC_C0_OUTPUT_SEL_1_A6_25_24        (uint32_t)0x03000000
#define MM_T_DDC_C0_OUTPUT_SEL_1_A5_21_20        (uint32_t)0x00300000
#define MM_T_DDC_C0_OUTPUT_SEL_1_A4_17_16        (uint32_t)0x00030000
#define MM_T_DDC_C0_OUTPUT_SEL_1_A3_13_12        (uint32_t)0x00003000
#define MM_T_DDC_C0_OUTPUT_SEL_1_A2_9_8          (uint32_t)0x00000300
#define MM_T_DDC_C0_OUTPUT_SEL_1_A1_5_4          (uint32_t)0x00000030
#define MM_T_DDC_C0_OUTPUT_SEL_1_A0_1_0          (uint32_t)0x00000003
#define MM_T_DDC_C1_OUTPUT_SEL_0_A7_29_28        (uint32_t)0x30000000
#define MM_T_DDC_C1_OUTPUT_SEL_0_A6_25_24        (uint32_t)0x03000000
#define MM_T_DDC_C1_OUTPUT_SEL_0_A5_21_20        (uint32_t)0x00300000
#define MM_T_DDC_C1_OUTPUT_SEL_0_A4_17_16        (uint32_t)0x00030000
#define MM_T_DDC_C1_OUTPUT_SEL_0_A3_13_12        (uint32_t)0x00003000
#define MM_T_DDC_C1_OUTPUT_SEL_0_A2_9_8          (uint32_t)0x00000300
#define MM_T_DDC_C1_OUTPUT_SEL_0_A1_5_4          (uint32_t)0x00000030
#define MM_T_DDC_C1_OUTPUT_SEL_0_A0_1_0          (uint32_t)0x00000003
#define MM_T_DDC_C1_OUTPUT_SEL_1_A7_29_28        (uint32_t)0x30000000
#define MM_T_DDC_C1_OUTPUT_SEL_1_A6_25_24        (uint32_t)0x03000000
#define MM_T_DDC_C1_OUTPUT_SEL_1_A5_21_20        (uint32_t)0x00300000
#define MM_T_DDC_C1_OUTPUT_SEL_1_A4_17_16        (uint32_t)0x00030000
#define MM_T_DDC_C1_OUTPUT_SEL_1_A3_13_12        (uint32_t)0x00003000
#define MM_T_DDC_C1_OUTPUT_SEL_1_A2_9_8          (uint32_t)0x00000300
#define MM_T_DDC_C1_OUTPUT_SEL_1_A1_5_4          (uint32_t)0x00000030
#define MM_T_DDC_C1_OUTPUT_SEL_1_A0_1_0          (uint32_t)0x00000003
#define MM_T_DDC_C2_OUTPUT_SEL_0_A7_29_28        (uint32_t)0x30000000
#define MM_T_DDC_C2_OUTPUT_SEL_0_A6_25_24        (uint32_t)0x03000000
#define MM_T_DDC_C2_OUTPUT_SEL_0_A5_21_20        (uint32_t)0x00300000
#define MM_T_DDC_C2_OUTPUT_SEL_0_A4_17_16        (uint32_t)0x00030000
#define MM_T_DDC_C2_OUTPUT_SEL_0_A3_13_12        (uint32_t)0x00003000
#define MM_T_DDC_C2_OUTPUT_SEL_0_A2_9_8          (uint32_t)0x00000300
#define MM_T_DDC_C2_OUTPUT_SEL_0_A1_5_4          (uint32_t)0x00000030
#define MM_T_DDC_C2_OUTPUT_SEL_0_A0_1_0          (uint32_t)0x00000003
#define MM_T_DDC_C2_OUTPUT_SEL_1_A7_29_28        (uint32_t)0x30000000
#define MM_T_DDC_C2_OUTPUT_SEL_1_A6_25_24        (uint32_t)0x03000000
#define MM_T_DDC_C2_OUTPUT_SEL_1_A5_21_20        (uint32_t)0x00300000
#define MM_T_DDC_C2_OUTPUT_SEL_1_A4_17_16        (uint32_t)0x00030000
#define MM_T_DDC_C2_OUTPUT_SEL_1_A3_13_12        (uint32_t)0x00003000
#define MM_T_DDC_C2_OUTPUT_SEL_1_A2_9_8          (uint32_t)0x00000300
#define MM_T_DDC_C2_OUTPUT_SEL_1_A1_5_4          (uint32_t)0x00000030
#define MM_T_DDC_C2_OUTPUT_SEL_1_A0_1_0          (uint32_t)0x00000003

/*** REG *********************************************************************/
#define MM_T_DUC_RST_CFG                         (uint32_t)0x00000800
#define MM_T_DUC_DC_SRC_IDATA                    (uint32_t)0x00000801
#define MM_T_DUC_DC_SRC_QDATA                    (uint32_t)0x00000802
#define MM_T_DUC_C0_SRC_SEL_0                    (uint32_t)0x00000803
#define MM_T_DUC_C0_SRC_SEL_1                    (uint32_t)0x00000883
#define MM_T_DUC_C1_SRC_SEL_0                    (uint32_t)0x00000804
#define MM_T_DUC_C1_SRC_SEL_1                    (uint32_t)0x00000884
#define MM_T_DUC_C2_SRC_SEL_0                    (uint32_t)0x00000805
#define MM_T_DUC_C2_SRC_SEL_1                    (uint32_t)0x00000885
#define MM_T_DUC_C0A0_GAIN_0                     (uint32_t)0x00000806
#define MM_T_DUC_C0A0_GAIN_1                     (uint32_t)0x00000886
#define MM_T_DUC_C0A1_GAIN_0                     (uint32_t)0x00000807
#define MM_T_DUC_C0A1_GAIN_1                     (uint32_t)0x00000887
#define MM_T_DUC_C0A2_GAIN_0                     (uint32_t)0x00000808
#define MM_T_DUC_C0A2_GAIN_1                     (uint32_t)0x00000888
#define MM_T_DUC_C0A3_GAIN_0                     (uint32_t)0x00000809
#define MM_T_DUC_C0A3_GAIN_1                     (uint32_t)0x00000889
#define MM_T_DUC_C0A4_GAIN_0                     (uint32_t)0x0000080a
#define MM_T_DUC_C0A4_GAIN_1                     (uint32_t)0x0000088a
#define MM_T_DUC_C0A5_GAIN_0                     (uint32_t)0x0000080b
#define MM_T_DUC_C0A5_GAIN_1                     (uint32_t)0x0000088b
#define MM_T_DUC_C0A6_GAIN_0                     (uint32_t)0x0000080c
#define MM_T_DUC_C0A6_GAIN_1                     (uint32_t)0x0000088c
#define MM_T_DUC_C0A7_GAIN_0                     (uint32_t)0x0000080d
#define MM_T_DUC_C0A7_GAIN_1                     (uint32_t)0x0000088d
#define MM_T_DUC_C1A0_GAIN_0                     (uint32_t)0x0000080e
#define MM_T_DUC_C1A0_GAIN_1                     (uint32_t)0x0000088e
#define MM_T_DUC_C1A1_GAIN_0                     (uint32_t)0x0000080f
#define MM_T_DUC_C1A1_GAIN_1                     (uint32_t)0x0000088f
#define MM_T_DUC_C1A2_GAIN_0                     (uint32_t)0x00000810
#define MM_T_DUC_C1A2_GAIN_1                     (uint32_t)0x00000890
#define MM_T_DUC_C1A3_GAIN_0                     (uint32_t)0x00000811
#define MM_T_DUC_C1A3_GAIN_1                     (uint32_t)0x00000891
#define MM_T_DUC_C1A4_GAIN_0                     (uint32_t)0x00000812
#define MM_T_DUC_C1A4_GAIN_1                     (uint32_t)0x00000892
#define MM_T_DUC_C1A5_GAIN_0                     (uint32_t)0x00000813
#define MM_T_DUC_C1A5_GAIN_1                     (uint32_t)0x00000893
#define MM_T_DUC_C1A6_GAIN_0                     (uint32_t)0x00000814
#define MM_T_DUC_C1A6_GAIN_1                     (uint32_t)0x00000894
#define MM_T_DUC_C1A7_GAIN_0                     (uint32_t)0x00000815
#define MM_T_DUC_C1A7_GAIN_1                     (uint32_t)0x00000895
#define MM_T_DUC_C2A0_GAIN_0                     (uint32_t)0x00000816
#define MM_T_DUC_C2A0_GAIN_1                     (uint32_t)0x00000896
#define MM_T_DUC_C2A1_GAIN_0                     (uint32_t)0x00000817
#define MM_T_DUC_C2A1_GAIN_1                     (uint32_t)0x00000897
#define MM_T_DUC_C2A2_GAIN_0                     (uint32_t)0x00000818
#define MM_T_DUC_C2A2_GAIN_1                     (uint32_t)0x00000898
#define MM_T_DUC_C2A3_GAIN_0                     (uint32_t)0x00000819
#define MM_T_DUC_C2A3_GAIN_1                     (uint32_t)0x00000899
#define MM_T_DUC_C2A4_GAIN_0                     (uint32_t)0x0000081a
#define MM_T_DUC_C2A4_GAIN_1                     (uint32_t)0x0000089a
#define MM_T_DUC_C2A5_GAIN_0                     (uint32_t)0x0000081b
#define MM_T_DUC_C2A5_GAIN_1                     (uint32_t)0x0000089b
#define MM_T_DUC_C2A6_GAIN_0                     (uint32_t)0x0000081c
#define MM_T_DUC_C2A6_GAIN_1                     (uint32_t)0x0000089c
#define MM_T_DUC_C2A7_GAIN_0                     (uint32_t)0x0000081d
#define MM_T_DUC_C2A7_GAIN_1                     (uint32_t)0x0000089d
#define MM_T_DUC_C0_FREQ_0                       (uint32_t)0x0000081e
#define MM_T_DUC_C0_FREQ_1                       (uint32_t)0x0000089e
#define MM_T_DUC_C1_FREQ_0                       (uint32_t)0x0000081f
#define MM_T_DUC_C1_FREQ_1                       (uint32_t)0x0000089f
#define MM_T_DUC_C2_FREQ_0                       (uint32_t)0x00000820
#define MM_T_DUC_C2_FREQ_1                       (uint32_t)0x000008a0
#define MM_T_DUC_C0A0_DELAY_0                    (uint32_t)0x00000821
#define MM_T_DUC_C0A0_DELAY_1                    (uint32_t)0x000008a1
#define MM_T_DUC_C0A1_DELAY_0                    (uint32_t)0x00000822
#define MM_T_DUC_C0A1_DELAY_1                    (uint32_t)0x000008a2
#define MM_T_DUC_C0A2_DELAY_0                    (uint32_t)0x00000823
#define MM_T_DUC_C0A2_DELAY_1                    (uint32_t)0x000008a3
#define MM_T_DUC_C0A3_DELAY_0                    (uint32_t)0x00000824
#define MM_T_DUC_C0A3_DELAY_1                    (uint32_t)0x000008a4
#define MM_T_DUC_C0A4_DELAY_0                    (uint32_t)0x00000825
#define MM_T_DUC_C0A4_DELAY_1                    (uint32_t)0x000008a5
#define MM_T_DUC_C0A5_DELAY_0                    (uint32_t)0x00000826
#define MM_T_DUC_C0A5_DELAY_1                    (uint32_t)0x000008a6
#define MM_T_DUC_C0A6_DELAY_0                    (uint32_t)0x00000827
#define MM_T_DUC_C0A6_DELAY_1                    (uint32_t)0x000008a7
#define MM_T_DUC_C0A7_DELAY_0                    (uint32_t)0x00000828
#define MM_T_DUC_C0A7_DELAY_1                    (uint32_t)0x000008a8
#define MM_T_DUC_C1A0_DELAY_0                    (uint32_t)0x00000829
#define MM_T_DUC_C1A0_DELAY_1                    (uint32_t)0x000008a9
#define MM_T_DUC_C1A1_DELAY_0                    (uint32_t)0x0000082a
#define MM_T_DUC_C1A1_DELAY_1                    (uint32_t)0x000008aa
#define MM_T_DUC_C1A2_DELAY_0                    (uint32_t)0x0000082b
#define MM_T_DUC_C1A2_DELAY_1                    (uint32_t)0x000008ab
#define MM_T_DUC_C1A3_DELAY_0                    (uint32_t)0x0000082c
#define MM_T_DUC_C1A3_DELAY_1                    (uint32_t)0x000008ac
#define MM_T_DUC_C1A4_DELAY_0                    (uint32_t)0x0000082d
#define MM_T_DUC_C1A4_DELAY_1                    (uint32_t)0x000008ad
#define MM_T_DUC_C1A5_DELAY_0                    (uint32_t)0x0000082e
#define MM_T_DUC_C1A5_DELAY_1                    (uint32_t)0x000008ae
#define MM_T_DUC_C1A6_DELAY_0                    (uint32_t)0x0000082f
#define MM_T_DUC_C1A6_DELAY_1                    (uint32_t)0x000008af
#define MM_T_DUC_C1A7_DELAY_0                    (uint32_t)0x00000830
#define MM_T_DUC_C1A7_DELAY_1                    (uint32_t)0x000008b0
#define MM_T_DUC_C2A0_DELAY_0                    (uint32_t)0x00000831
#define MM_T_DUC_C2A0_DELAY_1                    (uint32_t)0x000008b1
#define MM_T_DUC_C2A1_DELAY_0                    (uint32_t)0x00000832
#define MM_T_DUC_C2A1_DELAY_1                    (uint32_t)0x000008b2
#define MM_T_DUC_C2A2_DELAY_0                    (uint32_t)0x00000833
#define MM_T_DUC_C2A2_DELAY_1                    (uint32_t)0x000008b3
#define MM_T_DUC_C2A3_DELAY_0                    (uint32_t)0x00000834
#define MM_T_DUC_C2A3_DELAY_1                    (uint32_t)0x000008b4
#define MM_T_DUC_C2A4_DELAY_0                    (uint32_t)0x00000835
#define MM_T_DUC_C2A4_DELAY_1                    (uint32_t)0x000008b5
#define MM_T_DUC_C2A5_DELAY_0                    (uint32_t)0x00000836
#define MM_T_DUC_C2A5_DELAY_1                    (uint32_t)0x000008b6
#define MM_T_DUC_C2A6_DELAY_0                    (uint32_t)0x00000837
#define MM_T_DUC_C2A6_DELAY_1                    (uint32_t)0x000008b7
#define MM_T_DUC_C2A7_DELAY_0                    (uint32_t)0x00000838
#define MM_T_DUC_C2A7_DELAY_1                    (uint32_t)0x000008b8
#define MM_T_DUC_OFL_0                           (uint32_t)0x00000839
#define MM_T_DUC_OFL_0_TRAP                      (uint32_t)0x0000083a
#define MM_T_DUC_OFL_0_MASK                      (uint32_t)0x0000083b
#define MM_T_DUC_OFL_0_FORCE                     (uint32_t)0x0000083c
#define MM_T_DUC_OFL_0_DB                        (uint32_t)0x0000083d
#define MM_T_DUC_OFL_0_TRIG                      (uint32_t)0x0000083e
#define MM_T_DUC_OFL_1                           (uint32_t)0x000008b9
#define MM_T_DUC_OFL_1_TRAP                      (uint32_t)0x000008ba
#define MM_T_DUC_OFL_1_MASK                      (uint32_t)0x000008bb
#define MM_T_DUC_OFL_1_FORCE                     (uint32_t)0x000008bc
#define MM_T_DUC_OFL_1_DB                        (uint32_t)0x000008bd
#define MM_T_DUC_OFL_1_TRIG                      (uint32_t)0x000008be

/*** FIELD *******************************************************************/
#define MM_T_DUC_RST_CFG_NCO_10ms_RST_EN         (uint32_t)0x00000004
#define MM_T_DUC_RST_CFG_MAN_RST                 (uint32_t)0x00000002
#define MM_T_DUC_RST_CFG_RST_10ms_EN             (uint32_t)0x00000001
#define MM_T_DUC_DC_SRC_IDATA_VAL_15_0           (uint32_t)0x0000ffff
#define MM_T_DUC_DC_SRC_QDATA_VAL_15_0           (uint32_t)0x0000ffff
#define MM_T_DUC_C0_SRC_SEL_0_A7_30_28           (uint32_t)0x70000000
#define MM_T_DUC_C0_SRC_SEL_0_A6_26_24           (uint32_t)0x07000000
#define MM_T_DUC_C0_SRC_SEL_0_A5_22_20           (uint32_t)0x00700000
#define MM_T_DUC_C0_SRC_SEL_0_A4_18_16           (uint32_t)0x00070000
#define MM_T_DUC_C0_SRC_SEL_0_A3_14_12           (uint32_t)0x00007000
#define MM_T_DUC_C0_SRC_SEL_0_A2_10_8            (uint32_t)0x00000700
#define MM_T_DUC_C0_SRC_SEL_0_A1_6_4             (uint32_t)0x00000070
#define MM_T_DUC_C0_SRC_SEL_0_A0_2_0             (uint32_t)0x00000007
#define MM_T_DUC_C0_SRC_SEL_1_A7_30_28           (uint32_t)0x70000000
#define MM_T_DUC_C0_SRC_SEL_1_A6_26_24           (uint32_t)0x07000000
#define MM_T_DUC_C0_SRC_SEL_1_A5_22_20           (uint32_t)0x00700000
#define MM_T_DUC_C0_SRC_SEL_1_A4_18_16           (uint32_t)0x00070000
#define MM_T_DUC_C0_SRC_SEL_1_A3_14_12           (uint32_t)0x00007000
#define MM_T_DUC_C0_SRC_SEL_1_A2_10_8            (uint32_t)0x00000700
#define MM_T_DUC_C0_SRC_SEL_1_A1_6_4             (uint32_t)0x00000070
#define MM_T_DUC_C0_SRC_SEL_1_A0_2_0             (uint32_t)0x00000007
#define MM_T_DUC_C1_SRC_SEL_0_A7_30_28           (uint32_t)0x70000000
#define MM_T_DUC_C1_SRC_SEL_0_A6_26_24           (uint32_t)0x07000000
#define MM_T_DUC_C1_SRC_SEL_0_A5_22_20           (uint32_t)0x00700000
#define MM_T_DUC_C1_SRC_SEL_0_A4_18_16           (uint32_t)0x00070000
#define MM_T_DUC_C1_SRC_SEL_0_A3_14_12           (uint32_t)0x00007000
#define MM_T_DUC_C1_SRC_SEL_0_A2_10_8            (uint32_t)0x00000700
#define MM_T_DUC_C1_SRC_SEL_0_A1_6_4             (uint32_t)0x00000070
#define MM_T_DUC_C1_SRC_SEL_0_A0_2_0             (uint32_t)0x00000007
#define MM_T_DUC_C1_SRC_SEL_1_A7_30_28           (uint32_t)0x70000000
#define MM_T_DUC_C1_SRC_SEL_1_A6_26_24           (uint32_t)0x07000000
#define MM_T_DUC_C1_SRC_SEL_1_A5_22_20           (uint32_t)0x00700000
#define MM_T_DUC_C1_SRC_SEL_1_A4_18_16           (uint32_t)0x00070000
#define MM_T_DUC_C1_SRC_SEL_1_A3_14_12           (uint32_t)0x00007000
#define MM_T_DUC_C1_SRC_SEL_1_A2_10_8            (uint32_t)0x00000700
#define MM_T_DUC_C1_SRC_SEL_1_A1_6_4             (uint32_t)0x00000070
#define MM_T_DUC_C1_SRC_SEL_1_A0_2_0             (uint32_t)0x00000007
#define MM_T_DUC_C2_SRC_SEL_0_A7_30_28           (uint32_t)0x70000000
#define MM_T_DUC_C2_SRC_SEL_0_A6_26_24           (uint32_t)0x07000000
#define MM_T_DUC_C2_SRC_SEL_0_A5_22_20           (uint32_t)0x00700000
#define MM_T_DUC_C2_SRC_SEL_0_A4_18_16           (uint32_t)0x00070000
#define MM_T_DUC_C2_SRC_SEL_0_A3_14_12           (uint32_t)0x00007000
#define MM_T_DUC_C2_SRC_SEL_0_A2_10_8            (uint32_t)0x00000700
#define MM_T_DUC_C2_SRC_SEL_0_A1_6_4             (uint32_t)0x00000070
#define MM_T_DUC_C2_SRC_SEL_0_A0_2_0             (uint32_t)0x00000007
#define MM_T_DUC_C2_SRC_SEL_1_A7_30_28           (uint32_t)0x70000000
#define MM_T_DUC_C2_SRC_SEL_1_A6_26_24           (uint32_t)0x07000000
#define MM_T_DUC_C2_SRC_SEL_1_A5_22_20           (uint32_t)0x00700000
#define MM_T_DUC_C2_SRC_SEL_1_A4_18_16           (uint32_t)0x00070000
#define MM_T_DUC_C2_SRC_SEL_1_A3_14_12           (uint32_t)0x00007000
#define MM_T_DUC_C2_SRC_SEL_1_A2_10_8            (uint32_t)0x00000700
#define MM_T_DUC_C2_SRC_SEL_1_A1_6_4             (uint32_t)0x00000070
#define MM_T_DUC_C2_SRC_SEL_1_A0_2_0             (uint32_t)0x00000007
#define MM_T_DUC_C0A0_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C0A0_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C0A1_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C0A1_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C0A2_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C0A2_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C0A3_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C0A3_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C0A4_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C0A4_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C0A5_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C0A5_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C0A6_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C0A6_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C0A7_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C0A7_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C1A0_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C1A0_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C1A1_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C1A1_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C1A2_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C1A2_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C1A3_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C1A3_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C1A4_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C1A4_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C1A5_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C1A5_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C1A6_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C1A6_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C1A7_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C1A7_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C2A0_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C2A0_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C2A1_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C2A1_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C2A2_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C2A2_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C2A3_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C2A3_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C2A4_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C2A4_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C2A5_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C2A5_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C2A6_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C2A6_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C2A7_GAIN_0_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C2A7_GAIN_1_VAL_14_0            (uint32_t)0x00007fff
#define MM_T_DUC_C0_FREQ_0_VAL_31_0              (uint32_t)0xffffffff
#define MM_T_DUC_C0_FREQ_1_VAL_31_0              (uint32_t)0xffffffff
#define MM_T_DUC_C1_FREQ_0_VAL_31_0              (uint32_t)0xffffffff
#define MM_T_DUC_C1_FREQ_1_VAL_31_0              (uint32_t)0xffffffff
#define MM_T_DUC_C2_FREQ_0_VAL_31_0              (uint32_t)0xffffffff
#define MM_T_DUC_C2_FREQ_1_VAL_31_0              (uint32_t)0xffffffff
#define MM_T_DUC_C0A0_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C0A0_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C0A0_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C0A0_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C0A1_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C0A1_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C0A1_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C0A1_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C0A2_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C0A2_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C0A2_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C0A2_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C0A3_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C0A3_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C0A3_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C0A3_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C0A4_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C0A4_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C0A4_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C0A4_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C0A5_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C0A5_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C0A5_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C0A5_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C0A6_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C0A6_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C0A6_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C0A6_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C0A7_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C0A7_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C0A7_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C0A7_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C1A0_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C1A0_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C1A0_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C1A0_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C1A1_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C1A1_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C1A1_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C1A1_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C1A2_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C1A2_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C1A2_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C1A2_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C1A3_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C1A3_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C1A3_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C1A3_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C1A4_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C1A4_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C1A4_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C1A4_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C1A5_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C1A5_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C1A5_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C1A5_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C1A6_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C1A6_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C1A6_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C1A6_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C1A7_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C1A7_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C1A7_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C1A7_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C2A0_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C2A0_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C2A0_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C2A0_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C2A1_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C2A1_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C2A1_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C2A1_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C2A2_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C2A2_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C2A2_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C2A2_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C2A3_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C2A3_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C2A3_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C2A3_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C2A4_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C2A4_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C2A4_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C2A4_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C2A5_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C2A5_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C2A5_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C2A5_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C2A6_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C2A6_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C2A6_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C2A6_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C2A7_DELAY_0_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C2A7_DELAY_0_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_C2A7_DELAY_1_AC_DLY_22_16       (uint32_t)0x007f0000
#define MM_T_DUC_C2A7_DELAY_1_TA_DLY_6_0         (uint32_t)0x0000007f
#define MM_T_DUC_OFL_0_A7CC                      (uint32_t)0x80000000
#define MM_T_DUC_OFL_0_A6CC                      (uint32_t)0x40000000
#define MM_T_DUC_OFL_0_A5CC                      (uint32_t)0x20000000
#define MM_T_DUC_OFL_0_A4CC                      (uint32_t)0x10000000
#define MM_T_DUC_OFL_0_A3CC                      (uint32_t)0x08000000
#define MM_T_DUC_OFL_0_A2CC                      (uint32_t)0x04000000
#define MM_T_DUC_OFL_0_A1CC                      (uint32_t)0x02000000
#define MM_T_DUC_OFL_0_A0CC                      (uint32_t)0x01000000
#define MM_T_DUC_OFL_0_C2A7                      (uint32_t)0x00800000
#define MM_T_DUC_OFL_0_C2A6                      (uint32_t)0x00400000
#define MM_T_DUC_OFL_0_C2A5                      (uint32_t)0x00200000
#define MM_T_DUC_OFL_0_C2A4                      (uint32_t)0x00100000
#define MM_T_DUC_OFL_0_C2A3                      (uint32_t)0x00080000
#define MM_T_DUC_OFL_0_C2A2                      (uint32_t)0x00040000
#define MM_T_DUC_OFL_0_C2A1                      (uint32_t)0x00020000
#define MM_T_DUC_OFL_0_C2A0                      (uint32_t)0x00010000
#define MM_T_DUC_OFL_0_C1A7                      (uint32_t)0x00008000
#define MM_T_DUC_OFL_0_C1A6                      (uint32_t)0x00004000
#define MM_T_DUC_OFL_0_C1A5                      (uint32_t)0x00002000
#define MM_T_DUC_OFL_0_C1A4                      (uint32_t)0x00001000
#define MM_T_DUC_OFL_0_C1A3                      (uint32_t)0x00000800
#define MM_T_DUC_OFL_0_C1A2                      (uint32_t)0x00000400
#define MM_T_DUC_OFL_0_C1A1                      (uint32_t)0x00000200
#define MM_T_DUC_OFL_0_C1A0                      (uint32_t)0x00000100
#define MM_T_DUC_OFL_0_C0A7                      (uint32_t)0x00000080
#define MM_T_DUC_OFL_0_C0A6                      (uint32_t)0x00000040
#define MM_T_DUC_OFL_0_C0A5                      (uint32_t)0x00000020
#define MM_T_DUC_OFL_0_C0A4                      (uint32_t)0x00000010
#define MM_T_DUC_OFL_0_C0A3                      (uint32_t)0x00000008
#define MM_T_DUC_OFL_0_C0A2                      (uint32_t)0x00000004
#define MM_T_DUC_OFL_0_C0A1                      (uint32_t)0x00000002
#define MM_T_DUC_OFL_0_C0A0                      (uint32_t)0x00000001
#define MM_T_DUC_OFL_0_TRAP_A7CC                 (uint32_t)0x80000000
#define MM_T_DUC_OFL_0_TRAP_A6CC                 (uint32_t)0x40000000
#define MM_T_DUC_OFL_0_TRAP_A5CC                 (uint32_t)0x20000000
#define MM_T_DUC_OFL_0_TRAP_A4CC                 (uint32_t)0x10000000
#define MM_T_DUC_OFL_0_TRAP_A3CC                 (uint32_t)0x08000000
#define MM_T_DUC_OFL_0_TRAP_A2CC                 (uint32_t)0x04000000
#define MM_T_DUC_OFL_0_TRAP_A1CC                 (uint32_t)0x02000000
#define MM_T_DUC_OFL_0_TRAP_A0CC                 (uint32_t)0x01000000
#define MM_T_DUC_OFL_0_TRAP_C2A7                 (uint32_t)0x00800000
#define MM_T_DUC_OFL_0_TRAP_C2A6                 (uint32_t)0x00400000
#define MM_T_DUC_OFL_0_TRAP_C2A5                 (uint32_t)0x00200000
#define MM_T_DUC_OFL_0_TRAP_C2A4                 (uint32_t)0x00100000
#define MM_T_DUC_OFL_0_TRAP_C2A3                 (uint32_t)0x00080000
#define MM_T_DUC_OFL_0_TRAP_C2A2                 (uint32_t)0x00040000
#define MM_T_DUC_OFL_0_TRAP_C2A1                 (uint32_t)0x00020000
#define MM_T_DUC_OFL_0_TRAP_C2A0                 (uint32_t)0x00010000
#define MM_T_DUC_OFL_0_TRAP_C1A7                 (uint32_t)0x00008000
#define MM_T_DUC_OFL_0_TRAP_C1A6                 (uint32_t)0x00004000
#define MM_T_DUC_OFL_0_TRAP_C1A5                 (uint32_t)0x00002000
#define MM_T_DUC_OFL_0_TRAP_C1A4                 (uint32_t)0x00001000
#define MM_T_DUC_OFL_0_TRAP_C1A3                 (uint32_t)0x00000800
#define MM_T_DUC_OFL_0_TRAP_C1A2                 (uint32_t)0x00000400
#define MM_T_DUC_OFL_0_TRAP_C1A1                 (uint32_t)0x00000200
#define MM_T_DUC_OFL_0_TRAP_C1A0                 (uint32_t)0x00000100
#define MM_T_DUC_OFL_0_TRAP_C0A7                 (uint32_t)0x00000080
#define MM_T_DUC_OFL_0_TRAP_C0A6                 (uint32_t)0x00000040
#define MM_T_DUC_OFL_0_TRAP_C0A5                 (uint32_t)0x00000020
#define MM_T_DUC_OFL_0_TRAP_C0A4                 (uint32_t)0x00000010
#define MM_T_DUC_OFL_0_TRAP_C0A3                 (uint32_t)0x00000008
#define MM_T_DUC_OFL_0_TRAP_C0A2                 (uint32_t)0x00000004
#define MM_T_DUC_OFL_0_TRAP_C0A1                 (uint32_t)0x00000002
#define MM_T_DUC_OFL_0_TRAP_C0A0                 (uint32_t)0x00000001
#define MM_T_DUC_OFL_0_MASK_A7CC                 (uint32_t)0x80000000
#define MM_T_DUC_OFL_0_MASK_A6CC                 (uint32_t)0x40000000
#define MM_T_DUC_OFL_0_MASK_A5CC                 (uint32_t)0x20000000
#define MM_T_DUC_OFL_0_MASK_A4CC                 (uint32_t)0x10000000
#define MM_T_DUC_OFL_0_MASK_A3CC                 (uint32_t)0x08000000
#define MM_T_DUC_OFL_0_MASK_A2CC                 (uint32_t)0x04000000
#define MM_T_DUC_OFL_0_MASK_A1CC                 (uint32_t)0x02000000
#define MM_T_DUC_OFL_0_MASK_A0CC                 (uint32_t)0x01000000
#define MM_T_DUC_OFL_0_MASK_C2A7                 (uint32_t)0x00800000
#define MM_T_DUC_OFL_0_MASK_C2A6                 (uint32_t)0x00400000
#define MM_T_DUC_OFL_0_MASK_C2A5                 (uint32_t)0x00200000
#define MM_T_DUC_OFL_0_MASK_C2A4                 (uint32_t)0x00100000
#define MM_T_DUC_OFL_0_MASK_C2A3                 (uint32_t)0x00080000
#define MM_T_DUC_OFL_0_MASK_C2A2                 (uint32_t)0x00040000
#define MM_T_DUC_OFL_0_MASK_C2A1                 (uint32_t)0x00020000
#define MM_T_DUC_OFL_0_MASK_C2A0                 (uint32_t)0x00010000
#define MM_T_DUC_OFL_0_MASK_C1A7                 (uint32_t)0x00008000
#define MM_T_DUC_OFL_0_MASK_C1A6                 (uint32_t)0x00004000
#define MM_T_DUC_OFL_0_MASK_C1A5                 (uint32_t)0x00002000
#define MM_T_DUC_OFL_0_MASK_C1A4                 (uint32_t)0x00001000
#define MM_T_DUC_OFL_0_MASK_C1A3                 (uint32_t)0x00000800
#define MM_T_DUC_OFL_0_MASK_C1A2                 (uint32_t)0x00000400
#define MM_T_DUC_OFL_0_MASK_C1A1                 (uint32_t)0x00000200
#define MM_T_DUC_OFL_0_MASK_C1A0                 (uint32_t)0x00000100
#define MM_T_DUC_OFL_0_MASK_C0A7                 (uint32_t)0x00000080
#define MM_T_DUC_OFL_0_MASK_C0A6                 (uint32_t)0x00000040
#define MM_T_DUC_OFL_0_MASK_C0A5                 (uint32_t)0x00000020
#define MM_T_DUC_OFL_0_MASK_C0A4                 (uint32_t)0x00000010
#define MM_T_DUC_OFL_0_MASK_C0A3                 (uint32_t)0x00000008
#define MM_T_DUC_OFL_0_MASK_C0A2                 (uint32_t)0x00000004
#define MM_T_DUC_OFL_0_MASK_C0A1                 (uint32_t)0x00000002
#define MM_T_DUC_OFL_0_MASK_C0A0                 (uint32_t)0x00000001
#define MM_T_DUC_OFL_0_FORCE_A7CC                (uint32_t)0x80000000
#define MM_T_DUC_OFL_0_FORCE_A6CC                (uint32_t)0x40000000
#define MM_T_DUC_OFL_0_FORCE_A5CC                (uint32_t)0x20000000
#define MM_T_DUC_OFL_0_FORCE_A4CC                (uint32_t)0x10000000
#define MM_T_DUC_OFL_0_FORCE_A3CC                (uint32_t)0x08000000
#define MM_T_DUC_OFL_0_FORCE_A2CC                (uint32_t)0x04000000
#define MM_T_DUC_OFL_0_FORCE_A1CC                (uint32_t)0x02000000
#define MM_T_DUC_OFL_0_FORCE_A0CC                (uint32_t)0x01000000
#define MM_T_DUC_OFL_0_FORCE_C2A7                (uint32_t)0x00800000
#define MM_T_DUC_OFL_0_FORCE_C2A6                (uint32_t)0x00400000
#define MM_T_DUC_OFL_0_FORCE_C2A5                (uint32_t)0x00200000
#define MM_T_DUC_OFL_0_FORCE_C2A4                (uint32_t)0x00100000
#define MM_T_DUC_OFL_0_FORCE_C2A3                (uint32_t)0x00080000
#define MM_T_DUC_OFL_0_FORCE_C2A2                (uint32_t)0x00040000
#define MM_T_DUC_OFL_0_FORCE_C2A1                (uint32_t)0x00020000
#define MM_T_DUC_OFL_0_FORCE_C2A0                (uint32_t)0x00010000
#define MM_T_DUC_OFL_0_FORCE_C1A7                (uint32_t)0x00008000
#define MM_T_DUC_OFL_0_FORCE_C1A6                (uint32_t)0x00004000
#define MM_T_DUC_OFL_0_FORCE_C1A5                (uint32_t)0x00002000
#define MM_T_DUC_OFL_0_FORCE_C1A4                (uint32_t)0x00001000
#define MM_T_DUC_OFL_0_FORCE_C1A3                (uint32_t)0x00000800
#define MM_T_DUC_OFL_0_FORCE_C1A2                (uint32_t)0x00000400
#define MM_T_DUC_OFL_0_FORCE_C1A1                (uint32_t)0x00000200
#define MM_T_DUC_OFL_0_FORCE_C1A0                (uint32_t)0x00000100
#define MM_T_DUC_OFL_0_FORCE_C0A7                (uint32_t)0x00000080
#define MM_T_DUC_OFL_0_FORCE_C0A6                (uint32_t)0x00000040
#define MM_T_DUC_OFL_0_FORCE_C0A5                (uint32_t)0x00000020
#define MM_T_DUC_OFL_0_FORCE_C0A4                (uint32_t)0x00000010
#define MM_T_DUC_OFL_0_FORCE_C0A3                (uint32_t)0x00000008
#define MM_T_DUC_OFL_0_FORCE_C0A2                (uint32_t)0x00000004
#define MM_T_DUC_OFL_0_FORCE_C0A1                (uint32_t)0x00000002
#define MM_T_DUC_OFL_0_FORCE_C0A0                (uint32_t)0x00000001
#define MM_T_DUC_OFL_0_DB_A7CC                   (uint32_t)0x80000000
#define MM_T_DUC_OFL_0_DB_A6CC                   (uint32_t)0x40000000
#define MM_T_DUC_OFL_0_DB_A5CC                   (uint32_t)0x20000000
#define MM_T_DUC_OFL_0_DB_A4CC                   (uint32_t)0x10000000
#define MM_T_DUC_OFL_0_DB_A3CC                   (uint32_t)0x08000000
#define MM_T_DUC_OFL_0_DB_A2CC                   (uint32_t)0x04000000
#define MM_T_DUC_OFL_0_DB_A1CC                   (uint32_t)0x02000000
#define MM_T_DUC_OFL_0_DB_A0CC                   (uint32_t)0x01000000
#define MM_T_DUC_OFL_0_DB_C2A7                   (uint32_t)0x00800000
#define MM_T_DUC_OFL_0_DB_C2A6                   (uint32_t)0x00400000
#define MM_T_DUC_OFL_0_DB_C2A5                   (uint32_t)0x00200000
#define MM_T_DUC_OFL_0_DB_C2A4                   (uint32_t)0x00100000
#define MM_T_DUC_OFL_0_DB_C2A3                   (uint32_t)0x00080000
#define MM_T_DUC_OFL_0_DB_C2A2                   (uint32_t)0x00040000
#define MM_T_DUC_OFL_0_DB_C2A1                   (uint32_t)0x00020000
#define MM_T_DUC_OFL_0_DB_C2A0                   (uint32_t)0x00010000
#define MM_T_DUC_OFL_0_DB_C1A7                   (uint32_t)0x00008000
#define MM_T_DUC_OFL_0_DB_C1A6                   (uint32_t)0x00004000
#define MM_T_DUC_OFL_0_DB_C1A5                   (uint32_t)0x00002000
#define MM_T_DUC_OFL_0_DB_C1A4                   (uint32_t)0x00001000
#define MM_T_DUC_OFL_0_DB_C1A3                   (uint32_t)0x00000800
#define MM_T_DUC_OFL_0_DB_C1A2                   (uint32_t)0x00000400
#define MM_T_DUC_OFL_0_DB_C1A1                   (uint32_t)0x00000200
#define MM_T_DUC_OFL_0_DB_C1A0                   (uint32_t)0x00000100
#define MM_T_DUC_OFL_0_DB_C0A7                   (uint32_t)0x00000080
#define MM_T_DUC_OFL_0_DB_C0A6                   (uint32_t)0x00000040
#define MM_T_DUC_OFL_0_DB_C0A5                   (uint32_t)0x00000020
#define MM_T_DUC_OFL_0_DB_C0A4                   (uint32_t)0x00000010
#define MM_T_DUC_OFL_0_DB_C0A3                   (uint32_t)0x00000008
#define MM_T_DUC_OFL_0_DB_C0A2                   (uint32_t)0x00000004
#define MM_T_DUC_OFL_0_DB_C0A1                   (uint32_t)0x00000002
#define MM_T_DUC_OFL_0_DB_C0A0                   (uint32_t)0x00000001
#define MM_T_DUC_OFL_0_TRIG_A7CC                 (uint32_t)0x80000000
#define MM_T_DUC_OFL_0_TRIG_A6CC                 (uint32_t)0x40000000
#define MM_T_DUC_OFL_0_TRIG_A5CC                 (uint32_t)0x20000000
#define MM_T_DUC_OFL_0_TRIG_A4CC                 (uint32_t)0x10000000
#define MM_T_DUC_OFL_0_TRIG_A3CC                 (uint32_t)0x08000000
#define MM_T_DUC_OFL_0_TRIG_A2CC                 (uint32_t)0x04000000
#define MM_T_DUC_OFL_0_TRIG_A1CC                 (uint32_t)0x02000000
#define MM_T_DUC_OFL_0_TRIG_A0CC                 (uint32_t)0x01000000
#define MM_T_DUC_OFL_0_TRIG_C2A7                 (uint32_t)0x00800000
#define MM_T_DUC_OFL_0_TRIG_C2A6                 (uint32_t)0x00400000
#define MM_T_DUC_OFL_0_TRIG_C2A5                 (uint32_t)0x00200000
#define MM_T_DUC_OFL_0_TRIG_C2A4                 (uint32_t)0x00100000
#define MM_T_DUC_OFL_0_TRIG_C2A3                 (uint32_t)0x00080000
#define MM_T_DUC_OFL_0_TRIG_C2A2                 (uint32_t)0x00040000
#define MM_T_DUC_OFL_0_TRIG_C2A1                 (uint32_t)0x00020000
#define MM_T_DUC_OFL_0_TRIG_C2A0                 (uint32_t)0x00010000
#define MM_T_DUC_OFL_0_TRIG_C1A7                 (uint32_t)0x00008000
#define MM_T_DUC_OFL_0_TRIG_C1A6                 (uint32_t)0x00004000
#define MM_T_DUC_OFL_0_TRIG_C1A5                 (uint32_t)0x00002000
#define MM_T_DUC_OFL_0_TRIG_C1A4                 (uint32_t)0x00001000
#define MM_T_DUC_OFL_0_TRIG_C1A3                 (uint32_t)0x00000800
#define MM_T_DUC_OFL_0_TRIG_C1A2                 (uint32_t)0x00000400
#define MM_T_DUC_OFL_0_TRIG_C1A1                 (uint32_t)0x00000200
#define MM_T_DUC_OFL_0_TRIG_C1A0                 (uint32_t)0x00000100
#define MM_T_DUC_OFL_0_TRIG_C0A7                 (uint32_t)0x00000080
#define MM_T_DUC_OFL_0_TRIG_C0A6                 (uint32_t)0x00000040
#define MM_T_DUC_OFL_0_TRIG_C0A5                 (uint32_t)0x00000020
#define MM_T_DUC_OFL_0_TRIG_C0A4                 (uint32_t)0x00000010
#define MM_T_DUC_OFL_0_TRIG_C0A3                 (uint32_t)0x00000008
#define MM_T_DUC_OFL_0_TRIG_C0A2                 (uint32_t)0x00000004
#define MM_T_DUC_OFL_0_TRIG_C0A1                 (uint32_t)0x00000002
#define MM_T_DUC_OFL_0_TRIG_C0A0                 (uint32_t)0x00000001
#define MM_T_DUC_OFL_1_A7CC                      (uint32_t)0x80000000
#define MM_T_DUC_OFL_1_A6CC                      (uint32_t)0x40000000
#define MM_T_DUC_OFL_1_A5CC                      (uint32_t)0x20000000
#define MM_T_DUC_OFL_1_A4CC                      (uint32_t)0x10000000
#define MM_T_DUC_OFL_1_A3CC                      (uint32_t)0x08000000
#define MM_T_DUC_OFL_1_A2CC                      (uint32_t)0x04000000
#define MM_T_DUC_OFL_1_A1CC                      (uint32_t)0x02000000
#define MM_T_DUC_OFL_1_A0CC                      (uint32_t)0x01000000
#define MM_T_DUC_OFL_1_C2A7                      (uint32_t)0x00800000
#define MM_T_DUC_OFL_1_C2A6                      (uint32_t)0x00400000
#define MM_T_DUC_OFL_1_C2A5                      (uint32_t)0x00200000
#define MM_T_DUC_OFL_1_C2A4                      (uint32_t)0x00100000
#define MM_T_DUC_OFL_1_C2A3                      (uint32_t)0x00080000
#define MM_T_DUC_OFL_1_C2A2                      (uint32_t)0x00040000
#define MM_T_DUC_OFL_1_C2A1                      (uint32_t)0x00020000
#define MM_T_DUC_OFL_1_C2A0                      (uint32_t)0x00010000
#define MM_T_DUC_OFL_1_C1A7                      (uint32_t)0x00008000
#define MM_T_DUC_OFL_1_C1A6                      (uint32_t)0x00004000
#define MM_T_DUC_OFL_1_C1A5                      (uint32_t)0x00002000
#define MM_T_DUC_OFL_1_C1A4                      (uint32_t)0x00001000
#define MM_T_DUC_OFL_1_C1A3                      (uint32_t)0x00000800
#define MM_T_DUC_OFL_1_C1A2                      (uint32_t)0x00000400
#define MM_T_DUC_OFL_1_C1A1                      (uint32_t)0x00000200
#define MM_T_DUC_OFL_1_C1A0                      (uint32_t)0x00000100
#define MM_T_DUC_OFL_1_C0A7                      (uint32_t)0x00000080
#define MM_T_DUC_OFL_1_C0A6                      (uint32_t)0x00000040
#define MM_T_DUC_OFL_1_C0A5                      (uint32_t)0x00000020
#define MM_T_DUC_OFL_1_C0A4                      (uint32_t)0x00000010
#define MM_T_DUC_OFL_1_C0A3                      (uint32_t)0x00000008
#define MM_T_DUC_OFL_1_C0A2                      (uint32_t)0x00000004
#define MM_T_DUC_OFL_1_C0A1                      (uint32_t)0x00000002
#define MM_T_DUC_OFL_1_C0A0                      (uint32_t)0x00000001
#define MM_T_DUC_OFL_1_TRAP_A7CC                 (uint32_t)0x80000000
#define MM_T_DUC_OFL_1_TRAP_A6CC                 (uint32_t)0x40000000
#define MM_T_DUC_OFL_1_TRAP_A5CC                 (uint32_t)0x20000000
#define MM_T_DUC_OFL_1_TRAP_A4CC                 (uint32_t)0x10000000
#define MM_T_DUC_OFL_1_TRAP_A3CC                 (uint32_t)0x08000000
#define MM_T_DUC_OFL_1_TRAP_A2CC                 (uint32_t)0x04000000
#define MM_T_DUC_OFL_1_TRAP_A1CC                 (uint32_t)0x02000000
#define MM_T_DUC_OFL_1_TRAP_A0CC                 (uint32_t)0x01000000
#define MM_T_DUC_OFL_1_TRAP_C2A7                 (uint32_t)0x00800000
#define MM_T_DUC_OFL_1_TRAP_C2A6                 (uint32_t)0x00400000
#define MM_T_DUC_OFL_1_TRAP_C2A5                 (uint32_t)0x00200000
#define MM_T_DUC_OFL_1_TRAP_C2A4                 (uint32_t)0x00100000
#define MM_T_DUC_OFL_1_TRAP_C2A3                 (uint32_t)0x00080000
#define MM_T_DUC_OFL_1_TRAP_C2A2                 (uint32_t)0x00040000
#define MM_T_DUC_OFL_1_TRAP_C2A1                 (uint32_t)0x00020000
#define MM_T_DUC_OFL_1_TRAP_C2A0                 (uint32_t)0x00010000
#define MM_T_DUC_OFL_1_TRAP_C1A7                 (uint32_t)0x00008000
#define MM_T_DUC_OFL_1_TRAP_C1A6                 (uint32_t)0x00004000
#define MM_T_DUC_OFL_1_TRAP_C1A5                 (uint32_t)0x00002000
#define MM_T_DUC_OFL_1_TRAP_C1A4                 (uint32_t)0x00001000
#define MM_T_DUC_OFL_1_TRAP_C1A3                 (uint32_t)0x00000800
#define MM_T_DUC_OFL_1_TRAP_C1A2                 (uint32_t)0x00000400
#define MM_T_DUC_OFL_1_TRAP_C1A1                 (uint32_t)0x00000200
#define MM_T_DUC_OFL_1_TRAP_C1A0                 (uint32_t)0x00000100
#define MM_T_DUC_OFL_1_TRAP_C0A7                 (uint32_t)0x00000080
#define MM_T_DUC_OFL_1_TRAP_C0A6                 (uint32_t)0x00000040
#define MM_T_DUC_OFL_1_TRAP_C0A5                 (uint32_t)0x00000020
#define MM_T_DUC_OFL_1_TRAP_C0A4                 (uint32_t)0x00000010
#define MM_T_DUC_OFL_1_TRAP_C0A3                 (uint32_t)0x00000008
#define MM_T_DUC_OFL_1_TRAP_C0A2                 (uint32_t)0x00000004
#define MM_T_DUC_OFL_1_TRAP_C0A1                 (uint32_t)0x00000002
#define MM_T_DUC_OFL_1_TRAP_C0A0                 (uint32_t)0x00000001
#define MM_T_DUC_OFL_1_MASK_A7CC                 (uint32_t)0x80000000
#define MM_T_DUC_OFL_1_MASK_A6CC                 (uint32_t)0x40000000
#define MM_T_DUC_OFL_1_MASK_A5CC                 (uint32_t)0x20000000
#define MM_T_DUC_OFL_1_MASK_A4CC                 (uint32_t)0x10000000
#define MM_T_DUC_OFL_1_MASK_A3CC                 (uint32_t)0x08000000
#define MM_T_DUC_OFL_1_MASK_A2CC                 (uint32_t)0x04000000
#define MM_T_DUC_OFL_1_MASK_A1CC                 (uint32_t)0x02000000
#define MM_T_DUC_OFL_1_MASK_A0CC                 (uint32_t)0x01000000
#define MM_T_DUC_OFL_1_MASK_C2A7                 (uint32_t)0x00800000
#define MM_T_DUC_OFL_1_MASK_C2A6                 (uint32_t)0x00400000
#define MM_T_DUC_OFL_1_MASK_C2A5                 (uint32_t)0x00200000
#define MM_T_DUC_OFL_1_MASK_C2A4                 (uint32_t)0x00100000
#define MM_T_DUC_OFL_1_MASK_C2A3                 (uint32_t)0x00080000
#define MM_T_DUC_OFL_1_MASK_C2A2                 (uint32_t)0x00040000
#define MM_T_DUC_OFL_1_MASK_C2A1                 (uint32_t)0x00020000
#define MM_T_DUC_OFL_1_MASK_C2A0                 (uint32_t)0x00010000
#define MM_T_DUC_OFL_1_MASK_C1A7                 (uint32_t)0x00008000
#define MM_T_DUC_OFL_1_MASK_C1A6                 (uint32_t)0x00004000
#define MM_T_DUC_OFL_1_MASK_C1A5                 (uint32_t)0x00002000
#define MM_T_DUC_OFL_1_MASK_C1A4                 (uint32_t)0x00001000
#define MM_T_DUC_OFL_1_MASK_C1A3                 (uint32_t)0x00000800
#define MM_T_DUC_OFL_1_MASK_C1A2                 (uint32_t)0x00000400
#define MM_T_DUC_OFL_1_MASK_C1A1                 (uint32_t)0x00000200
#define MM_T_DUC_OFL_1_MASK_C1A0                 (uint32_t)0x00000100
#define MM_T_DUC_OFL_1_MASK_C0A7                 (uint32_t)0x00000080
#define MM_T_DUC_OFL_1_MASK_C0A6                 (uint32_t)0x00000040
#define MM_T_DUC_OFL_1_MASK_C0A5                 (uint32_t)0x00000020
#define MM_T_DUC_OFL_1_MASK_C0A4                 (uint32_t)0x00000010
#define MM_T_DUC_OFL_1_MASK_C0A3                 (uint32_t)0x00000008
#define MM_T_DUC_OFL_1_MASK_C0A2                 (uint32_t)0x00000004
#define MM_T_DUC_OFL_1_MASK_C0A1                 (uint32_t)0x00000002
#define MM_T_DUC_OFL_1_MASK_C0A0                 (uint32_t)0x00000001
#define MM_T_DUC_OFL_1_FORCE_A7CC                (uint32_t)0x80000000
#define MM_T_DUC_OFL_1_FORCE_A6CC                (uint32_t)0x40000000
#define MM_T_DUC_OFL_1_FORCE_A5CC                (uint32_t)0x20000000
#define MM_T_DUC_OFL_1_FORCE_A4CC                (uint32_t)0x10000000
#define MM_T_DUC_OFL_1_FORCE_A3CC                (uint32_t)0x08000000
#define MM_T_DUC_OFL_1_FORCE_A2CC                (uint32_t)0x04000000
#define MM_T_DUC_OFL_1_FORCE_A1CC                (uint32_t)0x02000000
#define MM_T_DUC_OFL_1_FORCE_A0CC                (uint32_t)0x01000000
#define MM_T_DUC_OFL_1_FORCE_C2A7                (uint32_t)0x00800000
#define MM_T_DUC_OFL_1_FORCE_C2A6                (uint32_t)0x00400000
#define MM_T_DUC_OFL_1_FORCE_C2A5                (uint32_t)0x00200000
#define MM_T_DUC_OFL_1_FORCE_C2A4                (uint32_t)0x00100000
#define MM_T_DUC_OFL_1_FORCE_C2A3                (uint32_t)0x00080000
#define MM_T_DUC_OFL_1_FORCE_C2A2                (uint32_t)0x00040000
#define MM_T_DUC_OFL_1_FORCE_C2A1                (uint32_t)0x00020000
#define MM_T_DUC_OFL_1_FORCE_C2A0                (uint32_t)0x00010000
#define MM_T_DUC_OFL_1_FORCE_C1A7                (uint32_t)0x00008000
#define MM_T_DUC_OFL_1_FORCE_C1A6                (uint32_t)0x00004000
#define MM_T_DUC_OFL_1_FORCE_C1A5                (uint32_t)0x00002000
#define MM_T_DUC_OFL_1_FORCE_C1A4                (uint32_t)0x00001000
#define MM_T_DUC_OFL_1_FORCE_C1A3                (uint32_t)0x00000800
#define MM_T_DUC_OFL_1_FORCE_C1A2                (uint32_t)0x00000400
#define MM_T_DUC_OFL_1_FORCE_C1A1                (uint32_t)0x00000200
#define MM_T_DUC_OFL_1_FORCE_C1A0                (uint32_t)0x00000100
#define MM_T_DUC_OFL_1_FORCE_C0A7                (uint32_t)0x00000080
#define MM_T_DUC_OFL_1_FORCE_C0A6                (uint32_t)0x00000040
#define MM_T_DUC_OFL_1_FORCE_C0A5                (uint32_t)0x00000020
#define MM_T_DUC_OFL_1_FORCE_C0A4                (uint32_t)0x00000010
#define MM_T_DUC_OFL_1_FORCE_C0A3                (uint32_t)0x00000008
#define MM_T_DUC_OFL_1_FORCE_C0A2                (uint32_t)0x00000004
#define MM_T_DUC_OFL_1_FORCE_C0A1                (uint32_t)0x00000002
#define MM_T_DUC_OFL_1_FORCE_C0A0                (uint32_t)0x00000001
#define MM_T_DUC_OFL_1_DB_A7CC                   (uint32_t)0x80000000
#define MM_T_DUC_OFL_1_DB_A6CC                   (uint32_t)0x40000000
#define MM_T_DUC_OFL_1_DB_A5CC                   (uint32_t)0x20000000
#define MM_T_DUC_OFL_1_DB_A4CC                   (uint32_t)0x10000000
#define MM_T_DUC_OFL_1_DB_A3CC                   (uint32_t)0x08000000
#define MM_T_DUC_OFL_1_DB_A2CC                   (uint32_t)0x04000000
#define MM_T_DUC_OFL_1_DB_A1CC                   (uint32_t)0x02000000
#define MM_T_DUC_OFL_1_DB_A0CC                   (uint32_t)0x01000000
#define MM_T_DUC_OFL_1_DB_C2A7                   (uint32_t)0x00800000
#define MM_T_DUC_OFL_1_DB_C2A6                   (uint32_t)0x00400000
#define MM_T_DUC_OFL_1_DB_C2A5                   (uint32_t)0x00200000
#define MM_T_DUC_OFL_1_DB_C2A4                   (uint32_t)0x00100000
#define MM_T_DUC_OFL_1_DB_C2A3                   (uint32_t)0x00080000
#define MM_T_DUC_OFL_1_DB_C2A2                   (uint32_t)0x00040000
#define MM_T_DUC_OFL_1_DB_C2A1                   (uint32_t)0x00020000
#define MM_T_DUC_OFL_1_DB_C2A0                   (uint32_t)0x00010000
#define MM_T_DUC_OFL_1_DB_C1A7                   (uint32_t)0x00008000
#define MM_T_DUC_OFL_1_DB_C1A6                   (uint32_t)0x00004000
#define MM_T_DUC_OFL_1_DB_C1A5                   (uint32_t)0x00002000
#define MM_T_DUC_OFL_1_DB_C1A4                   (uint32_t)0x00001000
#define MM_T_DUC_OFL_1_DB_C1A3                   (uint32_t)0x00000800
#define MM_T_DUC_OFL_1_DB_C1A2                   (uint32_t)0x00000400
#define MM_T_DUC_OFL_1_DB_C1A1                   (uint32_t)0x00000200
#define MM_T_DUC_OFL_1_DB_C1A0                   (uint32_t)0x00000100
#define MM_T_DUC_OFL_1_DB_C0A7                   (uint32_t)0x00000080
#define MM_T_DUC_OFL_1_DB_C0A6                   (uint32_t)0x00000040
#define MM_T_DUC_OFL_1_DB_C0A5                   (uint32_t)0x00000020
#define MM_T_DUC_OFL_1_DB_C0A4                   (uint32_t)0x00000010
#define MM_T_DUC_OFL_1_DB_C0A3                   (uint32_t)0x00000008
#define MM_T_DUC_OFL_1_DB_C0A2                   (uint32_t)0x00000004
#define MM_T_DUC_OFL_1_DB_C0A1                   (uint32_t)0x00000002
#define MM_T_DUC_OFL_1_DB_C0A0                   (uint32_t)0x00000001
#define MM_T_DUC_OFL_1_TRIG_A7CC                 (uint32_t)0x80000000
#define MM_T_DUC_OFL_1_TRIG_A6CC                 (uint32_t)0x40000000
#define MM_T_DUC_OFL_1_TRIG_A5CC                 (uint32_t)0x20000000
#define MM_T_DUC_OFL_1_TRIG_A4CC                 (uint32_t)0x10000000
#define MM_T_DUC_OFL_1_TRIG_A3CC                 (uint32_t)0x08000000
#define MM_T_DUC_OFL_1_TRIG_A2CC                 (uint32_t)0x04000000
#define MM_T_DUC_OFL_1_TRIG_A1CC                 (uint32_t)0x02000000
#define MM_T_DUC_OFL_1_TRIG_A0CC                 (uint32_t)0x01000000
#define MM_T_DUC_OFL_1_TRIG_C2A7                 (uint32_t)0x00800000
#define MM_T_DUC_OFL_1_TRIG_C2A6                 (uint32_t)0x00400000
#define MM_T_DUC_OFL_1_TRIG_C2A5                 (uint32_t)0x00200000
#define MM_T_DUC_OFL_1_TRIG_C2A4                 (uint32_t)0x00100000
#define MM_T_DUC_OFL_1_TRIG_C2A3                 (uint32_t)0x00080000
#define MM_T_DUC_OFL_1_TRIG_C2A2                 (uint32_t)0x00040000
#define MM_T_DUC_OFL_1_TRIG_C2A1                 (uint32_t)0x00020000
#define MM_T_DUC_OFL_1_TRIG_C2A0                 (uint32_t)0x00010000
#define MM_T_DUC_OFL_1_TRIG_C1A7                 (uint32_t)0x00008000
#define MM_T_DUC_OFL_1_TRIG_C1A6                 (uint32_t)0x00004000
#define MM_T_DUC_OFL_1_TRIG_C1A5                 (uint32_t)0x00002000
#define MM_T_DUC_OFL_1_TRIG_C1A4                 (uint32_t)0x00001000
#define MM_T_DUC_OFL_1_TRIG_C1A3                 (uint32_t)0x00000800
#define MM_T_DUC_OFL_1_TRIG_C1A2                 (uint32_t)0x00000400
#define MM_T_DUC_OFL_1_TRIG_C1A1                 (uint32_t)0x00000200
#define MM_T_DUC_OFL_1_TRIG_C1A0                 (uint32_t)0x00000100
#define MM_T_DUC_OFL_1_TRIG_C0A7                 (uint32_t)0x00000080
#define MM_T_DUC_OFL_1_TRIG_C0A6                 (uint32_t)0x00000040
#define MM_T_DUC_OFL_1_TRIG_C0A5                 (uint32_t)0x00000020
#define MM_T_DUC_OFL_1_TRIG_C0A4                 (uint32_t)0x00000010
#define MM_T_DUC_OFL_1_TRIG_C0A3                 (uint32_t)0x00000008
#define MM_T_DUC_OFL_1_TRIG_C0A2                 (uint32_t)0x00000004
#define MM_T_DUC_OFL_1_TRIG_C0A1                 (uint32_t)0x00000002
#define MM_T_DUC_OFL_1_TRIG_C0A0                 (uint32_t)0x00000001

/*** REG *********************************************************************/
#define MM_T_I2C_MASTER_IRQ                      (uint32_t)0x00000a00
#define MM_T_I2C_MASTER_SDA2REG                  (uint32_t)0x00000a01
#define MM_T_I2C_MASTER_ADDR                     (uint32_t)0x00000a02
#define MM_T_I2C_MASTER_CTRL                     (uint32_t)0x00000a03
#define MM_T_I2C_MASTER_LENGTH_RND_ADDR          (uint32_t)0x00000a04
#define MM_T_I2C_MASTER_DATA                     (uint32_t)0x00000a05
#define MM_T_I2C_MASTER_WDATA                    (uint32_t)0x00000a06

/*** FIELD *******************************************************************/
#define MM_T_I2C_MASTER_IRQ_I2C_MASTER_VALID     (uint32_t)0x00000001
#define MM_T_I2C_MASTER_SDA2REG_I2C_MASTER_SDA2REG_7_0 (uint32_t)0x000000ff
#define MM_T_I2C_MASTER_ADDR_I2C_MASTER_ADDR_7_0 (uint32_t)0x000000ff
#define MM_T_I2C_MASTER_CTRL_I2C_MASTER_RWN      (uint32_t)0x00200000
#define MM_T_I2C_MASTER_CTRL_I2C_MASTER_MODE     (uint32_t)0x00100000
#define MM_T_I2C_MASTER_CTRL_I2C_MASTER_DEV_17_11 (uint32_t)0x0003f800
#define MM_T_I2C_MASTER_CTRL_I2C_MASTER_LINE_7_1 (uint32_t)0x000000fe
#define MM_T_I2C_MASTER_CTRL_I2C_MASTER_START    (uint32_t)0x00000001
#define MM_T_I2C_MASTER_LENGTH_RND_ADDR_I2C_LENGTH_15_8 (uint32_t)0x0000ff00
#define MM_T_I2C_MASTER_LENGTH_RND_ADDR_I2C_RND_ADDR_7_0 (uint32_t)0x000000ff
#define MM_T_I2C_MASTER_DATA_I2C_DATA_READ_31_0  (uint32_t)0xffffffff
#define MM_T_I2C_MASTER_WDATA_I2C_WDATA_31_0     (uint32_t)0xffffffff

/*** REG *********************************************************************/
#define MM_T_JESD204B_TX_GLB_VERSION             (uint32_t)0x00000c00
#define MM_T_JESD204B_TX_GLB_CAPABILITY          (uint32_t)0x00000c01
#define MM_T_JESD204B_TX_GLB_L0_IRQ              (uint32_t)0x00000c02
#define MM_T_JESD204B_TX_GLB_L0_IRQ_MASK         (uint32_t)0x00000c04
#define MM_T_JESD204B_TX_GLB_IRQ                 (uint32_t)0x00000c05
#define MM_T_JESD204B_TX_GLB_IRQ_TRAP            (uint32_t)0x00000c06
#define MM_T_JESD204B_TX_GLB_IRQ_MASK            (uint32_t)0x00000c07
#define MM_T_JESD204B_TX_GLB_IRQ_FORCE           (uint32_t)0x00000c08
#define MM_T_JESD204B_TX_GLB_IRQ_DB              (uint32_t)0x00000c09
#define MM_T_JESD204B_TX_GLB_IRQ_TRIG            (uint32_t)0x00000c0a
#define MM_T_JESD204B_TX_LG0_CAPABILITY          (uint32_t)0x00000c10
#define MM_T_JESD204B_TX_LG0_CONFIG_0            (uint32_t)0x00000c11
#define MM_T_JESD204B_TX_LG0_CONFIG_1            (uint32_t)0x00000c12
#define MM_T_JESD204B_TX_LG0_CONFIG_2            (uint32_t)0x00000c13
#define MM_T_JESD204B_TX_LG0_CONFIG_3            (uint32_t)0x00000c14
#define MM_T_JESD204B_TX_LG0_LK0_CAPABILITY_0    (uint32_t)0x00000c40
#define MM_T_JESD204B_TX_LG0_LK0_CAPABILITY_1    (uint32_t)0x00000c50
#define MM_T_JESD204B_TX_LG0_LK0_CAPABILITY_2    (uint32_t)0x00000c60
#define MM_T_JESD204B_TX_LG0_LK0_CAPABILITY_3    (uint32_t)0x00000c70
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_0          (uint32_t)0x00000c41
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_1          (uint32_t)0x00000c51
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_2          (uint32_t)0x00000c61
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_3          (uint32_t)0x00000c71
#define MM_T_JESD204B_TX_LG0_LK0_RST_0           (uint32_t)0x00000c42
#define MM_T_JESD204B_TX_LG0_LK0_RST_1           (uint32_t)0x00000c52
#define MM_T_JESD204B_TX_LG0_LK0_RST_2           (uint32_t)0x00000c62
#define MM_T_JESD204B_TX_LG0_LK0_RST_3           (uint32_t)0x00000c72
#define MM_T_JESD204B_TX_LG0_LK0_STATUS_0        (uint32_t)0x00000c43
#define MM_T_JESD204B_TX_LG0_LK0_STATUS_1        (uint32_t)0x00000c53
#define MM_T_JESD204B_TX_LG0_LK0_STATUS_2        (uint32_t)0x00000c63
#define MM_T_JESD204B_TX_LG0_LK0_STATUS_3        (uint32_t)0x00000c73
#define MM_T_JESD204B_TX_LG0_LK0_SYNC_ERR_CNT_0  (uint32_t)0x00000c44
#define MM_T_JESD204B_TX_LG0_LK0_SYNC_ERR_CNT_1  (uint32_t)0x00000c54
#define MM_T_JESD204B_TX_LG0_LK0_SYNC_ERR_CNT_2  (uint32_t)0x00000c64
#define MM_T_JESD204B_TX_LG0_LK0_SYNC_ERR_CNT_3  (uint32_t)0x00000c74
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0           (uint32_t)0x00000c45
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_TRAP      (uint32_t)0x00000c46
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_MASK      (uint32_t)0x00000c47
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_FORCE     (uint32_t)0x00000c48
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_DB        (uint32_t)0x00000c49
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_TRIG      (uint32_t)0x00000c4a
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1           (uint32_t)0x00000c55
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_TRAP      (uint32_t)0x00000c56
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_MASK      (uint32_t)0x00000c57
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_FORCE     (uint32_t)0x00000c58
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_DB        (uint32_t)0x00000c59
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_TRIG      (uint32_t)0x00000c5a
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2           (uint32_t)0x00000c65
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_TRAP      (uint32_t)0x00000c66
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_MASK      (uint32_t)0x00000c67
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_FORCE     (uint32_t)0x00000c68
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_DB        (uint32_t)0x00000c69
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_TRIG      (uint32_t)0x00000c6a
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3           (uint32_t)0x00000c75
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_TRAP      (uint32_t)0x00000c76
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_MASK      (uint32_t)0x00000c77
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_FORCE     (uint32_t)0x00000c78
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_DB        (uint32_t)0x00000c79
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_TRIG      (uint32_t)0x00000c7a

/*** FIELD *******************************************************************/
#define MM_T_JESD204B_TX_GLB_VERSION_MAJOR_15_8  (uint32_t)0x0000ff00
#define MM_T_JESD204B_TX_GLB_VERSION_MINOR_7_0   (uint32_t)0x000000ff
#define MM_T_JESD204B_TX_GLB_CAPABILITY_LG_NUM   (uint32_t)0x00000001
#define MM_T_JESD204B_TX_GLB_L0_IRQ_LG0_LK3      (uint32_t)0x00000100
#define MM_T_JESD204B_TX_GLB_L0_IRQ_LG0_LK2      (uint32_t)0x00000040
#define MM_T_JESD204B_TX_GLB_L0_IRQ_LG0_LK1      (uint32_t)0x00000010
#define MM_T_JESD204B_TX_GLB_L0_IRQ_LG0_LK0      (uint32_t)0x00000004
#define MM_T_JESD204B_TX_GLB_L0_IRQ_LG0          (uint32_t)0x00000002
#define MM_T_JESD204B_TX_GLB_L0_IRQ_GLB          (uint32_t)0x00000001
#define MM_T_JESD204B_TX_GLB_L0_IRQ_MASK_LG0_LK3 (uint32_t)0x00000100
#define MM_T_JESD204B_TX_GLB_L0_IRQ_MASK_LG0_LK2 (uint32_t)0x00000040
#define MM_T_JESD204B_TX_GLB_L0_IRQ_MASK_LG0_LK1 (uint32_t)0x00000010
#define MM_T_JESD204B_TX_GLB_L0_IRQ_MASK_LG0_LK0 (uint32_t)0x00000004
#define MM_T_JESD204B_TX_GLB_L0_IRQ_MASK_LG0     (uint32_t)0x00000002
#define MM_T_JESD204B_TX_GLB_L0_IRQ_MASK_GLB     (uint32_t)0x00000001
#define MM_T_JESD204B_TX_GLB_IRQ_SYSREF_MISM     (uint32_t)0x00000001
#define MM_T_JESD204B_TX_GLB_IRQ_TRAP_SYSREF_MISM (uint32_t)0x00000001
#define MM_T_JESD204B_TX_GLB_IRQ_MASK_SYSREF_MISM (uint32_t)0x00000001
#define MM_T_JESD204B_TX_GLB_IRQ_FORCE_SYSREF_MISM (uint32_t)0x00000001
#define MM_T_JESD204B_TX_GLB_IRQ_DB_SYSREF_MISM  (uint32_t)0x00000001
#define MM_T_JESD204B_TX_GLB_IRQ_TRIG_SYSREF_MISM (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_CAPABILITY_LK_NUM_3_0 (uint32_t)0x0000000f
#define MM_T_JESD204B_TX_LG0_CONFIG_0_SCR        (uint32_t)0x80000000
#define MM_T_JESD204B_TX_LG0_CONFIG_0_L_28_24    (uint32_t)0x1f000000
#define MM_T_JESD204B_TX_LG0_CONFIG_0_ADJDIR     (uint32_t)0x00400000
#define MM_T_JESD204B_TX_LG0_CONFIG_0_PHADJ      (uint32_t)0x00200000
#define MM_T_JESD204B_TX_LG0_CONFIG_0_LID_20_16  (uint32_t)0x001f0000
#define MM_T_JESD204B_TX_LG0_CONFIG_0_ADJCNT_15_12 (uint32_t)0x0000f000
#define MM_T_JESD204B_TX_LG0_CONFIG_0_BID_11_8   (uint32_t)0x00000f00
#define MM_T_JESD204B_TX_LG0_CONFIG_0_DID_7_0    (uint32_t)0x000000ff
#define MM_T_JESD204B_TX_LG0_CONFIG_1_CS_31_30   (uint32_t)0xc0000000
#define MM_T_JESD204B_TX_LG0_CONFIG_1_N_28_24    (uint32_t)0x1f000000
#define MM_T_JESD204B_TX_LG0_CONFIG_1_M_23_16    (uint32_t)0x00ff0000
#define MM_T_JESD204B_TX_LG0_CONFIG_1_K_12_8     (uint32_t)0x00001f00
#define MM_T_JESD204B_TX_LG0_CONFIG_1_F_7_0      (uint32_t)0x000000ff
#define MM_T_JESD204B_TX_LG0_CONFIG_2_RES1_31_24 (uint32_t)0xff000000
#define MM_T_JESD204B_TX_LG0_CONFIG_2_HD         (uint32_t)0x00800000
#define MM_T_JESD204B_TX_LG0_CONFIG_2_CF_20_16   (uint32_t)0x001f0000
#define MM_T_JESD204B_TX_LG0_CONFIG_2_JESDV_15_13 (uint32_t)0x0000e000
#define MM_T_JESD204B_TX_LG0_CONFIG_2_S_12_8     (uint32_t)0x00001f00
#define MM_T_JESD204B_TX_LG0_CONFIG_2_SUBCLASS_7_5 (uint32_t)0x000000e0
#define MM_T_JESD204B_TX_LG0_CONFIG_2_NN_4_0     (uint32_t)0x0000001f
#define MM_T_JESD204B_TX_LG0_CONFIG_3_FCHK_15_8  (uint32_t)0x0000ff00
#define MM_T_JESD204B_TX_LG0_CONFIG_3_RES2_7_0   (uint32_t)0x000000ff
#define MM_T_JESD204B_TX_LG0_LK0_CAPABILITY_0_LN_NUM_2_0 (uint32_t)0x00000007
#define MM_T_JESD204B_TX_LG0_LK0_CAPABILITY_1_LN_NUM_2_0 (uint32_t)0x00000007
#define MM_T_JESD204B_TX_LG0_LK0_CAPABILITY_2_LN_NUM_2_0 (uint32_t)0x00000007
#define MM_T_JESD204B_TX_LG0_LK0_CAPABILITY_3_LN_NUM_2_0 (uint32_t)0x00000007
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_0_IQ_SWITCH (uint32_t)0x00000080
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_0_DATA_SEL (uint32_t)0x00000040
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_0_TEST_PATTERN_5_3 (uint32_t)0x00000038
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_0_TEST_MODE_EN (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_0_SCR_EN   (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_0_LK_EN    (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_1_IQ_SWITCH (uint32_t)0x00000080
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_1_DATA_SEL (uint32_t)0x00000040
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_1_TEST_PATTERN_5_3 (uint32_t)0x00000038
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_1_TEST_MODE_EN (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_1_SCR_EN   (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_1_LK_EN    (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_2_IQ_SWITCH (uint32_t)0x00000080
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_2_DATA_SEL (uint32_t)0x00000040
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_2_TEST_PATTERN_5_3 (uint32_t)0x00000038
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_2_TEST_MODE_EN (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_2_SCR_EN   (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_2_LK_EN    (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_3_IQ_SWITCH (uint32_t)0x00000080
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_3_DATA_SEL (uint32_t)0x00000040
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_3_TEST_PATTERN_5_3 (uint32_t)0x00000038
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_3_TEST_MODE_EN (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_3_SCR_EN   (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_CTRL_3_LK_EN    (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_RST_0_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_TX_LG0_LK0_RST_1_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_TX_LG0_LK0_RST_2_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_TX_LG0_LK0_RST_3_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_TX_LG0_LK0_STATUS_0_LK_STATUS_2_1 (uint32_t)0x00000006
#define MM_T_JESD204B_TX_LG0_LK0_STATUS_0_PHY_STATUS (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_STATUS_1_LK_STATUS_2_1 (uint32_t)0x00000006
#define MM_T_JESD204B_TX_LG0_LK0_STATUS_1_PHY_STATUS (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_STATUS_2_LK_STATUS_2_1 (uint32_t)0x00000006
#define MM_T_JESD204B_TX_LG0_LK0_STATUS_2_PHY_STATUS (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_STATUS_3_LK_STATUS_2_1 (uint32_t)0x00000006
#define MM_T_JESD204B_TX_LG0_LK0_STATUS_3_PHY_STATUS (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_SYNC_ERR_CNT_0_SYNC_ERR_CNT_31_0 (uint32_t)0xffffffff
#define MM_T_JESD204B_TX_LG0_LK0_SYNC_ERR_CNT_1_SYNC_ERR_CNT_31_0 (uint32_t)0xffffffff
#define MM_T_JESD204B_TX_LG0_LK0_SYNC_ERR_CNT_2_SYNC_ERR_CNT_31_0 (uint32_t)0xffffffff
#define MM_T_JESD204B_TX_LG0_LK0_SYNC_ERR_CNT_3_SYNC_ERR_CNT_31_0 (uint32_t)0xffffffff
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_RST_DONE  (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_TRAP_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_TRAP_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_TRAP_RST_DONE (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_TRAP_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_MASK_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_MASK_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_MASK_RST_DONE (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_MASK_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_FORCE_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_FORCE_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_FORCE_RST_DONE (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_FORCE_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_DB_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_DB_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_DB_RST_DONE (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_DB_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_TRIG_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_TRIG_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_TRIG_RST_DONE (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_0_TRIG_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_RST_DONE  (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_TRAP_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_TRAP_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_TRAP_RST_DONE (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_TRAP_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_MASK_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_MASK_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_MASK_RST_DONE (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_MASK_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_FORCE_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_FORCE_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_FORCE_RST_DONE (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_FORCE_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_DB_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_DB_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_DB_RST_DONE (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_DB_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_TRIG_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_TRIG_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_TRIG_RST_DONE (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_1_TRIG_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_RST_DONE  (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_TRAP_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_TRAP_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_TRAP_RST_DONE (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_TRAP_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_MASK_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_MASK_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_MASK_RST_DONE (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_MASK_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_FORCE_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_FORCE_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_FORCE_RST_DONE (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_FORCE_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_DB_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_DB_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_DB_RST_DONE (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_DB_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_TRIG_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_TRIG_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_TRIG_RST_DONE (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_2_TRIG_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_RST_DONE  (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_TRAP_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_TRAP_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_TRAP_RST_DONE (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_TRAP_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_MASK_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_MASK_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_MASK_RST_DONE (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_MASK_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_FORCE_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_FORCE_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_FORCE_RST_DONE (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_FORCE_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_DB_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_DB_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_DB_RST_DONE (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_DB_SYNC_ERR_TYPE2 (uint32_t)0x00000001
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_TRIG_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_TRIG_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_TRIG_RST_DONE (uint32_t)0x00000002
#define MM_T_JESD204B_TX_LG0_LK0_IRQ_3_TRIG_SYNC_ERR_TYPE2 (uint32_t)0x00000001

/*** REG *********************************************************************/
#define MM_T_JESD204B_RX_GLB_VERSION             (uint32_t)0x00001000
#define MM_T_JESD204B_RX_GLB_CAPABILITY          (uint32_t)0x00001001
#define MM_T_JESD204B_RX_GLB_L0_IRQ              (uint32_t)0x00001002
#define MM_T_JESD204B_RX_GLB_L0_IRQ1             (uint32_t)0x00001004
#define MM_T_JESD204B_RX_GLB_L0_IRQ_MASK         (uint32_t)0x00001006
#define MM_T_JESD204B_RX_GLB_L0_IRQ1_MASK        (uint32_t)0x00001007
#define MM_T_JESD204B_RX_GLB_IRQ                 (uint32_t)0x00001008
#define MM_T_JESD204B_RX_GLB_IRQ_TRAP            (uint32_t)0x00001009
#define MM_T_JESD204B_RX_GLB_IRQ_MASK            (uint32_t)0x0000100a
#define MM_T_JESD204B_RX_GLB_IRQ_FORCE           (uint32_t)0x0000100b
#define MM_T_JESD204B_RX_GLB_IRQ_DB              (uint32_t)0x0000100c
#define MM_T_JESD204B_RX_GLB_IRQ_TRIG            (uint32_t)0x0000100d
#define MM_T_JESD204B_RX_LG0_CAPABILITY          (uint32_t)0x00001013
#define MM_T_JESD204B_RX_LG0_CONFIG_0            (uint32_t)0x00001014
#define MM_T_JESD204B_RX_LG0_CONFIG_1            (uint32_t)0x00001015
#define MM_T_JESD204B_RX_LG0_CONFIG_2            (uint32_t)0x00001016
#define MM_T_JESD204B_RX_LG0_CONFIG_3            (uint32_t)0x00001017
#define MM_T_JESD204B_RX_LG0_LK0_CAPABILITY_0    (uint32_t)0x00001043
#define MM_T_JESD204B_RX_LG0_LK0_CAPABILITY_1    (uint32_t)0x00001053
#define MM_T_JESD204B_RX_LG0_LK0_CAPABILITY_2    (uint32_t)0x00001063
#define MM_T_JESD204B_RX_LG0_LK0_CAPABILITY_3    (uint32_t)0x00001073
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_0          (uint32_t)0x00001044
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_1          (uint32_t)0x00001054
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_2          (uint32_t)0x00001064
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_3          (uint32_t)0x00001074
#define MM_T_JESD204B_RX_LG0_LK0_RST_0           (uint32_t)0x00001045
#define MM_T_JESD204B_RX_LG0_LK0_RST_1           (uint32_t)0x00001055
#define MM_T_JESD204B_RX_LG0_LK0_RST_2           (uint32_t)0x00001065
#define MM_T_JESD204B_RX_LG0_LK0_RST_3           (uint32_t)0x00001075
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0           (uint32_t)0x00001046
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_TRAP      (uint32_t)0x00001047
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_MASK      (uint32_t)0x00001048
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_FORCE     (uint32_t)0x00001049
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_DB        (uint32_t)0x0000104a
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_TRIG      (uint32_t)0x0000104b
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1           (uint32_t)0x00001056
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_TRAP      (uint32_t)0x00001057
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_MASK      (uint32_t)0x00001058
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_FORCE     (uint32_t)0x00001059
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_DB        (uint32_t)0x0000105a
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_TRIG      (uint32_t)0x0000105b
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2           (uint32_t)0x00001066
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_TRAP      (uint32_t)0x00001067
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_MASK      (uint32_t)0x00001068
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_FORCE     (uint32_t)0x00001069
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_DB        (uint32_t)0x0000106a
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_TRIG      (uint32_t)0x0000106b
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3           (uint32_t)0x00001076
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_TRAP      (uint32_t)0x00001077
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_MASK      (uint32_t)0x00001078
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_FORCE     (uint32_t)0x00001079
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_DB        (uint32_t)0x0000107a
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_TRIG      (uint32_t)0x0000107b
#define MM_T_JESD204B_RX_LG0_LK0_DBG_0           (uint32_t)0x0000104c
#define MM_T_JESD204B_RX_LG0_LK0_DBG_1           (uint32_t)0x0000105c
#define MM_T_JESD204B_RX_LG0_LK0_DBG_2           (uint32_t)0x0000106c
#define MM_T_JESD204B_RX_LG0_LK0_DBG_3           (uint32_t)0x0000107c
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0        (uint32_t)0x00001143
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRAP   (uint32_t)0x00001144
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_MASK   (uint32_t)0x00001145
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_FORCE  (uint32_t)0x00001146
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_DB     (uint32_t)0x00001147
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRIG   (uint32_t)0x00001148
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1        (uint32_t)0x0000114c
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRAP   (uint32_t)0x0000114d
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_MASK   (uint32_t)0x0000114e
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_FORCE  (uint32_t)0x0000114f
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_DB     (uint32_t)0x00001150
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRIG   (uint32_t)0x00001151
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2        (uint32_t)0x00001155
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRAP   (uint32_t)0x00001156
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_MASK   (uint32_t)0x00001157
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_FORCE  (uint32_t)0x00001158
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_DB     (uint32_t)0x00001159
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRIG   (uint32_t)0x0000115a
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3        (uint32_t)0x0000115e
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRAP   (uint32_t)0x0000115f
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_MASK   (uint32_t)0x00001160
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_FORCE  (uint32_t)0x00001161
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_DB     (uint32_t)0x00001162
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRIG   (uint32_t)0x00001163
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_0 (uint32_t)0x00001149
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_1 (uint32_t)0x00001152
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_2 (uint32_t)0x0000115b
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_3 (uint32_t)0x00001164

/*** FIELD *******************************************************************/
#define MM_T_JESD204B_RX_GLB_VERSION_MAJOR_15_8  (uint32_t)0x0000ff00
#define MM_T_JESD204B_RX_GLB_VERSION_MINOR_7_0   (uint32_t)0x000000ff
#define MM_T_JESD204B_RX_GLB_CAPABILITY_LG_NUM   (uint32_t)0x00000001
#define MM_T_JESD204B_RX_GLB_L0_IRQ_GLB          (uint32_t)0x00000001
#define MM_T_JESD204B_RX_GLB_L0_IRQ1_LG0_LK3_LN  (uint32_t)0x00008000
#define MM_T_JESD204B_RX_GLB_L0_IRQ1_LG0_LK2_LN  (uint32_t)0x00004000
#define MM_T_JESD204B_RX_GLB_L0_IRQ1_LG0_LK1_LN  (uint32_t)0x00002000
#define MM_T_JESD204B_RX_GLB_L0_IRQ1_LG0_LK0_LN  (uint32_t)0x00001000
#define MM_T_JESD204B_RX_GLB_L0_IRQ1_LG0_LK3     (uint32_t)0x00000008
#define MM_T_JESD204B_RX_GLB_L0_IRQ1_LG0_LK2     (uint32_t)0x00000004
#define MM_T_JESD204B_RX_GLB_L0_IRQ1_LG0_LK1     (uint32_t)0x00000002
#define MM_T_JESD204B_RX_GLB_L0_IRQ1_LG0_LK0     (uint32_t)0x00000001
#define MM_T_JESD204B_RX_GLB_L0_IRQ_MASK_GLB     (uint32_t)0x00000001
#define MM_T_JESD204B_RX_GLB_L0_IRQ1_MASK_LG0_LK3_LN (uint32_t)0x00008000
#define MM_T_JESD204B_RX_GLB_L0_IRQ1_MASK_LG0_LK2_LN (uint32_t)0x00004000
#define MM_T_JESD204B_RX_GLB_L0_IRQ1_MASK_LG0_LK1_LN (uint32_t)0x00002000
#define MM_T_JESD204B_RX_GLB_L0_IRQ1_MASK_LG0_LK0_LN (uint32_t)0x00001000
#define MM_T_JESD204B_RX_GLB_L0_IRQ1_MASK_LG0_LK3 (uint32_t)0x00000008
#define MM_T_JESD204B_RX_GLB_L0_IRQ1_MASK_LG0_LK2 (uint32_t)0x00000004
#define MM_T_JESD204B_RX_GLB_L0_IRQ1_MASK_LG0_LK1 (uint32_t)0x00000002
#define MM_T_JESD204B_RX_GLB_L0_IRQ1_MASK_LG0_LK0 (uint32_t)0x00000001
#define MM_T_JESD204B_RX_GLB_IRQ_SYSREF_MISM     (uint32_t)0x00000001
#define MM_T_JESD204B_RX_GLB_IRQ_TRAP_SYSREF_MISM (uint32_t)0x00000001
#define MM_T_JESD204B_RX_GLB_IRQ_MASK_SYSREF_MISM (uint32_t)0x00000001
#define MM_T_JESD204B_RX_GLB_IRQ_FORCE_SYSREF_MISM (uint32_t)0x00000001
#define MM_T_JESD204B_RX_GLB_IRQ_DB_SYSREF_MISM  (uint32_t)0x00000001
#define MM_T_JESD204B_RX_GLB_IRQ_TRIG_SYSREF_MISM (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_CAPABILITY_LK_NUM_3_0 (uint32_t)0x0000000f
#define MM_T_JESD204B_RX_LG0_CONFIG_0_SCR        (uint32_t)0x80000000
#define MM_T_JESD204B_RX_LG0_CONFIG_0_L_28_24    (uint32_t)0x1f000000
#define MM_T_JESD204B_RX_LG0_CONFIG_0_ADJDIR     (uint32_t)0x00400000
#define MM_T_JESD204B_RX_LG0_CONFIG_0_PHADJ      (uint32_t)0x00200000
#define MM_T_JESD204B_RX_LG0_CONFIG_0_LID_20_16  (uint32_t)0x001f0000
#define MM_T_JESD204B_RX_LG0_CONFIG_0_ADJCNT_15_12 (uint32_t)0x0000f000
#define MM_T_JESD204B_RX_LG0_CONFIG_0_BID_11_8   (uint32_t)0x00000f00
#define MM_T_JESD204B_RX_LG0_CONFIG_0_DID_7_0    (uint32_t)0x000000ff
#define MM_T_JESD204B_RX_LG0_CONFIG_1_CS_31_30   (uint32_t)0xc0000000
#define MM_T_JESD204B_RX_LG0_CONFIG_1_N_28_24    (uint32_t)0x1f000000
#define MM_T_JESD204B_RX_LG0_CONFIG_1_M_23_16    (uint32_t)0x00ff0000
#define MM_T_JESD204B_RX_LG0_CONFIG_1_K_12_8     (uint32_t)0x00001f00
#define MM_T_JESD204B_RX_LG0_CONFIG_1_F_7_0      (uint32_t)0x000000ff
#define MM_T_JESD204B_RX_LG0_CONFIG_2_RES1_31_24 (uint32_t)0xff000000
#define MM_T_JESD204B_RX_LG0_CONFIG_2_HD         (uint32_t)0x00800000
#define MM_T_JESD204B_RX_LG0_CONFIG_2_CF_20_16   (uint32_t)0x001f0000
#define MM_T_JESD204B_RX_LG0_CONFIG_2_JESDV_15_13 (uint32_t)0x0000e000
#define MM_T_JESD204B_RX_LG0_CONFIG_2_S_12_8     (uint32_t)0x00001f00
#define MM_T_JESD204B_RX_LG0_CONFIG_2_SUBCLASS_7_5 (uint32_t)0x000000e0
#define MM_T_JESD204B_RX_LG0_CONFIG_2_NN_4_0     (uint32_t)0x0000001f
#define MM_T_JESD204B_RX_LG0_CONFIG_3_FCHK_15_8  (uint32_t)0x0000ff00
#define MM_T_JESD204B_RX_LG0_CONFIG_3_RES2_7_0   (uint32_t)0x000000ff
#define MM_T_JESD204B_RX_LG0_LK0_CAPABILITY_0_LN_NUM_2_0 (uint32_t)0x00000007
#define MM_T_JESD204B_RX_LG0_LK0_CAPABILITY_1_LN_NUM_2_0 (uint32_t)0x00000007
#define MM_T_JESD204B_RX_LG0_LK0_CAPABILITY_2_LN_NUM_2_0 (uint32_t)0x00000007
#define MM_T_JESD204B_RX_LG0_LK0_CAPABILITY_3_LN_NUM_2_0 (uint32_t)0x00000007
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_0_PRBS_EN  (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_0_RX_DEBUG (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_0_IQ_SWAQ  (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_0_TEST_LN_10_8 (uint32_t)0x00000700
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_0_TEST_PATTERN_7_5 (uint32_t)0x000000e0
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_0_TEST_MODE (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_0_DESCR_EN (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_0_LK_EN    (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_1_PRBS_EN  (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_1_RX_DEBUG (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_1_IQ_SWAQ  (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_1_TEST_LN_10_8 (uint32_t)0x00000700
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_1_TEST_PATTERN_7_5 (uint32_t)0x000000e0
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_1_TEST_MODE (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_1_DESCR_EN (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_1_LK_EN    (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_2_PRBS_EN  (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_2_RX_DEBUG (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_2_IQ_SWAQ  (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_2_TEST_LN_10_8 (uint32_t)0x00000700
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_2_TEST_PATTERN_7_5 (uint32_t)0x000000e0
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_2_TEST_MODE (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_2_DESCR_EN (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_2_LK_EN    (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_3_PRBS_EN  (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_3_RX_DEBUG (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_3_IQ_SWAQ  (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_3_TEST_LN_10_8 (uint32_t)0x00000700
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_3_TEST_PATTERN_7_5 (uint32_t)0x000000e0
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_3_TEST_MODE (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_3_DESCR_EN (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_CTRL_3_LK_EN    (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_RST_0_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_RX_LG0_LK0_RST_1_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_RX_LG0_LK0_RST_2_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_RX_LG0_LK0_RST_3_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_RST_DONE  (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_TRAP_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_TRAP_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_TRAP_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_TRAP_RST_DONE (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_MASK_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_MASK_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_MASK_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_MASK_RST_DONE (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_FORCE_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_FORCE_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_FORCE_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_FORCE_RST_DONE (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_DB_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_DB_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_DB_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_DB_RST_DONE (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_TRIG_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_TRIG_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_TRIG_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_0_TRIG_RST_DONE (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_RST_DONE  (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_TRAP_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_TRAP_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_TRAP_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_TRAP_RST_DONE (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_MASK_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_MASK_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_MASK_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_MASK_RST_DONE (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_FORCE_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_FORCE_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_FORCE_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_FORCE_RST_DONE (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_DB_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_DB_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_DB_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_DB_RST_DONE (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_TRIG_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_TRIG_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_TRIG_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_1_TRIG_RST_DONE (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_RST_DONE  (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_TRAP_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_TRAP_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_TRAP_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_TRAP_RST_DONE (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_MASK_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_MASK_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_MASK_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_MASK_RST_DONE (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_FORCE_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_FORCE_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_FORCE_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_FORCE_RST_DONE (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_DB_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_DB_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_DB_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_DB_RST_DONE (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_TRIG_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_TRIG_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_TRIG_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_2_TRIG_RST_DONE (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_RST_DONE  (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_TRAP_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_TRAP_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_TRAP_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_TRAP_RST_DONE (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_MASK_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_MASK_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_MASK_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_MASK_RST_DONE (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_FORCE_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_FORCE_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_FORCE_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_FORCE_RST_DONE (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_DB_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_DB_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_DB_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_DB_RST_DONE (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_TRIG_LK_STA_DOWN (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_TRIG_LK_STA_UP (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_TRIG_TP_CHECK_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_IRQ_3_TRIG_RST_DONE (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_DBG_0_LN1_CGS_FSM_18_16 (uint32_t)0x00070000
#define MM_T_JESD204B_RX_LG0_LK0_DBG_0_LN0_CGS_FSM_15_13 (uint32_t)0x0000e000
#define MM_T_JESD204B_RX_LG0_LK0_DBG_0_LK_FSM_5_0 (uint32_t)0x0000003f
#define MM_T_JESD204B_RX_LG0_LK0_DBG_1_LN1_CGS_FSM_18_16 (uint32_t)0x00070000
#define MM_T_JESD204B_RX_LG0_LK0_DBG_1_LN0_CGS_FSM_15_13 (uint32_t)0x0000e000
#define MM_T_JESD204B_RX_LG0_LK0_DBG_1_LK_FSM_5_0 (uint32_t)0x0000003f
#define MM_T_JESD204B_RX_LG0_LK0_DBG_2_LN1_CGS_FSM_18_16 (uint32_t)0x00070000
#define MM_T_JESD204B_RX_LG0_LK0_DBG_2_LN0_CGS_FSM_15_13 (uint32_t)0x0000e000
#define MM_T_JESD204B_RX_LG0_LK0_DBG_2_LK_FSM_5_0 (uint32_t)0x0000003f
#define MM_T_JESD204B_RX_LG0_LK0_DBG_3_LN1_CGS_FSM_18_16 (uint32_t)0x00070000
#define MM_T_JESD204B_RX_LG0_LK0_DBG_3_LN0_CGS_FSM_15_13 (uint32_t)0x0000e000
#define MM_T_JESD204B_RX_LG0_LK0_DBG_3_LK_FSM_5_0 (uint32_t)0x0000003f
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRAP_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRAP_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRAP_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRAP_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRAP_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRAP_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRAP_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRAP_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRAP_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRAP_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRAP_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRAP_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_MASK_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_MASK_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_MASK_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_MASK_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_MASK_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_MASK_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_MASK_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_MASK_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_MASK_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_MASK_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_MASK_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_MASK_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_FORCE_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_FORCE_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_FORCE_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_FORCE_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_FORCE_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_FORCE_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_FORCE_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_FORCE_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_FORCE_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_FORCE_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_FORCE_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_FORCE_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_DB_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_DB_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_DB_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_DB_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_DB_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_DB_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_DB_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_DB_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_DB_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_DB_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_DB_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_DB_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRIG_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRIG_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRIG_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRIG_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRIG_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRIG_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRIG_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRIG_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRIG_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRIG_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRIG_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_0_TRIG_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRAP_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRAP_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRAP_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRAP_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRAP_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRAP_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRAP_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRAP_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRAP_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRAP_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRAP_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRAP_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_MASK_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_MASK_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_MASK_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_MASK_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_MASK_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_MASK_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_MASK_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_MASK_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_MASK_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_MASK_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_MASK_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_MASK_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_FORCE_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_FORCE_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_FORCE_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_FORCE_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_FORCE_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_FORCE_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_FORCE_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_FORCE_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_FORCE_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_FORCE_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_FORCE_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_FORCE_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_DB_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_DB_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_DB_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_DB_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_DB_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_DB_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_DB_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_DB_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_DB_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_DB_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_DB_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_DB_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRIG_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRIG_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRIG_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRIG_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRIG_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRIG_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRIG_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRIG_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRIG_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRIG_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRIG_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_1_TRIG_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRAP_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRAP_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRAP_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRAP_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRAP_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRAP_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRAP_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRAP_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRAP_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRAP_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRAP_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRAP_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_MASK_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_MASK_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_MASK_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_MASK_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_MASK_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_MASK_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_MASK_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_MASK_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_MASK_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_MASK_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_MASK_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_MASK_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_FORCE_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_FORCE_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_FORCE_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_FORCE_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_FORCE_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_FORCE_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_FORCE_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_FORCE_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_FORCE_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_FORCE_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_FORCE_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_FORCE_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_DB_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_DB_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_DB_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_DB_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_DB_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_DB_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_DB_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_DB_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_DB_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_DB_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_DB_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_DB_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRIG_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRIG_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRIG_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRIG_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRIG_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRIG_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRIG_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRIG_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRIG_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRIG_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRIG_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_2_TRIG_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRAP_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRAP_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRAP_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRAP_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRAP_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRAP_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRAP_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRAP_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRAP_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRAP_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRAP_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRAP_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_MASK_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_MASK_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_MASK_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_MASK_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_MASK_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_MASK_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_MASK_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_MASK_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_MASK_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_MASK_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_MASK_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_MASK_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_FORCE_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_FORCE_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_FORCE_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_FORCE_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_FORCE_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_FORCE_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_FORCE_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_FORCE_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_FORCE_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_FORCE_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_FORCE_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_FORCE_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_DB_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_DB_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_DB_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_DB_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_DB_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_DB_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_DB_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_DB_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_DB_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_DB_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_DB_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_DB_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRIG_LN1_CGS_ERR (uint32_t)0x00002000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRIG_LN1_DISP_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRIG_LN1_CODE_ERR (uint32_t)0x00000800
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRIG_LN0_CGS_ERR (uint32_t)0x00000400
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRIG_LN0_DISP_ERR (uint32_t)0x00000200
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRIG_LN0_CODE_ERR (uint32_t)0x00000100
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRIG_LN1_ILA_CFG_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRIG_LN1_JTBUF_UNDERFLOW (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRIG_LN1_JTBUF_OVERFLOW (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRIG_LN0_ILA_CFG_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRIG_LN0_JTBUF_UNDERFLOW (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN_IRQ_3_TRIG_LN0_JTBUF_OVERFLOW (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_0_LN1_UNEXP_K (uint32_t)0x00000080
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_0_LN1_ILA_CS_ERR (uint32_t)0x00000040
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_0_LN1_ILA_SEQ_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_0_LN1_ILA_K_ERR (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_0_LN0_UNEXP_K (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_0_LN0_ILA_CS_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_0_LN0_ILA_SEQ_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_0_LN0_ILA_K_ERR (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_1_LN1_UNEXP_K (uint32_t)0x00000080
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_1_LN1_ILA_CS_ERR (uint32_t)0x00000040
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_1_LN1_ILA_SEQ_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_1_LN1_ILA_K_ERR (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_1_LN0_UNEXP_K (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_1_LN0_ILA_CS_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_1_LN0_ILA_SEQ_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_1_LN0_ILA_K_ERR (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_2_LN1_UNEXP_K (uint32_t)0x00000080
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_2_LN1_ILA_CS_ERR (uint32_t)0x00000040
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_2_LN1_ILA_SEQ_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_2_LN1_ILA_K_ERR (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_2_LN0_UNEXP_K (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_2_LN0_ILA_CS_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_2_LN0_ILA_SEQ_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_2_LN0_ILA_K_ERR (uint32_t)0x00000001
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_3_LN1_UNEXP_K (uint32_t)0x00000080
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_3_LN1_ILA_CS_ERR (uint32_t)0x00000040
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_3_LN1_ILA_SEQ_ERR (uint32_t)0x00000020
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_3_LN1_ILA_K_ERR (uint32_t)0x00000010
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_3_LN0_UNEXP_K (uint32_t)0x00000008
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_3_LN0_ILA_CS_ERR (uint32_t)0x00000004
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_3_LN0_ILA_SEQ_ERR (uint32_t)0x00000002
#define MM_T_JESD204B_RX_LG0_LK0_LN0_REINIT_CAUSE_3_LN0_ILA_K_ERR (uint32_t)0x00000001

/*** REG *********************************************************************/
#define MM_T_JESD204B_SERDES_GTX_DCMD_0          (uint32_t)0x00001400
#define MM_T_JESD204B_SERDES_GTX_DCMD_1          (uint32_t)0x00001407
#define MM_T_JESD204B_SERDES_GTX_DCMD_2          (uint32_t)0x0000140e
#define MM_T_JESD204B_SERDES_GTX_DCMD_3          (uint32_t)0x00001415
#define MM_T_JESD204B_SERDES_GTX_DCMD_4          (uint32_t)0x0000141c
#define MM_T_JESD204B_SERDES_GTX_DCMD_5          (uint32_t)0x00001423
#define MM_T_JESD204B_SERDES_GTX_DCMD_6          (uint32_t)0x0000142a
#define MM_T_JESD204B_SERDES_GTX_DCMD_7          (uint32_t)0x00001431
#define MM_T_JESD204B_SERDES_GTX_DCMD_8          (uint32_t)0x00001438
#define MM_T_JESD204B_SERDES_GTX_DCMD_9          (uint32_t)0x0000143f
#define MM_T_JESD204B_SERDES_GTX_DCMD_10         (uint32_t)0x00001446
#define MM_T_JESD204B_SERDES_GTX_DCMD_11         (uint32_t)0x0000144d
#define MM_T_JESD204B_SERDES_GTX_DCMD_12         (uint32_t)0x00001454
#define MM_T_JESD204B_SERDES_GTX_DCMD_13         (uint32_t)0x0000145b
#define MM_T_JESD204B_SERDES_GTX_DCMD_14         (uint32_t)0x00001462
#define MM_T_JESD204B_SERDES_GTX_DCMD_15         (uint32_t)0x00001469
#define MM_T_JESD204B_SERDES_GTX_DPORT_0         (uint32_t)0x00001401
#define MM_T_JESD204B_SERDES_GTX_DPORT_1         (uint32_t)0x00001408
#define MM_T_JESD204B_SERDES_GTX_DPORT_2         (uint32_t)0x0000140f
#define MM_T_JESD204B_SERDES_GTX_DPORT_3         (uint32_t)0x00001416
#define MM_T_JESD204B_SERDES_GTX_DPORT_4         (uint32_t)0x0000141d
#define MM_T_JESD204B_SERDES_GTX_DPORT_5         (uint32_t)0x00001424
#define MM_T_JESD204B_SERDES_GTX_DPORT_6         (uint32_t)0x0000142b
#define MM_T_JESD204B_SERDES_GTX_DPORT_7         (uint32_t)0x00001432
#define MM_T_JESD204B_SERDES_GTX_DPORT_8         (uint32_t)0x00001439
#define MM_T_JESD204B_SERDES_GTX_DPORT_9         (uint32_t)0x00001440
#define MM_T_JESD204B_SERDES_GTX_DPORT_10        (uint32_t)0x00001447
#define MM_T_JESD204B_SERDES_GTX_DPORT_11        (uint32_t)0x0000144e
#define MM_T_JESD204B_SERDES_GTX_DPORT_12        (uint32_t)0x00001455
#define MM_T_JESD204B_SERDES_GTX_DPORT_13        (uint32_t)0x0000145c
#define MM_T_JESD204B_SERDES_GTX_DPORT_14        (uint32_t)0x00001463
#define MM_T_JESD204B_SERDES_GTX_DPORT_15        (uint32_t)0x0000146a
#define MM_T_JESD204B_SERDES_GTX_CTRL_0          (uint32_t)0x00001402
#define MM_T_JESD204B_SERDES_GTX_CTRL_1          (uint32_t)0x00001409
#define MM_T_JESD204B_SERDES_GTX_CTRL_2          (uint32_t)0x00001410
#define MM_T_JESD204B_SERDES_GTX_CTRL_3          (uint32_t)0x00001417
#define MM_T_JESD204B_SERDES_GTX_CTRL_4          (uint32_t)0x0000141e
#define MM_T_JESD204B_SERDES_GTX_CTRL_5          (uint32_t)0x00001425
#define MM_T_JESD204B_SERDES_GTX_CTRL_6          (uint32_t)0x0000142c
#define MM_T_JESD204B_SERDES_GTX_CTRL_7          (uint32_t)0x00001433
#define MM_T_JESD204B_SERDES_GTX_CTRL_8          (uint32_t)0x0000143a
#define MM_T_JESD204B_SERDES_GTX_CTRL_9          (uint32_t)0x00001441
#define MM_T_JESD204B_SERDES_GTX_CTRL_10         (uint32_t)0x00001448
#define MM_T_JESD204B_SERDES_GTX_CTRL_11         (uint32_t)0x0000144f
#define MM_T_JESD204B_SERDES_GTX_CTRL_12         (uint32_t)0x00001456
#define MM_T_JESD204B_SERDES_GTX_CTRL_13         (uint32_t)0x0000145d
#define MM_T_JESD204B_SERDES_GTX_CTRL_14         (uint32_t)0x00001464
#define MM_T_JESD204B_SERDES_GTX_CTRL_15         (uint32_t)0x0000146b
#define MM_T_JESD204B_SERDES_GTX_CTRL2_0         (uint32_t)0x00001403
#define MM_T_JESD204B_SERDES_GTX_CTRL2_1         (uint32_t)0x0000140a
#define MM_T_JESD204B_SERDES_GTX_CTRL2_2         (uint32_t)0x00001411
#define MM_T_JESD204B_SERDES_GTX_CTRL2_3         (uint32_t)0x00001418
#define MM_T_JESD204B_SERDES_GTX_CTRL2_4         (uint32_t)0x0000141f
#define MM_T_JESD204B_SERDES_GTX_CTRL2_5         (uint32_t)0x00001426
#define MM_T_JESD204B_SERDES_GTX_CTRL2_6         (uint32_t)0x0000142d
#define MM_T_JESD204B_SERDES_GTX_CTRL2_7         (uint32_t)0x00001434
#define MM_T_JESD204B_SERDES_GTX_CTRL2_8         (uint32_t)0x0000143b
#define MM_T_JESD204B_SERDES_GTX_CTRL2_9         (uint32_t)0x00001442
#define MM_T_JESD204B_SERDES_GTX_CTRL2_10        (uint32_t)0x00001449
#define MM_T_JESD204B_SERDES_GTX_CTRL2_11        (uint32_t)0x00001450
#define MM_T_JESD204B_SERDES_GTX_CTRL2_12        (uint32_t)0x00001457
#define MM_T_JESD204B_SERDES_GTX_CTRL2_13        (uint32_t)0x0000145e
#define MM_T_JESD204B_SERDES_GTX_CTRL2_14        (uint32_t)0x00001465
#define MM_T_JESD204B_SERDES_GTX_CTRL2_15        (uint32_t)0x0000146c
#define MM_T_JESD204B_SERDES_GTX_STATUS_0        (uint32_t)0x00001404
#define MM_T_JESD204B_SERDES_GTX_STATUS_1        (uint32_t)0x0000140b
#define MM_T_JESD204B_SERDES_GTX_STATUS_2        (uint32_t)0x00001412
#define MM_T_JESD204B_SERDES_GTX_STATUS_3        (uint32_t)0x00001419
#define MM_T_JESD204B_SERDES_GTX_STATUS_4        (uint32_t)0x00001420
#define MM_T_JESD204B_SERDES_GTX_STATUS_5        (uint32_t)0x00001427
#define MM_T_JESD204B_SERDES_GTX_STATUS_6        (uint32_t)0x0000142e
#define MM_T_JESD204B_SERDES_GTX_STATUS_7        (uint32_t)0x00001435
#define MM_T_JESD204B_SERDES_GTX_STATUS_8        (uint32_t)0x0000143c
#define MM_T_JESD204B_SERDES_GTX_STATUS_9        (uint32_t)0x00001443
#define MM_T_JESD204B_SERDES_GTX_STATUS_10       (uint32_t)0x0000144a
#define MM_T_JESD204B_SERDES_GTX_STATUS_11       (uint32_t)0x00001451
#define MM_T_JESD204B_SERDES_GTX_STATUS_12       (uint32_t)0x00001458
#define MM_T_JESD204B_SERDES_GTX_STATUS_13       (uint32_t)0x0000145f
#define MM_T_JESD204B_SERDES_GTX_STATUS_14       (uint32_t)0x00001466
#define MM_T_JESD204B_SERDES_GTX_STATUS_15       (uint32_t)0x0000146d
#define MM_T_JESD204B_SERDES_PRBS_ERR_0          (uint32_t)0x00001405
#define MM_T_JESD204B_SERDES_PRBS_ERR_1          (uint32_t)0x0000140c
#define MM_T_JESD204B_SERDES_PRBS_ERR_2          (uint32_t)0x00001413
#define MM_T_JESD204B_SERDES_PRBS_ERR_3          (uint32_t)0x0000141a
#define MM_T_JESD204B_SERDES_PRBS_ERR_4          (uint32_t)0x00001421
#define MM_T_JESD204B_SERDES_PRBS_ERR_5          (uint32_t)0x00001428
#define MM_T_JESD204B_SERDES_PRBS_ERR_6          (uint32_t)0x0000142f
#define MM_T_JESD204B_SERDES_PRBS_ERR_7          (uint32_t)0x00001436
#define MM_T_JESD204B_SERDES_PRBS_ERR_8          (uint32_t)0x0000143d
#define MM_T_JESD204B_SERDES_PRBS_ERR_9          (uint32_t)0x00001444
#define MM_T_JESD204B_SERDES_PRBS_ERR_10         (uint32_t)0x0000144b
#define MM_T_JESD204B_SERDES_PRBS_ERR_11         (uint32_t)0x00001452
#define MM_T_JESD204B_SERDES_PRBS_ERR_12         (uint32_t)0x00001459
#define MM_T_JESD204B_SERDES_PRBS_ERR_13         (uint32_t)0x00001460
#define MM_T_JESD204B_SERDES_PRBS_ERR_14         (uint32_t)0x00001467
#define MM_T_JESD204B_SERDES_PRBS_ERR_15         (uint32_t)0x0000146e
#define MM_T_JESD204B_SERDES_QPLL_RST            (uint32_t)0x00001481
#define MM_T_JESD204B_SERDES_RESET_STATUS_0      (uint32_t)0x00001482
#define MM_T_JESD204B_SERDES_RESET_STATUS_1      (uint32_t)0x00001483
#define MM_T_JESD204B_SERDES_RESET_STATUS_2      (uint32_t)0x00001484
#define MM_T_JESD204B_SERDES_RESET_STATUS_3      (uint32_t)0x00001485
#define MM_T_JESD204B_SERDES_RESET_STATUS_4      (uint32_t)0x00001486
#define MM_T_JESD204B_SERDES_RESET_STATUS_5      (uint32_t)0x00001487
#define MM_T_JESD204B_SERDES_RESET_STATUS_6      (uint32_t)0x00001488
#define MM_T_JESD204B_SERDES_RESET_STATUS_7      (uint32_t)0x00001489
#define MM_T_JESD204B_SERDES_RESET_STATUS_8      (uint32_t)0x0000148a
#define MM_T_JESD204B_SERDES_RESET_STATUS_9      (uint32_t)0x0000148b
#define MM_T_JESD204B_SERDES_RESET_STATUS_10     (uint32_t)0x0000148c
#define MM_T_JESD204B_SERDES_RESET_STATUS_11     (uint32_t)0x0000148d
#define MM_T_JESD204B_SERDES_RESET_STATUS_12     (uint32_t)0x0000148e
#define MM_T_JESD204B_SERDES_RESET_STATUS_13     (uint32_t)0x0000148f
#define MM_T_JESD204B_SERDES_RESET_STATUS_14     (uint32_t)0x00001490
#define MM_T_JESD204B_SERDES_RESET_STATUS_15     (uint32_t)0x00001491

/*** FIELD *******************************************************************/
#define MM_T_JESD204B_SERDES_GTX_DCMD_0_CMD      (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_DCMD_1_CMD      (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_DCMD_2_CMD      (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_DCMD_3_CMD      (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_DCMD_4_CMD      (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_DCMD_5_CMD      (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_DCMD_6_CMD      (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_DCMD_7_CMD      (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_DCMD_8_CMD      (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_DCMD_9_CMD      (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_DCMD_10_CMD     (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_DCMD_11_CMD     (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_DCMD_12_CMD     (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_DCMD_13_CMD     (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_DCMD_14_CMD     (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_DCMD_15_CMD     (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_DPORT_0_EN      (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_0_RWN     (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_0_ADDR_25_16 (uint32_t)0x03ff0000
#define MM_T_JESD204B_SERDES_GTX_DPORT_0_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_SERDES_GTX_DPORT_1_EN      (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_1_RWN     (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_1_ADDR_25_16 (uint32_t)0x03ff0000
#define MM_T_JESD204B_SERDES_GTX_DPORT_1_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_SERDES_GTX_DPORT_2_EN      (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_2_RWN     (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_2_ADDR_25_16 (uint32_t)0x03ff0000
#define MM_T_JESD204B_SERDES_GTX_DPORT_2_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_SERDES_GTX_DPORT_3_EN      (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_3_RWN     (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_3_ADDR_25_16 (uint32_t)0x03ff0000
#define MM_T_JESD204B_SERDES_GTX_DPORT_3_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_SERDES_GTX_DPORT_4_EN      (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_4_RWN     (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_4_ADDR_25_16 (uint32_t)0x03ff0000
#define MM_T_JESD204B_SERDES_GTX_DPORT_4_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_SERDES_GTX_DPORT_5_EN      (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_5_RWN     (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_5_ADDR_25_16 (uint32_t)0x03ff0000
#define MM_T_JESD204B_SERDES_GTX_DPORT_5_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_SERDES_GTX_DPORT_6_EN      (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_6_RWN     (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_6_ADDR_25_16 (uint32_t)0x03ff0000
#define MM_T_JESD204B_SERDES_GTX_DPORT_6_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_SERDES_GTX_DPORT_7_EN      (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_7_RWN     (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_7_ADDR_25_16 (uint32_t)0x03ff0000
#define MM_T_JESD204B_SERDES_GTX_DPORT_7_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_SERDES_GTX_DPORT_8_EN      (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_8_RWN     (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_8_ADDR_25_16 (uint32_t)0x03ff0000
#define MM_T_JESD204B_SERDES_GTX_DPORT_8_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_SERDES_GTX_DPORT_9_EN      (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_9_RWN     (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_9_ADDR_25_16 (uint32_t)0x03ff0000
#define MM_T_JESD204B_SERDES_GTX_DPORT_9_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_SERDES_GTX_DPORT_10_EN     (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_10_RWN    (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_10_ADDR_25_16 (uint32_t)0x03ff0000
#define MM_T_JESD204B_SERDES_GTX_DPORT_10_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_SERDES_GTX_DPORT_11_EN     (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_11_RWN    (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_11_ADDR_25_16 (uint32_t)0x03ff0000
#define MM_T_JESD204B_SERDES_GTX_DPORT_11_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_SERDES_GTX_DPORT_12_EN     (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_12_RWN    (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_12_ADDR_25_16 (uint32_t)0x03ff0000
#define MM_T_JESD204B_SERDES_GTX_DPORT_12_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_SERDES_GTX_DPORT_13_EN     (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_13_RWN    (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_13_ADDR_25_16 (uint32_t)0x03ff0000
#define MM_T_JESD204B_SERDES_GTX_DPORT_13_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_SERDES_GTX_DPORT_14_EN     (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_14_RWN    (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_14_ADDR_25_16 (uint32_t)0x03ff0000
#define MM_T_JESD204B_SERDES_GTX_DPORT_14_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_SERDES_GTX_DPORT_15_EN     (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_15_RWN    (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_DPORT_15_ADDR_25_16 (uint32_t)0x03ff0000
#define MM_T_JESD204B_SERDES_GTX_DPORT_15_DATA_15_0 (uint32_t)0x0000ffff
#define MM_T_JESD204B_SERDES_GTX_CTRL_0_DATAPATH_RST (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_0_RXLPMEN  (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_0_TX_INHABIT (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_0_LOOPBACK_24_22 (uint32_t)0x01c00000
#define MM_T_JESD204B_SERDES_GTX_CTRL_0_RXDFELPMRESET (uint32_t)0x00200000
#define MM_T_JESD204B_SERDES_GTX_CTRL_0_TXPRECURSOR_20_16 (uint32_t)0x001f0000
#define MM_T_JESD204B_SERDES_GTX_CTRL_0_TXPD_15_14 (uint32_t)0x0000c000
#define MM_T_JESD204B_SERDES_GTX_CTRL_0_RXPD_13_12 (uint32_t)0x00003000
#define MM_T_JESD204B_SERDES_GTX_CTRL_0_TXDIFFCTRL_11_8 (uint32_t)0x00000f00
#define MM_T_JESD204B_SERDES_GTX_CTRL_0_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_T_JESD204B_SERDES_GTX_CTRL_0_GTRXRESET (uint32_t)0x00000004
#define MM_T_JESD204B_SERDES_GTX_CTRL_0_GTTXRESET (uint32_t)0x00000002
#define MM_T_JESD204B_SERDES_GTX_CTRL_0_GREST    (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL_1_DATAPATH_RST (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_1_RXLPMEN  (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_1_TX_INHABIT (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_1_LOOPBACK_24_22 (uint32_t)0x01c00000
#define MM_T_JESD204B_SERDES_GTX_CTRL_1_RXDFELPMRESET (uint32_t)0x00200000
#define MM_T_JESD204B_SERDES_GTX_CTRL_1_TXPRECURSOR_20_16 (uint32_t)0x001f0000
#define MM_T_JESD204B_SERDES_GTX_CTRL_1_TXPD_15_14 (uint32_t)0x0000c000
#define MM_T_JESD204B_SERDES_GTX_CTRL_1_RXPD_13_12 (uint32_t)0x00003000
#define MM_T_JESD204B_SERDES_GTX_CTRL_1_TXDIFFCTRL_11_8 (uint32_t)0x00000f00
#define MM_T_JESD204B_SERDES_GTX_CTRL_1_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_T_JESD204B_SERDES_GTX_CTRL_1_GTRXRESET (uint32_t)0x00000004
#define MM_T_JESD204B_SERDES_GTX_CTRL_1_GTTXRESET (uint32_t)0x00000002
#define MM_T_JESD204B_SERDES_GTX_CTRL_1_GREST    (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL_2_DATAPATH_RST (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_2_RXLPMEN  (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_2_TX_INHABIT (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_2_LOOPBACK_24_22 (uint32_t)0x01c00000
#define MM_T_JESD204B_SERDES_GTX_CTRL_2_RXDFELPMRESET (uint32_t)0x00200000
#define MM_T_JESD204B_SERDES_GTX_CTRL_2_TXPRECURSOR_20_16 (uint32_t)0x001f0000
#define MM_T_JESD204B_SERDES_GTX_CTRL_2_TXPD_15_14 (uint32_t)0x0000c000
#define MM_T_JESD204B_SERDES_GTX_CTRL_2_RXPD_13_12 (uint32_t)0x00003000
#define MM_T_JESD204B_SERDES_GTX_CTRL_2_TXDIFFCTRL_11_8 (uint32_t)0x00000f00
#define MM_T_JESD204B_SERDES_GTX_CTRL_2_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_T_JESD204B_SERDES_GTX_CTRL_2_GTRXRESET (uint32_t)0x00000004
#define MM_T_JESD204B_SERDES_GTX_CTRL_2_GTTXRESET (uint32_t)0x00000002
#define MM_T_JESD204B_SERDES_GTX_CTRL_2_GREST    (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL_3_DATAPATH_RST (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_3_RXLPMEN  (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_3_TX_INHABIT (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_3_LOOPBACK_24_22 (uint32_t)0x01c00000
#define MM_T_JESD204B_SERDES_GTX_CTRL_3_RXDFELPMRESET (uint32_t)0x00200000
#define MM_T_JESD204B_SERDES_GTX_CTRL_3_TXPRECURSOR_20_16 (uint32_t)0x001f0000
#define MM_T_JESD204B_SERDES_GTX_CTRL_3_TXPD_15_14 (uint32_t)0x0000c000
#define MM_T_JESD204B_SERDES_GTX_CTRL_3_RXPD_13_12 (uint32_t)0x00003000
#define MM_T_JESD204B_SERDES_GTX_CTRL_3_TXDIFFCTRL_11_8 (uint32_t)0x00000f00
#define MM_T_JESD204B_SERDES_GTX_CTRL_3_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_T_JESD204B_SERDES_GTX_CTRL_3_GTRXRESET (uint32_t)0x00000004
#define MM_T_JESD204B_SERDES_GTX_CTRL_3_GTTXRESET (uint32_t)0x00000002
#define MM_T_JESD204B_SERDES_GTX_CTRL_3_GREST    (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL_4_DATAPATH_RST (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_4_RXLPMEN  (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_4_TX_INHABIT (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_4_LOOPBACK_24_22 (uint32_t)0x01c00000
#define MM_T_JESD204B_SERDES_GTX_CTRL_4_RXDFELPMRESET (uint32_t)0x00200000
#define MM_T_JESD204B_SERDES_GTX_CTRL_4_TXPRECURSOR_20_16 (uint32_t)0x001f0000
#define MM_T_JESD204B_SERDES_GTX_CTRL_4_TXPD_15_14 (uint32_t)0x0000c000
#define MM_T_JESD204B_SERDES_GTX_CTRL_4_RXPD_13_12 (uint32_t)0x00003000
#define MM_T_JESD204B_SERDES_GTX_CTRL_4_TXDIFFCTRL_11_8 (uint32_t)0x00000f00
#define MM_T_JESD204B_SERDES_GTX_CTRL_4_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_T_JESD204B_SERDES_GTX_CTRL_4_GTRXRESET (uint32_t)0x00000004
#define MM_T_JESD204B_SERDES_GTX_CTRL_4_GTTXRESET (uint32_t)0x00000002
#define MM_T_JESD204B_SERDES_GTX_CTRL_4_GREST    (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL_5_DATAPATH_RST (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_5_RXLPMEN  (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_5_TX_INHABIT (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_5_LOOPBACK_24_22 (uint32_t)0x01c00000
#define MM_T_JESD204B_SERDES_GTX_CTRL_5_RXDFELPMRESET (uint32_t)0x00200000
#define MM_T_JESD204B_SERDES_GTX_CTRL_5_TXPRECURSOR_20_16 (uint32_t)0x001f0000
#define MM_T_JESD204B_SERDES_GTX_CTRL_5_TXPD_15_14 (uint32_t)0x0000c000
#define MM_T_JESD204B_SERDES_GTX_CTRL_5_RXPD_13_12 (uint32_t)0x00003000
#define MM_T_JESD204B_SERDES_GTX_CTRL_5_TXDIFFCTRL_11_8 (uint32_t)0x00000f00
#define MM_T_JESD204B_SERDES_GTX_CTRL_5_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_T_JESD204B_SERDES_GTX_CTRL_5_GTRXRESET (uint32_t)0x00000004
#define MM_T_JESD204B_SERDES_GTX_CTRL_5_GTTXRESET (uint32_t)0x00000002
#define MM_T_JESD204B_SERDES_GTX_CTRL_5_GREST    (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL_6_DATAPATH_RST (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_6_RXLPMEN  (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_6_TX_INHABIT (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_6_LOOPBACK_24_22 (uint32_t)0x01c00000
#define MM_T_JESD204B_SERDES_GTX_CTRL_6_RXDFELPMRESET (uint32_t)0x00200000
#define MM_T_JESD204B_SERDES_GTX_CTRL_6_TXPRECURSOR_20_16 (uint32_t)0x001f0000
#define MM_T_JESD204B_SERDES_GTX_CTRL_6_TXPD_15_14 (uint32_t)0x0000c000
#define MM_T_JESD204B_SERDES_GTX_CTRL_6_RXPD_13_12 (uint32_t)0x00003000
#define MM_T_JESD204B_SERDES_GTX_CTRL_6_TXDIFFCTRL_11_8 (uint32_t)0x00000f00
#define MM_T_JESD204B_SERDES_GTX_CTRL_6_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_T_JESD204B_SERDES_GTX_CTRL_6_GTRXRESET (uint32_t)0x00000004
#define MM_T_JESD204B_SERDES_GTX_CTRL_6_GTTXRESET (uint32_t)0x00000002
#define MM_T_JESD204B_SERDES_GTX_CTRL_6_GREST    (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL_7_DATAPATH_RST (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_7_RXLPMEN  (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_7_TX_INHABIT (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_7_LOOPBACK_24_22 (uint32_t)0x01c00000
#define MM_T_JESD204B_SERDES_GTX_CTRL_7_RXDFELPMRESET (uint32_t)0x00200000
#define MM_T_JESD204B_SERDES_GTX_CTRL_7_TXPRECURSOR_20_16 (uint32_t)0x001f0000
#define MM_T_JESD204B_SERDES_GTX_CTRL_7_TXPD_15_14 (uint32_t)0x0000c000
#define MM_T_JESD204B_SERDES_GTX_CTRL_7_RXPD_13_12 (uint32_t)0x00003000
#define MM_T_JESD204B_SERDES_GTX_CTRL_7_TXDIFFCTRL_11_8 (uint32_t)0x00000f00
#define MM_T_JESD204B_SERDES_GTX_CTRL_7_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_T_JESD204B_SERDES_GTX_CTRL_7_GTRXRESET (uint32_t)0x00000004
#define MM_T_JESD204B_SERDES_GTX_CTRL_7_GTTXRESET (uint32_t)0x00000002
#define MM_T_JESD204B_SERDES_GTX_CTRL_7_GREST    (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL_8_DATAPATH_RST (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_8_RXLPMEN  (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_8_TX_INHABIT (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_8_LOOPBACK_24_22 (uint32_t)0x01c00000
#define MM_T_JESD204B_SERDES_GTX_CTRL_8_RXDFELPMRESET (uint32_t)0x00200000
#define MM_T_JESD204B_SERDES_GTX_CTRL_8_TXPRECURSOR_20_16 (uint32_t)0x001f0000
#define MM_T_JESD204B_SERDES_GTX_CTRL_8_TXPD_15_14 (uint32_t)0x0000c000
#define MM_T_JESD204B_SERDES_GTX_CTRL_8_RXPD_13_12 (uint32_t)0x00003000
#define MM_T_JESD204B_SERDES_GTX_CTRL_8_TXDIFFCTRL_11_8 (uint32_t)0x00000f00
#define MM_T_JESD204B_SERDES_GTX_CTRL_8_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_T_JESD204B_SERDES_GTX_CTRL_8_GTRXRESET (uint32_t)0x00000004
#define MM_T_JESD204B_SERDES_GTX_CTRL_8_GTTXRESET (uint32_t)0x00000002
#define MM_T_JESD204B_SERDES_GTX_CTRL_8_GREST    (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL_9_DATAPATH_RST (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_9_RXLPMEN  (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_9_TX_INHABIT (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_9_LOOPBACK_24_22 (uint32_t)0x01c00000
#define MM_T_JESD204B_SERDES_GTX_CTRL_9_RXDFELPMRESET (uint32_t)0x00200000
#define MM_T_JESD204B_SERDES_GTX_CTRL_9_TXPRECURSOR_20_16 (uint32_t)0x001f0000
#define MM_T_JESD204B_SERDES_GTX_CTRL_9_TXPD_15_14 (uint32_t)0x0000c000
#define MM_T_JESD204B_SERDES_GTX_CTRL_9_RXPD_13_12 (uint32_t)0x00003000
#define MM_T_JESD204B_SERDES_GTX_CTRL_9_TXDIFFCTRL_11_8 (uint32_t)0x00000f00
#define MM_T_JESD204B_SERDES_GTX_CTRL_9_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_T_JESD204B_SERDES_GTX_CTRL_9_GTRXRESET (uint32_t)0x00000004
#define MM_T_JESD204B_SERDES_GTX_CTRL_9_GTTXRESET (uint32_t)0x00000002
#define MM_T_JESD204B_SERDES_GTX_CTRL_9_GREST    (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL_10_DATAPATH_RST (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_10_RXLPMEN (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_10_TX_INHABIT (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_10_LOOPBACK_24_22 (uint32_t)0x01c00000
#define MM_T_JESD204B_SERDES_GTX_CTRL_10_RXDFELPMRESET (uint32_t)0x00200000
#define MM_T_JESD204B_SERDES_GTX_CTRL_10_TXPRECURSOR_20_16 (uint32_t)0x001f0000
#define MM_T_JESD204B_SERDES_GTX_CTRL_10_TXPD_15_14 (uint32_t)0x0000c000
#define MM_T_JESD204B_SERDES_GTX_CTRL_10_RXPD_13_12 (uint32_t)0x00003000
#define MM_T_JESD204B_SERDES_GTX_CTRL_10_TXDIFFCTRL_11_8 (uint32_t)0x00000f00
#define MM_T_JESD204B_SERDES_GTX_CTRL_10_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_T_JESD204B_SERDES_GTX_CTRL_10_GTRXRESET (uint32_t)0x00000004
#define MM_T_JESD204B_SERDES_GTX_CTRL_10_GTTXRESET (uint32_t)0x00000002
#define MM_T_JESD204B_SERDES_GTX_CTRL_10_GREST   (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL_11_DATAPATH_RST (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_11_RXLPMEN (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_11_TX_INHABIT (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_11_LOOPBACK_24_22 (uint32_t)0x01c00000
#define MM_T_JESD204B_SERDES_GTX_CTRL_11_RXDFELPMRESET (uint32_t)0x00200000
#define MM_T_JESD204B_SERDES_GTX_CTRL_11_TXPRECURSOR_20_16 (uint32_t)0x001f0000
#define MM_T_JESD204B_SERDES_GTX_CTRL_11_TXPD_15_14 (uint32_t)0x0000c000
#define MM_T_JESD204B_SERDES_GTX_CTRL_11_RXPD_13_12 (uint32_t)0x00003000
#define MM_T_JESD204B_SERDES_GTX_CTRL_11_TXDIFFCTRL_11_8 (uint32_t)0x00000f00
#define MM_T_JESD204B_SERDES_GTX_CTRL_11_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_T_JESD204B_SERDES_GTX_CTRL_11_GTRXRESET (uint32_t)0x00000004
#define MM_T_JESD204B_SERDES_GTX_CTRL_11_GTTXRESET (uint32_t)0x00000002
#define MM_T_JESD204B_SERDES_GTX_CTRL_11_GREST   (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL_12_DATAPATH_RST (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_12_RXLPMEN (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_12_TX_INHABIT (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_12_LOOPBACK_24_22 (uint32_t)0x01c00000
#define MM_T_JESD204B_SERDES_GTX_CTRL_12_RXDFELPMRESET (uint32_t)0x00200000
#define MM_T_JESD204B_SERDES_GTX_CTRL_12_TXPRECURSOR_20_16 (uint32_t)0x001f0000
#define MM_T_JESD204B_SERDES_GTX_CTRL_12_TXPD_15_14 (uint32_t)0x0000c000
#define MM_T_JESD204B_SERDES_GTX_CTRL_12_RXPD_13_12 (uint32_t)0x00003000
#define MM_T_JESD204B_SERDES_GTX_CTRL_12_TXDIFFCTRL_11_8 (uint32_t)0x00000f00
#define MM_T_JESD204B_SERDES_GTX_CTRL_12_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_T_JESD204B_SERDES_GTX_CTRL_12_GTRXRESET (uint32_t)0x00000004
#define MM_T_JESD204B_SERDES_GTX_CTRL_12_GTTXRESET (uint32_t)0x00000002
#define MM_T_JESD204B_SERDES_GTX_CTRL_12_GREST   (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL_13_DATAPATH_RST (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_13_RXLPMEN (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_13_TX_INHABIT (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_13_LOOPBACK_24_22 (uint32_t)0x01c00000
#define MM_T_JESD204B_SERDES_GTX_CTRL_13_RXDFELPMRESET (uint32_t)0x00200000
#define MM_T_JESD204B_SERDES_GTX_CTRL_13_TXPRECURSOR_20_16 (uint32_t)0x001f0000
#define MM_T_JESD204B_SERDES_GTX_CTRL_13_TXPD_15_14 (uint32_t)0x0000c000
#define MM_T_JESD204B_SERDES_GTX_CTRL_13_RXPD_13_12 (uint32_t)0x00003000
#define MM_T_JESD204B_SERDES_GTX_CTRL_13_TXDIFFCTRL_11_8 (uint32_t)0x00000f00
#define MM_T_JESD204B_SERDES_GTX_CTRL_13_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_T_JESD204B_SERDES_GTX_CTRL_13_GTRXRESET (uint32_t)0x00000004
#define MM_T_JESD204B_SERDES_GTX_CTRL_13_GTTXRESET (uint32_t)0x00000002
#define MM_T_JESD204B_SERDES_GTX_CTRL_13_GREST   (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL_14_DATAPATH_RST (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_14_RXLPMEN (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_14_TX_INHABIT (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_14_LOOPBACK_24_22 (uint32_t)0x01c00000
#define MM_T_JESD204B_SERDES_GTX_CTRL_14_RXDFELPMRESET (uint32_t)0x00200000
#define MM_T_JESD204B_SERDES_GTX_CTRL_14_TXPRECURSOR_20_16 (uint32_t)0x001f0000
#define MM_T_JESD204B_SERDES_GTX_CTRL_14_TXPD_15_14 (uint32_t)0x0000c000
#define MM_T_JESD204B_SERDES_GTX_CTRL_14_RXPD_13_12 (uint32_t)0x00003000
#define MM_T_JESD204B_SERDES_GTX_CTRL_14_TXDIFFCTRL_11_8 (uint32_t)0x00000f00
#define MM_T_JESD204B_SERDES_GTX_CTRL_14_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_T_JESD204B_SERDES_GTX_CTRL_14_GTRXRESET (uint32_t)0x00000004
#define MM_T_JESD204B_SERDES_GTX_CTRL_14_GTTXRESET (uint32_t)0x00000002
#define MM_T_JESD204B_SERDES_GTX_CTRL_14_GREST   (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL_15_DATAPATH_RST (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_15_RXLPMEN (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_15_TX_INHABIT (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_CTRL_15_LOOPBACK_24_22 (uint32_t)0x01c00000
#define MM_T_JESD204B_SERDES_GTX_CTRL_15_RXDFELPMRESET (uint32_t)0x00200000
#define MM_T_JESD204B_SERDES_GTX_CTRL_15_TXPRECURSOR_20_16 (uint32_t)0x001f0000
#define MM_T_JESD204B_SERDES_GTX_CTRL_15_TXPD_15_14 (uint32_t)0x0000c000
#define MM_T_JESD204B_SERDES_GTX_CTRL_15_RXPD_13_12 (uint32_t)0x00003000
#define MM_T_JESD204B_SERDES_GTX_CTRL_15_TXDIFFCTRL_11_8 (uint32_t)0x00000f00
#define MM_T_JESD204B_SERDES_GTX_CTRL_15_TXPOSTCURSOR_7_3 (uint32_t)0x000000f8
#define MM_T_JESD204B_SERDES_GTX_CTRL_15_GTRXRESET (uint32_t)0x00000004
#define MM_T_JESD204B_SERDES_GTX_CTRL_15_GTTXRESET (uint32_t)0x00000002
#define MM_T_JESD204B_SERDES_GTX_CTRL_15_GREST   (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL2_0_RXPRBS_SEL_9_6 (uint32_t)0x000003c0
#define MM_T_JESD204B_SERDES_GTX_CTRL2_0_RXPRBS_RST (uint32_t)0x00000020
#define MM_T_JESD204B_SERDES_GTX_CTRL2_0_TXPRBS_SEL_4_1 (uint32_t)0x0000001e
#define MM_T_JESD204B_SERDES_GTX_CTRL2_0_TXPRBS_F_ERR (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL2_1_RXPRBS_SEL_9_6 (uint32_t)0x000003c0
#define MM_T_JESD204B_SERDES_GTX_CTRL2_1_RXPRBS_RST (uint32_t)0x00000020
#define MM_T_JESD204B_SERDES_GTX_CTRL2_1_TXPRBS_SEL_4_1 (uint32_t)0x0000001e
#define MM_T_JESD204B_SERDES_GTX_CTRL2_1_TXPRBS_F_ERR (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL2_2_RXPRBS_SEL_9_6 (uint32_t)0x000003c0
#define MM_T_JESD204B_SERDES_GTX_CTRL2_2_RXPRBS_RST (uint32_t)0x00000020
#define MM_T_JESD204B_SERDES_GTX_CTRL2_2_TXPRBS_SEL_4_1 (uint32_t)0x0000001e
#define MM_T_JESD204B_SERDES_GTX_CTRL2_2_TXPRBS_F_ERR (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL2_3_RXPRBS_SEL_9_6 (uint32_t)0x000003c0
#define MM_T_JESD204B_SERDES_GTX_CTRL2_3_RXPRBS_RST (uint32_t)0x00000020
#define MM_T_JESD204B_SERDES_GTX_CTRL2_3_TXPRBS_SEL_4_1 (uint32_t)0x0000001e
#define MM_T_JESD204B_SERDES_GTX_CTRL2_3_TXPRBS_F_ERR (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL2_4_RXPRBS_SEL_9_6 (uint32_t)0x000003c0
#define MM_T_JESD204B_SERDES_GTX_CTRL2_4_RXPRBS_RST (uint32_t)0x00000020
#define MM_T_JESD204B_SERDES_GTX_CTRL2_4_TXPRBS_SEL_4_1 (uint32_t)0x0000001e
#define MM_T_JESD204B_SERDES_GTX_CTRL2_4_TXPRBS_F_ERR (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL2_5_RXPRBS_SEL_9_6 (uint32_t)0x000003c0
#define MM_T_JESD204B_SERDES_GTX_CTRL2_5_RXPRBS_RST (uint32_t)0x00000020
#define MM_T_JESD204B_SERDES_GTX_CTRL2_5_TXPRBS_SEL_4_1 (uint32_t)0x0000001e
#define MM_T_JESD204B_SERDES_GTX_CTRL2_5_TXPRBS_F_ERR (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL2_6_RXPRBS_SEL_9_6 (uint32_t)0x000003c0
#define MM_T_JESD204B_SERDES_GTX_CTRL2_6_RXPRBS_RST (uint32_t)0x00000020
#define MM_T_JESD204B_SERDES_GTX_CTRL2_6_TXPRBS_SEL_4_1 (uint32_t)0x0000001e
#define MM_T_JESD204B_SERDES_GTX_CTRL2_6_TXPRBS_F_ERR (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL2_7_RXPRBS_SEL_9_6 (uint32_t)0x000003c0
#define MM_T_JESD204B_SERDES_GTX_CTRL2_7_RXPRBS_RST (uint32_t)0x00000020
#define MM_T_JESD204B_SERDES_GTX_CTRL2_7_TXPRBS_SEL_4_1 (uint32_t)0x0000001e
#define MM_T_JESD204B_SERDES_GTX_CTRL2_7_TXPRBS_F_ERR (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL2_8_RXPRBS_SEL_9_6 (uint32_t)0x000003c0
#define MM_T_JESD204B_SERDES_GTX_CTRL2_8_RXPRBS_RST (uint32_t)0x00000020
#define MM_T_JESD204B_SERDES_GTX_CTRL2_8_TXPRBS_SEL_4_1 (uint32_t)0x0000001e
#define MM_T_JESD204B_SERDES_GTX_CTRL2_8_TXPRBS_F_ERR (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL2_9_RXPRBS_SEL_9_6 (uint32_t)0x000003c0
#define MM_T_JESD204B_SERDES_GTX_CTRL2_9_RXPRBS_RST (uint32_t)0x00000020
#define MM_T_JESD204B_SERDES_GTX_CTRL2_9_TXPRBS_SEL_4_1 (uint32_t)0x0000001e
#define MM_T_JESD204B_SERDES_GTX_CTRL2_9_TXPRBS_F_ERR (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL2_10_RXPRBS_SEL_9_6 (uint32_t)0x000003c0
#define MM_T_JESD204B_SERDES_GTX_CTRL2_10_RXPRBS_RST (uint32_t)0x00000020
#define MM_T_JESD204B_SERDES_GTX_CTRL2_10_TXPRBS_SEL_4_1 (uint32_t)0x0000001e
#define MM_T_JESD204B_SERDES_GTX_CTRL2_10_TXPRBS_F_ERR (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL2_11_RXPRBS_SEL_9_6 (uint32_t)0x000003c0
#define MM_T_JESD204B_SERDES_GTX_CTRL2_11_RXPRBS_RST (uint32_t)0x00000020
#define MM_T_JESD204B_SERDES_GTX_CTRL2_11_TXPRBS_SEL_4_1 (uint32_t)0x0000001e
#define MM_T_JESD204B_SERDES_GTX_CTRL2_11_TXPRBS_F_ERR (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL2_12_RXPRBS_SEL_9_6 (uint32_t)0x000003c0
#define MM_T_JESD204B_SERDES_GTX_CTRL2_12_RXPRBS_RST (uint32_t)0x00000020
#define MM_T_JESD204B_SERDES_GTX_CTRL2_12_TXPRBS_SEL_4_1 (uint32_t)0x0000001e
#define MM_T_JESD204B_SERDES_GTX_CTRL2_12_TXPRBS_F_ERR (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL2_13_RXPRBS_SEL_9_6 (uint32_t)0x000003c0
#define MM_T_JESD204B_SERDES_GTX_CTRL2_13_RXPRBS_RST (uint32_t)0x00000020
#define MM_T_JESD204B_SERDES_GTX_CTRL2_13_TXPRBS_SEL_4_1 (uint32_t)0x0000001e
#define MM_T_JESD204B_SERDES_GTX_CTRL2_13_TXPRBS_F_ERR (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL2_14_RXPRBS_SEL_9_6 (uint32_t)0x000003c0
#define MM_T_JESD204B_SERDES_GTX_CTRL2_14_RXPRBS_RST (uint32_t)0x00000020
#define MM_T_JESD204B_SERDES_GTX_CTRL2_14_TXPRBS_SEL_4_1 (uint32_t)0x0000001e
#define MM_T_JESD204B_SERDES_GTX_CTRL2_14_TXPRBS_F_ERR (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_CTRL2_15_RXPRBS_SEL_9_6 (uint32_t)0x000003c0
#define MM_T_JESD204B_SERDES_GTX_CTRL2_15_RXPRBS_RST (uint32_t)0x00000020
#define MM_T_JESD204B_SERDES_GTX_CTRL2_15_TXPRBS_SEL_4_1 (uint32_t)0x0000001e
#define MM_T_JESD204B_SERDES_GTX_CTRL2_15_TXPRBS_F_ERR (uint32_t)0x00000001
#define MM_T_JESD204B_SERDES_GTX_STATUS_0_RXUSERRDY (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_0_RXCDRLOCK (uint32_t)0x40000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_0_RXRESETDONE (uint32_t)0x20000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_0_RXPHALIGNDONE (uint32_t)0x10000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_0_TXUSERRDY (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_0_TXRESETDONE (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_0_QPLLLOCK (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_1_RXUSERRDY (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_1_RXCDRLOCK (uint32_t)0x40000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_1_RXRESETDONE (uint32_t)0x20000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_1_RXPHALIGNDONE (uint32_t)0x10000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_1_TXUSERRDY (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_1_TXRESETDONE (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_1_QPLLLOCK (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_2_RXUSERRDY (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_2_RXCDRLOCK (uint32_t)0x40000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_2_RXRESETDONE (uint32_t)0x20000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_2_RXPHALIGNDONE (uint32_t)0x10000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_2_TXUSERRDY (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_2_TXRESETDONE (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_2_QPLLLOCK (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_3_RXUSERRDY (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_3_RXCDRLOCK (uint32_t)0x40000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_3_RXRESETDONE (uint32_t)0x20000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_3_RXPHALIGNDONE (uint32_t)0x10000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_3_TXUSERRDY (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_3_TXRESETDONE (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_3_QPLLLOCK (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_4_RXUSERRDY (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_4_RXCDRLOCK (uint32_t)0x40000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_4_RXRESETDONE (uint32_t)0x20000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_4_RXPHALIGNDONE (uint32_t)0x10000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_4_TXUSERRDY (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_4_TXRESETDONE (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_4_QPLLLOCK (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_5_RXUSERRDY (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_5_RXCDRLOCK (uint32_t)0x40000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_5_RXRESETDONE (uint32_t)0x20000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_5_RXPHALIGNDONE (uint32_t)0x10000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_5_TXUSERRDY (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_5_TXRESETDONE (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_5_QPLLLOCK (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_6_RXUSERRDY (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_6_RXCDRLOCK (uint32_t)0x40000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_6_RXRESETDONE (uint32_t)0x20000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_6_RXPHALIGNDONE (uint32_t)0x10000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_6_TXUSERRDY (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_6_TXRESETDONE (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_6_QPLLLOCK (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_7_RXUSERRDY (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_7_RXCDRLOCK (uint32_t)0x40000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_7_RXRESETDONE (uint32_t)0x20000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_7_RXPHALIGNDONE (uint32_t)0x10000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_7_TXUSERRDY (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_7_TXRESETDONE (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_7_QPLLLOCK (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_8_RXUSERRDY (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_8_RXCDRLOCK (uint32_t)0x40000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_8_RXRESETDONE (uint32_t)0x20000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_8_RXPHALIGNDONE (uint32_t)0x10000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_8_TXUSERRDY (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_8_TXRESETDONE (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_8_QPLLLOCK (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_9_RXUSERRDY (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_9_RXCDRLOCK (uint32_t)0x40000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_9_RXRESETDONE (uint32_t)0x20000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_9_RXPHALIGNDONE (uint32_t)0x10000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_9_TXUSERRDY (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_9_TXRESETDONE (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_9_QPLLLOCK (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_10_RXUSERRDY (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_10_RXCDRLOCK (uint32_t)0x40000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_10_RXRESETDONE (uint32_t)0x20000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_10_RXPHALIGNDONE (uint32_t)0x10000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_10_TXUSERRDY (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_10_TXRESETDONE (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_10_QPLLLOCK (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_11_RXUSERRDY (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_11_RXCDRLOCK (uint32_t)0x40000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_11_RXRESETDONE (uint32_t)0x20000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_11_RXPHALIGNDONE (uint32_t)0x10000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_11_TXUSERRDY (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_11_TXRESETDONE (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_11_QPLLLOCK (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_12_RXUSERRDY (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_12_RXCDRLOCK (uint32_t)0x40000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_12_RXRESETDONE (uint32_t)0x20000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_12_RXPHALIGNDONE (uint32_t)0x10000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_12_TXUSERRDY (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_12_TXRESETDONE (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_12_QPLLLOCK (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_13_RXUSERRDY (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_13_RXCDRLOCK (uint32_t)0x40000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_13_RXRESETDONE (uint32_t)0x20000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_13_RXPHALIGNDONE (uint32_t)0x10000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_13_TXUSERRDY (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_13_TXRESETDONE (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_13_QPLLLOCK (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_14_RXUSERRDY (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_14_RXCDRLOCK (uint32_t)0x40000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_14_RXRESETDONE (uint32_t)0x20000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_14_RXPHALIGNDONE (uint32_t)0x10000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_14_TXUSERRDY (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_14_TXRESETDONE (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_14_QPLLLOCK (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_15_RXUSERRDY (uint32_t)0x80000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_15_RXCDRLOCK (uint32_t)0x40000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_15_RXRESETDONE (uint32_t)0x20000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_15_RXPHALIGNDONE (uint32_t)0x10000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_15_TXUSERRDY (uint32_t)0x08000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_15_TXRESETDONE (uint32_t)0x04000000
#define MM_T_JESD204B_SERDES_GTX_STATUS_15_QPLLLOCK (uint32_t)0x02000000
#define MM_T_JESD204B_SERDES_PRBS_ERR_0_CNT_31_0 (uint32_t)0xffffffff
#define MM_T_JESD204B_SERDES_PRBS_ERR_1_CNT_31_0 (uint32_t)0xffffffff
#define MM_T_JESD204B_SERDES_PRBS_ERR_2_CNT_31_0 (uint32_t)0xffffffff
#define MM_T_JESD204B_SERDES_PRBS_ERR_3_CNT_31_0 (uint32_t)0xffffffff
#define MM_T_JESD204B_SERDES_PRBS_ERR_4_CNT_31_0 (uint32_t)0xffffffff
#define MM_T_JESD204B_SERDES_PRBS_ERR_5_CNT_31_0 (uint32_t)0xffffffff
#define MM_T_JESD204B_SERDES_PRBS_ERR_6_CNT_31_0 (uint32_t)0xffffffff
#define MM_T_JESD204B_SERDES_PRBS_ERR_7_CNT_31_0 (uint32_t)0xffffffff
#define MM_T_JESD204B_SERDES_PRBS_ERR_8_CNT_31_0 (uint32_t)0xffffffff
#define MM_T_JESD204B_SERDES_PRBS_ERR_9_CNT_31_0 (uint32_t)0xffffffff
#define MM_T_JESD204B_SERDES_PRBS_ERR_10_CNT_31_0 (uint32_t)0xffffffff
#define MM_T_JESD204B_SERDES_PRBS_ERR_11_CNT_31_0 (uint32_t)0xffffffff
#define MM_T_JESD204B_SERDES_PRBS_ERR_12_CNT_31_0 (uint32_t)0xffffffff
#define MM_T_JESD204B_SERDES_PRBS_ERR_13_CNT_31_0 (uint32_t)0xffffffff
#define MM_T_JESD204B_SERDES_PRBS_ERR_14_CNT_31_0 (uint32_t)0xffffffff
#define MM_T_JESD204B_SERDES_PRBS_ERR_15_CNT_31_0 (uint32_t)0xffffffff
#define MM_T_JESD204B_SERDES_QPLL_RST_qpll_0_reset_3_0 (uint32_t)0x0000000f
#define MM_T_JESD204B_SERDES_RESET_STATUS_0_PRBS_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_SERDES_RESET_STATUS_0_SM_RESET_TX_10_8 (uint32_t)0x00000700
#define MM_T_JESD204B_SERDES_RESET_STATUS_0_SM_RESET_RX_6_4 (uint32_t)0x00000070
#define MM_T_JESD204B_SERDES_RESET_STATUS_0_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_T_JESD204B_SERDES_RESET_STATUS_1_PRBS_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_SERDES_RESET_STATUS_1_SM_RESET_TX_10_8 (uint32_t)0x00000700
#define MM_T_JESD204B_SERDES_RESET_STATUS_1_SM_RESET_RX_6_4 (uint32_t)0x00000070
#define MM_T_JESD204B_SERDES_RESET_STATUS_1_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_T_JESD204B_SERDES_RESET_STATUS_2_PRBS_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_SERDES_RESET_STATUS_2_SM_RESET_TX_10_8 (uint32_t)0x00000700
#define MM_T_JESD204B_SERDES_RESET_STATUS_2_SM_RESET_RX_6_4 (uint32_t)0x00000070
#define MM_T_JESD204B_SERDES_RESET_STATUS_2_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_T_JESD204B_SERDES_RESET_STATUS_3_PRBS_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_SERDES_RESET_STATUS_3_SM_RESET_TX_10_8 (uint32_t)0x00000700
#define MM_T_JESD204B_SERDES_RESET_STATUS_3_SM_RESET_RX_6_4 (uint32_t)0x00000070
#define MM_T_JESD204B_SERDES_RESET_STATUS_3_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_T_JESD204B_SERDES_RESET_STATUS_4_PRBS_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_SERDES_RESET_STATUS_4_SM_RESET_TX_10_8 (uint32_t)0x00000700
#define MM_T_JESD204B_SERDES_RESET_STATUS_4_SM_RESET_RX_6_4 (uint32_t)0x00000070
#define MM_T_JESD204B_SERDES_RESET_STATUS_4_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_T_JESD204B_SERDES_RESET_STATUS_5_PRBS_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_SERDES_RESET_STATUS_5_SM_RESET_TX_10_8 (uint32_t)0x00000700
#define MM_T_JESD204B_SERDES_RESET_STATUS_5_SM_RESET_RX_6_4 (uint32_t)0x00000070
#define MM_T_JESD204B_SERDES_RESET_STATUS_5_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_T_JESD204B_SERDES_RESET_STATUS_6_PRBS_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_SERDES_RESET_STATUS_6_SM_RESET_TX_10_8 (uint32_t)0x00000700
#define MM_T_JESD204B_SERDES_RESET_STATUS_6_SM_RESET_RX_6_4 (uint32_t)0x00000070
#define MM_T_JESD204B_SERDES_RESET_STATUS_6_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_T_JESD204B_SERDES_RESET_STATUS_7_PRBS_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_SERDES_RESET_STATUS_7_SM_RESET_TX_10_8 (uint32_t)0x00000700
#define MM_T_JESD204B_SERDES_RESET_STATUS_7_SM_RESET_RX_6_4 (uint32_t)0x00000070
#define MM_T_JESD204B_SERDES_RESET_STATUS_7_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_T_JESD204B_SERDES_RESET_STATUS_8_PRBS_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_SERDES_RESET_STATUS_8_SM_RESET_TX_10_8 (uint32_t)0x00000700
#define MM_T_JESD204B_SERDES_RESET_STATUS_8_SM_RESET_RX_6_4 (uint32_t)0x00000070
#define MM_T_JESD204B_SERDES_RESET_STATUS_8_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_T_JESD204B_SERDES_RESET_STATUS_9_PRBS_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_SERDES_RESET_STATUS_9_SM_RESET_TX_10_8 (uint32_t)0x00000700
#define MM_T_JESD204B_SERDES_RESET_STATUS_9_SM_RESET_RX_6_4 (uint32_t)0x00000070
#define MM_T_JESD204B_SERDES_RESET_STATUS_9_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_T_JESD204B_SERDES_RESET_STATUS_10_PRBS_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_SERDES_RESET_STATUS_10_SM_RESET_TX_10_8 (uint32_t)0x00000700
#define MM_T_JESD204B_SERDES_RESET_STATUS_10_SM_RESET_RX_6_4 (uint32_t)0x00000070
#define MM_T_JESD204B_SERDES_RESET_STATUS_10_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_T_JESD204B_SERDES_RESET_STATUS_11_PRBS_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_SERDES_RESET_STATUS_11_SM_RESET_TX_10_8 (uint32_t)0x00000700
#define MM_T_JESD204B_SERDES_RESET_STATUS_11_SM_RESET_RX_6_4 (uint32_t)0x00000070
#define MM_T_JESD204B_SERDES_RESET_STATUS_11_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_T_JESD204B_SERDES_RESET_STATUS_12_PRBS_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_SERDES_RESET_STATUS_12_SM_RESET_TX_10_8 (uint32_t)0x00000700
#define MM_T_JESD204B_SERDES_RESET_STATUS_12_SM_RESET_RX_6_4 (uint32_t)0x00000070
#define MM_T_JESD204B_SERDES_RESET_STATUS_12_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_T_JESD204B_SERDES_RESET_STATUS_13_PRBS_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_SERDES_RESET_STATUS_13_SM_RESET_TX_10_8 (uint32_t)0x00000700
#define MM_T_JESD204B_SERDES_RESET_STATUS_13_SM_RESET_RX_6_4 (uint32_t)0x00000070
#define MM_T_JESD204B_SERDES_RESET_STATUS_13_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_T_JESD204B_SERDES_RESET_STATUS_14_PRBS_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_SERDES_RESET_STATUS_14_SM_RESET_TX_10_8 (uint32_t)0x00000700
#define MM_T_JESD204B_SERDES_RESET_STATUS_14_SM_RESET_RX_6_4 (uint32_t)0x00000070
#define MM_T_JESD204B_SERDES_RESET_STATUS_14_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_T_JESD204B_SERDES_RESET_STATUS_15_PRBS_ERR (uint32_t)0x00001000
#define MM_T_JESD204B_SERDES_RESET_STATUS_15_SM_RESET_TX_10_8 (uint32_t)0x00000700
#define MM_T_JESD204B_SERDES_RESET_STATUS_15_SM_RESET_RX_6_4 (uint32_t)0x00000070
#define MM_T_JESD204B_SERDES_RESET_STATUS_15_SM_RESET_ALL_2_0 (uint32_t)0x00000007

/*** REG *********************************************************************/
#define MM_T_IFFT_RFS_RECEIVED                   (uint32_t)0x00001600
#define MM_T_IFFT_RFS_OK                         (uint32_t)0x00001601
#define MM_T_IFFT_FBUF_DLY_C0                    (uint32_t)0x00001604
#define MM_T_IFFT_FBUF_DLY_C1                    (uint32_t)0x00001624
#define MM_T_IFFT_FBUF_DLY_C2                    (uint32_t)0x00001644
#define MM_T_IFFT_FBUF_STAT_C0                   (uint32_t)0x00001664
#define MM_T_IFFT_FBUF_STAT_C1                   (uint32_t)0x00001684
#define MM_T_IFFT_FBUF_STAT_C2                   (uint32_t)0x000016a4
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C0           (uint32_t)0x000016fd
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C0_TRAP      (uint32_t)0x000016fe
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C0_MASK      (uint32_t)0x000016ff
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C0_FORCE     (uint32_t)0x00001700
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C0_DB        (uint32_t)0x00001701
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C0_TRIG      (uint32_t)0x00001702
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C1           (uint32_t)0x00001703
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C1_TRAP      (uint32_t)0x00001704
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C1_MASK      (uint32_t)0x00001705
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C1_FORCE     (uint32_t)0x00001706
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C1_DB        (uint32_t)0x00001707
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C1_TRIG      (uint32_t)0x00001708
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C2           (uint32_t)0x00001709
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C2_TRAP      (uint32_t)0x0000170a
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C2_MASK      (uint32_t)0x0000170b
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C2_FORCE     (uint32_t)0x0000170c
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C2_DB        (uint32_t)0x0000170d
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C2_TRIG      (uint32_t)0x0000170e
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C0           (uint32_t)0x0000170f
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C0_TRAP      (uint32_t)0x00001710
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C0_MASK      (uint32_t)0x00001711
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C0_FORCE     (uint32_t)0x00001712
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C0_DB        (uint32_t)0x00001713
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C0_TRIG      (uint32_t)0x00001714
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C1           (uint32_t)0x00001715
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C1_TRAP      (uint32_t)0x00001716
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C1_MASK      (uint32_t)0x00001717
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C1_FORCE     (uint32_t)0x00001718
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C1_DB        (uint32_t)0x00001719
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C1_TRIG      (uint32_t)0x0000171a
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C2           (uint32_t)0x0000171b
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C2_TRAP      (uint32_t)0x0000171c
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C2_MASK      (uint32_t)0x0000171d
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C2_FORCE     (uint32_t)0x0000171e
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C2_DB        (uint32_t)0x0000171f
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C2_TRIG      (uint32_t)0x00001720
#define MM_T_IFFT_TEST_MODE                      (uint32_t)0x00001733
#define MM_T_IFFT_TEST_MODE_SIGNALTAP            (uint32_t)0x00001739
#define MM_T_IFFT_POWER_SCALE_FACTOR             (uint32_t)0x0000173a
#define MM_T_IFFT_FBUF_BYPASS                    (uint32_t)0x0000173b
#define MM_T_IFFT_WIRE_TAP_CARRIER_INDEX         (uint32_t)0x0000173c
#define MM_T_IFFT_WIRE_TAP_ANT_INDEX             (uint32_t)0x0000173d
#define MM_T_IFFT_OVFLOW_CNT_C0                  (uint32_t)0x0000173e
#define MM_T_IFFT_OVFLOW_CNT_C1                  (uint32_t)0x0000173f
#define MM_T_IFFT_OVFLOW_CNT_C2                  (uint32_t)0x00001740
#define MM_T_IFFT_MAX_VAL_IN_10MS_C0             (uint32_t)0x00001741
#define MM_T_IFFT_MAX_VAL_IN_10MS_C1             (uint32_t)0x00001742
#define MM_T_IFFT_MAX_VAL_IN_10MS_C2             (uint32_t)0x00001743
#define MM_T_IFFT_CORE_OVFLOW_CNT_C0             (uint32_t)0x00001744
#define MM_T_IFFT_CORE_OVFLOW_CNT_C1             (uint32_t)0x00001745
#define MM_T_IFFT_CORE_OVFLOW_CNT_C2             (uint32_t)0x00001746
#define MM_T_IFFT_AC_DLY_C0                      (uint32_t)0x00001747
#define MM_T_IFFT_AC_DLY_C1                      (uint32_t)0x00001748
#define MM_T_IFFT_AC_DLY_C2                      (uint32_t)0x00001749
#define MM_T_IFFT_WIRE_TAP_GAMMA_INDEX           (uint32_t)0x0000174a
#define MM_T_IFFT_S0_RFS_CNT                     (uint32_t)0x0000174b
#define MM_T_IFFT_RFS_ERR_CNT                    (uint32_t)0x0000174c
#define MM_T_IFFT_GAMMA_S0_ERR_CNT               (uint32_t)0x0000174d
#define MM_T_IFFT_CPBUF_S0_ERR_CNT               (uint32_t)0x0000174e
#define MM_T_IFFT_POST_IFFT_S0_ERR_CNT           (uint32_t)0x0000174f
#define MM_T_IFFT_PRE_IFFT_S0_ERR_CNT            (uint32_t)0x00001750
#define MM_T_IFFT_WR_CTRL_S0_ERR_CNT             (uint32_t)0x00001751
#define MM_T_IFFT_VLD_ERR_CNT                    (uint32_t)0x00001752

/*** FIELD *******************************************************************/
#define MM_T_IFFT_RFS_RECEIVED_recv              (uint32_t)0x00000001
#define MM_T_IFFT_RFS_OK_ok                      (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_DLY_C0_DLY_18_0           (uint32_t)0x0007ffff
#define MM_T_IFFT_FBUF_DLY_C1_DLY_18_0           (uint32_t)0x0007ffff
#define MM_T_IFFT_FBUF_DLY_C2_DLY_18_0           (uint32_t)0x0007ffff
#define MM_T_IFFT_FBUF_STAT_C0_STAG_TIME_21_0    (uint32_t)0x003fffff
#define MM_T_IFFT_FBUF_STAT_C1_STAG_TIME_21_0    (uint32_t)0x003fffff
#define MM_T_IFFT_FBUF_STAT_C2_STAG_TIME_21_0    (uint32_t)0x003fffff
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C0_zero_out  (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C0_TRAP_zero_out (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C0_MASK_zero_out (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C0_FORCE_zero_out (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C0_DB_zero_out (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C0_TRIG_zero_out (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C1_zero_out  (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C1_TRAP_zero_out (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C1_MASK_zero_out (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C1_FORCE_zero_out (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C1_DB_zero_out (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C1_TRIG_zero_out (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C2_zero_out  (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C2_TRAP_zero_out (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C2_MASK_zero_out (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C2_FORCE_zero_out (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C2_DB_zero_out (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_ZERO_OUT_C2_TRIG_zero_out (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C0_rfs_miss  (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C0_TRAP_rfs_miss (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C0_MASK_rfs_miss (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C0_FORCE_rfs_miss (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C0_DB_rfs_miss (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C0_TRIG_rfs_miss (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C1_rfs_miss  (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C1_TRAP_rfs_miss (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C1_MASK_rfs_miss (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C1_FORCE_rfs_miss (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C1_DB_rfs_miss (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C1_TRIG_rfs_miss (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C2_rfs_miss  (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C2_TRAP_rfs_miss (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C2_MASK_rfs_miss (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C2_FORCE_rfs_miss (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C2_DB_rfs_miss (uint32_t)0x00000001
#define MM_T_IFFT_FBUF_IRQ_RFS_MISS_C2_TRIG_rfs_miss (uint32_t)0x00000001
#define MM_T_IFFT_TEST_MODE_enable               (uint32_t)0x00000001
#define MM_T_IFFT_TEST_MODE_SIGNALTAP_trig_31_0  (uint32_t)0xffffffff
#define MM_T_IFFT_POWER_SCALE_FACTOR_val_7_0     (uint32_t)0x000000ff
#define MM_T_IFFT_FBUF_BYPASS_en                 (uint32_t)0x00000001
#define MM_T_IFFT_WIRE_TAP_CARRIER_INDEX_index_1_0 (uint32_t)0x00000003
#define MM_T_IFFT_WIRE_TAP_ANT_INDEX_index_3_0   (uint32_t)0x0000000f
#define MM_T_IFFT_OVFLOW_CNT_C0_cnt_15_0         (uint32_t)0x0000ffff
#define MM_T_IFFT_OVFLOW_CNT_C1_cnt_15_0         (uint32_t)0x0000ffff
#define MM_T_IFFT_OVFLOW_CNT_C2_cnt_15_0         (uint32_t)0x0000ffff
#define MM_T_IFFT_MAX_VAL_IN_10MS_C0_val_15_0    (uint32_t)0x0000ffff
#define MM_T_IFFT_MAX_VAL_IN_10MS_C1_val_15_0    (uint32_t)0x0000ffff
#define MM_T_IFFT_MAX_VAL_IN_10MS_C2_val_15_0    (uint32_t)0x0000ffff
#define MM_T_IFFT_CORE_OVFLOW_CNT_C0_cnt_9_0     (uint32_t)0x000003ff
#define MM_T_IFFT_CORE_OVFLOW_CNT_C1_cnt_9_0     (uint32_t)0x000003ff
#define MM_T_IFFT_CORE_OVFLOW_CNT_C2_cnt_9_0     (uint32_t)0x000003ff
#define MM_T_IFFT_AC_DLY_C0_DLY_18_0             (uint32_t)0x0007ffff
#define MM_T_IFFT_AC_DLY_C1_DLY_18_0             (uint32_t)0x0007ffff
#define MM_T_IFFT_AC_DLY_C2_DLY_18_0             (uint32_t)0x0007ffff
#define MM_T_IFFT_WIRE_TAP_GAMMA_INDEX_index_1_0 (uint32_t)0x00000003
#define MM_T_IFFT_S0_RFS_CNT_cnt_31_0            (uint32_t)0xffffffff
#define MM_T_IFFT_RFS_ERR_CNT_cnt_9_0            (uint32_t)0x000003ff
#define MM_T_IFFT_GAMMA_S0_ERR_CNT_cnt_9_0       (uint32_t)0x000003ff
#define MM_T_IFFT_CPBUF_S0_ERR_CNT_cnt_9_0       (uint32_t)0x000003ff
#define MM_T_IFFT_POST_IFFT_S0_ERR_CNT_cnt_9_0   (uint32_t)0x000003ff
#define MM_T_IFFT_PRE_IFFT_S0_ERR_CNT_cnt_9_0    (uint32_t)0x000003ff
#define MM_T_IFFT_WR_CTRL_S0_ERR_CNT_cnt_9_0     (uint32_t)0x000003ff
#define MM_T_IFFT_VLD_ERR_CNT_cnt_9_0            (uint32_t)0x000003ff

/*** REG *********************************************************************/
#define MM_T_FFT_CH_EN_C0                        (uint32_t)0x00001809
#define MM_T_FFT_CH_EN_C1                        (uint32_t)0x0000180a
#define MM_T_FFT_CH_EN_C2                        (uint32_t)0x0000180b
#define MM_T_FFT_SMG_OFFSET_C0                   (uint32_t)0x0000180c
#define MM_T_FFT_SMG_OFFSET_C1                   (uint32_t)0x0000182c
#define MM_T_FFT_SMG_OFFSET_C2                   (uint32_t)0x0000184c
#define MM_T_FFT_AC_WINDOW_C0                    (uint32_t)0x0000186c
#define MM_T_FFT_AC_WINDOW_C1                    (uint32_t)0x0000188c
#define MM_T_FFT_AC_WINDOW_C2                    (uint32_t)0x000018ac
#define MM_T_FFT_FFT_WINDOW_C0                   (uint32_t)0x000018cc
#define MM_T_FFT_FFT_WINDOW_C1                   (uint32_t)0x000018cd
#define MM_T_FFT_FFT_WINDOW_C2                   (uint32_t)0x000018ce
#define MM_T_FFT_SIGNALTAP_TRIGGER               (uint32_t)0x000018cf
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C0         (uint32_t)0x000018d0
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C1         (uint32_t)0x000018d1
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C2         (uint32_t)0x000018d2
#define MM_T_FFT_CH_DATA_EN_C0                   (uint32_t)0x000018d3
#define MM_T_FFT_CH_DATA_EN_C1                   (uint32_t)0x000018d4
#define MM_T_FFT_CH_DATA_EN_C2                   (uint32_t)0x000018d5
#define MM_T_FFT_AC_OFFSET_C0                    (uint32_t)0x000018d6
#define MM_T_FFT_AC_OFFSET_C1                    (uint32_t)0x000018d7
#define MM_T_FFT_AC_OFFSET_C2                    (uint32_t)0x000018d8
#define MM_T_FFT_WIRE_TAP_CARRIER_INDEX          (uint32_t)0x000018d9
#define MM_T_FFT_WIRE_TAP_GAMMA_INDEX            (uint32_t)0x000018da
#define MM_T_FFT_S0_OFFSET_AFTER_CPREMV          (uint32_t)0x000018db
#define MM_T_FFT_S0_OFFSET_BEFORE_GAMMA          (uint32_t)0x000018dc
#define MM_T_FFT_CPREM_WIRETAP_RELATE            (uint32_t)0x000018dd
#define MM_T_FFT_FFT_INPUT_S0_ERR                (uint32_t)0x000018de
#define MM_T_FFT_FFT_OUTPUT_S0_ERR               (uint32_t)0x000018df
#define MM_T_FFT_GAMMA_INPUT_S0_ERR              (uint32_t)0x000018e0
#define MM_T_FFT_WIRE_TAP_ANT_INDEX              (uint32_t)0x000018e1

/*** FIELD *******************************************************************/
#define MM_T_FFT_CH_EN_C0_A15                    (uint32_t)0x00008000
#define MM_T_FFT_CH_EN_C0_A14                    (uint32_t)0x00004000
#define MM_T_FFT_CH_EN_C0_A13                    (uint32_t)0x00002000
#define MM_T_FFT_CH_EN_C0_A12                    (uint32_t)0x00001000
#define MM_T_FFT_CH_EN_C0_A11                    (uint32_t)0x00000800
#define MM_T_FFT_CH_EN_C0_A10                    (uint32_t)0x00000400
#define MM_T_FFT_CH_EN_C0_A9                     (uint32_t)0x00000200
#define MM_T_FFT_CH_EN_C0_A8                     (uint32_t)0x00000100
#define MM_T_FFT_CH_EN_C0_A7                     (uint32_t)0x00000080
#define MM_T_FFT_CH_EN_C0_A6                     (uint32_t)0x00000040
#define MM_T_FFT_CH_EN_C0_A5                     (uint32_t)0x00000020
#define MM_T_FFT_CH_EN_C0_A4                     (uint32_t)0x00000010
#define MM_T_FFT_CH_EN_C0_A3                     (uint32_t)0x00000008
#define MM_T_FFT_CH_EN_C0_A2                     (uint32_t)0x00000004
#define MM_T_FFT_CH_EN_C0_A1                     (uint32_t)0x00000002
#define MM_T_FFT_CH_EN_C0_A0                     (uint32_t)0x00000001
#define MM_T_FFT_CH_EN_C1_A15                    (uint32_t)0x00008000
#define MM_T_FFT_CH_EN_C1_A14                    (uint32_t)0x00004000
#define MM_T_FFT_CH_EN_C1_A13                    (uint32_t)0x00002000
#define MM_T_FFT_CH_EN_C1_A12                    (uint32_t)0x00001000
#define MM_T_FFT_CH_EN_C1_A11                    (uint32_t)0x00000800
#define MM_T_FFT_CH_EN_C1_A10                    (uint32_t)0x00000400
#define MM_T_FFT_CH_EN_C1_A9                     (uint32_t)0x00000200
#define MM_T_FFT_CH_EN_C1_A8                     (uint32_t)0x00000100
#define MM_T_FFT_CH_EN_C1_A7                     (uint32_t)0x00000080
#define MM_T_FFT_CH_EN_C1_A6                     (uint32_t)0x00000040
#define MM_T_FFT_CH_EN_C1_A5                     (uint32_t)0x00000020
#define MM_T_FFT_CH_EN_C1_A4                     (uint32_t)0x00000010
#define MM_T_FFT_CH_EN_C1_A3                     (uint32_t)0x00000008
#define MM_T_FFT_CH_EN_C1_A2                     (uint32_t)0x00000004
#define MM_T_FFT_CH_EN_C1_A1                     (uint32_t)0x00000002
#define MM_T_FFT_CH_EN_C1_A0                     (uint32_t)0x00000001
#define MM_T_FFT_CH_EN_C2_A15                    (uint32_t)0x00008000
#define MM_T_FFT_CH_EN_C2_A14                    (uint32_t)0x00004000
#define MM_T_FFT_CH_EN_C2_A13                    (uint32_t)0x00002000
#define MM_T_FFT_CH_EN_C2_A12                    (uint32_t)0x00001000
#define MM_T_FFT_CH_EN_C2_A11                    (uint32_t)0x00000800
#define MM_T_FFT_CH_EN_C2_A10                    (uint32_t)0x00000400
#define MM_T_FFT_CH_EN_C2_A9                     (uint32_t)0x00000200
#define MM_T_FFT_CH_EN_C2_A8                     (uint32_t)0x00000100
#define MM_T_FFT_CH_EN_C2_A7                     (uint32_t)0x00000080
#define MM_T_FFT_CH_EN_C2_A6                     (uint32_t)0x00000040
#define MM_T_FFT_CH_EN_C2_A5                     (uint32_t)0x00000020
#define MM_T_FFT_CH_EN_C2_A4                     (uint32_t)0x00000010
#define MM_T_FFT_CH_EN_C2_A3                     (uint32_t)0x00000008
#define MM_T_FFT_CH_EN_C2_A2                     (uint32_t)0x00000004
#define MM_T_FFT_CH_EN_C2_A1                     (uint32_t)0x00000002
#define MM_T_FFT_CH_EN_C2_A0                     (uint32_t)0x00000001
#define MM_T_FFT_SMG_OFFSET_C0_offset_18_0       (uint32_t)0x0007ffff
#define MM_T_FFT_SMG_OFFSET_C1_offset_18_0       (uint32_t)0x0007ffff
#define MM_T_FFT_SMG_OFFSET_C2_offset_18_0       (uint32_t)0x0007ffff
#define MM_T_FFT_AC_WINDOW_C0_offset_18_0        (uint32_t)0x0007ffff
#define MM_T_FFT_AC_WINDOW_C1_offset_18_0        (uint32_t)0x0007ffff
#define MM_T_FFT_AC_WINDOW_C2_offset_18_0        (uint32_t)0x0007ffff
#define MM_T_FFT_FFT_WINDOW_C0_offset_6_0        (uint32_t)0x0000007f
#define MM_T_FFT_FFT_WINDOW_C1_offset_6_0        (uint32_t)0x0000007f
#define MM_T_FFT_FFT_WINDOW_C2_offset_6_0        (uint32_t)0x0000007f
#define MM_T_FFT_SIGNALTAP_TRIGGER_trigger_31_0  (uint32_t)0xffffffff
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C0_A15     (uint32_t)0x00008000
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C0_A14     (uint32_t)0x00004000
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C0_A13     (uint32_t)0x00002000
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C0_A12     (uint32_t)0x00001000
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C0_A11     (uint32_t)0x00000800
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C0_A10     (uint32_t)0x00000400
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C0_A9      (uint32_t)0x00000200
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C0_A8      (uint32_t)0x00000100
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C0_A7      (uint32_t)0x00000080
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C0_A6      (uint32_t)0x00000040
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C0_A5      (uint32_t)0x00000020
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C0_A4      (uint32_t)0x00000010
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C0_A3      (uint32_t)0x00000008
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C0_A2      (uint32_t)0x00000004
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C0_A1      (uint32_t)0x00000002
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C0_A0      (uint32_t)0x00000001
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C1_A15     (uint32_t)0x00008000
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C1_A14     (uint32_t)0x00004000
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C1_A13     (uint32_t)0x00002000
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C1_A12     (uint32_t)0x00001000
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C1_A11     (uint32_t)0x00000800
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C1_A10     (uint32_t)0x00000400
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C1_A9      (uint32_t)0x00000200
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C1_A8      (uint32_t)0x00000100
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C1_A7      (uint32_t)0x00000080
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C1_A6      (uint32_t)0x00000040
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C1_A5      (uint32_t)0x00000020
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C1_A4      (uint32_t)0x00000010
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C1_A3      (uint32_t)0x00000008
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C1_A2      (uint32_t)0x00000004
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C1_A1      (uint32_t)0x00000002
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C1_A0      (uint32_t)0x00000001
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C2_A15     (uint32_t)0x00008000
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C2_A14     (uint32_t)0x00004000
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C2_A13     (uint32_t)0x00002000
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C2_A12     (uint32_t)0x00001000
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C2_A11     (uint32_t)0x00000800
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C2_A10     (uint32_t)0x00000400
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C2_A9      (uint32_t)0x00000200
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C2_A8      (uint32_t)0x00000100
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C2_A7      (uint32_t)0x00000080
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C2_A6      (uint32_t)0x00000040
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C2_A5      (uint32_t)0x00000020
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C2_A4      (uint32_t)0x00000010
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C2_A3      (uint32_t)0x00000008
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C2_A2      (uint32_t)0x00000004
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C2_A1      (uint32_t)0x00000002
#define MM_T_FFT_AC_WINDOW_IS_DEFAULT_C2_A0      (uint32_t)0x00000001
#define MM_T_FFT_CH_DATA_EN_C0_A15               (uint32_t)0x00008000
#define MM_T_FFT_CH_DATA_EN_C0_A14               (uint32_t)0x00004000
#define MM_T_FFT_CH_DATA_EN_C0_A13               (uint32_t)0x00002000
#define MM_T_FFT_CH_DATA_EN_C0_A12               (uint32_t)0x00001000
#define MM_T_FFT_CH_DATA_EN_C0_A11               (uint32_t)0x00000800
#define MM_T_FFT_CH_DATA_EN_C0_A10               (uint32_t)0x00000400
#define MM_T_FFT_CH_DATA_EN_C0_A9                (uint32_t)0x00000200
#define MM_T_FFT_CH_DATA_EN_C0_A8                (uint32_t)0x00000100
#define MM_T_FFT_CH_DATA_EN_C0_A7                (uint32_t)0x00000080
#define MM_T_FFT_CH_DATA_EN_C0_A6                (uint32_t)0x00000040
#define MM_T_FFT_CH_DATA_EN_C0_A5                (uint32_t)0x00000020
#define MM_T_FFT_CH_DATA_EN_C0_A4                (uint32_t)0x00000010
#define MM_T_FFT_CH_DATA_EN_C0_A3                (uint32_t)0x00000008
#define MM_T_FFT_CH_DATA_EN_C0_A2                (uint32_t)0x00000004
#define MM_T_FFT_CH_DATA_EN_C0_A1                (uint32_t)0x00000002
#define MM_T_FFT_CH_DATA_EN_C0_A0                (uint32_t)0x00000001
#define MM_T_FFT_CH_DATA_EN_C1_A15               (uint32_t)0x00008000
#define MM_T_FFT_CH_DATA_EN_C1_A14               (uint32_t)0x00004000
#define MM_T_FFT_CH_DATA_EN_C1_A13               (uint32_t)0x00002000
#define MM_T_FFT_CH_DATA_EN_C1_A12               (uint32_t)0x00001000
#define MM_T_FFT_CH_DATA_EN_C1_A11               (uint32_t)0x00000800
#define MM_T_FFT_CH_DATA_EN_C1_A10               (uint32_t)0x00000400
#define MM_T_FFT_CH_DATA_EN_C1_A9                (uint32_t)0x00000200
#define MM_T_FFT_CH_DATA_EN_C1_A8                (uint32_t)0x00000100
#define MM_T_FFT_CH_DATA_EN_C1_A7                (uint32_t)0x00000080
#define MM_T_FFT_CH_DATA_EN_C1_A6                (uint32_t)0x00000040
#define MM_T_FFT_CH_DATA_EN_C1_A5                (uint32_t)0x00000020
#define MM_T_FFT_CH_DATA_EN_C1_A4                (uint32_t)0x00000010
#define MM_T_FFT_CH_DATA_EN_C1_A3                (uint32_t)0x00000008
#define MM_T_FFT_CH_DATA_EN_C1_A2                (uint32_t)0x00000004
#define MM_T_FFT_CH_DATA_EN_C1_A1                (uint32_t)0x00000002
#define MM_T_FFT_CH_DATA_EN_C1_A0                (uint32_t)0x00000001
#define MM_T_FFT_CH_DATA_EN_C2_A15               (uint32_t)0x00008000
#define MM_T_FFT_CH_DATA_EN_C2_A14               (uint32_t)0x00004000
#define MM_T_FFT_CH_DATA_EN_C2_A13               (uint32_t)0x00002000
#define MM_T_FFT_CH_DATA_EN_C2_A12               (uint32_t)0x00001000
#define MM_T_FFT_CH_DATA_EN_C2_A11               (uint32_t)0x00000800
#define MM_T_FFT_CH_DATA_EN_C2_A10               (uint32_t)0x00000400
#define MM_T_FFT_CH_DATA_EN_C2_A9                (uint32_t)0x00000200
#define MM_T_FFT_CH_DATA_EN_C2_A8                (uint32_t)0x00000100
#define MM_T_FFT_CH_DATA_EN_C2_A7                (uint32_t)0x00000080
#define MM_T_FFT_CH_DATA_EN_C2_A6                (uint32_t)0x00000040
#define MM_T_FFT_CH_DATA_EN_C2_A5                (uint32_t)0x00000020
#define MM_T_FFT_CH_DATA_EN_C2_A4                (uint32_t)0x00000010
#define MM_T_FFT_CH_DATA_EN_C2_A3                (uint32_t)0x00000008
#define MM_T_FFT_CH_DATA_EN_C2_A2                (uint32_t)0x00000004
#define MM_T_FFT_CH_DATA_EN_C2_A1                (uint32_t)0x00000002
#define MM_T_FFT_CH_DATA_EN_C2_A0                (uint32_t)0x00000001
#define MM_T_FFT_AC_OFFSET_C0_offset_5_0         (uint32_t)0x0000003f
#define MM_T_FFT_AC_OFFSET_C1_offset_5_0         (uint32_t)0x0000003f
#define MM_T_FFT_AC_OFFSET_C2_offset_5_0         (uint32_t)0x0000003f
#define MM_T_FFT_WIRE_TAP_CARRIER_INDEX_index_1_0 (uint32_t)0x00000003
#define MM_T_FFT_WIRE_TAP_GAMMA_INDEX_index_1_0  (uint32_t)0x00000003
#define MM_T_FFT_S0_OFFSET_AFTER_CPREMV_offset_23_0 (uint32_t)0x00ffffff
#define MM_T_FFT_S0_OFFSET_BEFORE_GAMMA_offset_23_0 (uint32_t)0x00ffffff
#define MM_T_FFT_CPREM_WIRETAP_RELATE_wiretap_mode (uint32_t)0x00010000
#define MM_T_FFT_CPREM_WIRETAP_RELATE_ant_choose_11_8 (uint32_t)0x00000f00
#define MM_T_FFT_CPREM_WIRETAP_RELATE_start_symbol_index_7_0 (uint32_t)0x000000ff
#define MM_T_FFT_FFT_INPUT_S0_ERR_cnt_9_0        (uint32_t)0x000003ff
#define MM_T_FFT_FFT_OUTPUT_S0_ERR_cnt_9_0       (uint32_t)0x000003ff
#define MM_T_FFT_GAMMA_INPUT_S0_ERR_cnt_9_0      (uint32_t)0x000003ff
#define MM_T_FFT_WIRE_TAP_ANT_INDEX_index_3_0    (uint32_t)0x0000000f

/*** REG *********************************************************************/
#define MM_T_PRACH_BF_C0_LAY0_COEF0_0            (uint32_t)0x00001a00
#define MM_T_PRACH_BF_C0_LAY0_COEF0_1            (uint32_t)0x00001a01
#define MM_T_PRACH_BF_C0_LAY0_COEF1_0            (uint32_t)0x00001a02
#define MM_T_PRACH_BF_C0_LAY0_COEF1_1            (uint32_t)0x00001a03
#define MM_T_PRACH_BF_C0_LAY0_COEF2_0            (uint32_t)0x00001a04
#define MM_T_PRACH_BF_C0_LAY0_COEF2_1            (uint32_t)0x00001a05
#define MM_T_PRACH_BF_C0_LAY0_COEF3_0            (uint32_t)0x00001a06
#define MM_T_PRACH_BF_C0_LAY0_COEF3_1            (uint32_t)0x00001a07
#define MM_T_PRACH_BF_C0_LAY0_COEF4_0            (uint32_t)0x00001a08
#define MM_T_PRACH_BF_C0_LAY0_COEF4_1            (uint32_t)0x00001a09
#define MM_T_PRACH_BF_C0_LAY0_COEF5_0            (uint32_t)0x00001a0a
#define MM_T_PRACH_BF_C0_LAY0_COEF5_1            (uint32_t)0x00001a0b
#define MM_T_PRACH_BF_C0_LAY0_COEF6_0            (uint32_t)0x00001a0c
#define MM_T_PRACH_BF_C0_LAY0_COEF6_1            (uint32_t)0x00001a0d
#define MM_T_PRACH_BF_C0_LAY0_COEF7_0            (uint32_t)0x00001a0e
#define MM_T_PRACH_BF_C0_LAY0_COEF7_1            (uint32_t)0x00001a0f
#define MM_T_PRACH_BF_C0_LAY1_COEF0_0            (uint32_t)0x00001a10
#define MM_T_PRACH_BF_C0_LAY1_COEF0_1            (uint32_t)0x00001a11
#define MM_T_PRACH_BF_C0_LAY1_COEF1_0            (uint32_t)0x00001a12
#define MM_T_PRACH_BF_C0_LAY1_COEF1_1            (uint32_t)0x00001a13
#define MM_T_PRACH_BF_C0_LAY1_COEF2_0            (uint32_t)0x00001a14
#define MM_T_PRACH_BF_C0_LAY1_COEF2_1            (uint32_t)0x00001a15
#define MM_T_PRACH_BF_C0_LAY1_COEF3_0            (uint32_t)0x00001a16
#define MM_T_PRACH_BF_C0_LAY1_COEF3_1            (uint32_t)0x00001a17
#define MM_T_PRACH_BF_C0_LAY1_COEF4_0            (uint32_t)0x00001a18
#define MM_T_PRACH_BF_C0_LAY1_COEF4_1            (uint32_t)0x00001a19
#define MM_T_PRACH_BF_C0_LAY1_COEF5_0            (uint32_t)0x00001a1a
#define MM_T_PRACH_BF_C0_LAY1_COEF5_1            (uint32_t)0x00001a1b
#define MM_T_PRACH_BF_C0_LAY1_COEF6_0            (uint32_t)0x00001a1c
#define MM_T_PRACH_BF_C0_LAY1_COEF6_1            (uint32_t)0x00001a1d
#define MM_T_PRACH_BF_C0_LAY1_COEF7_0            (uint32_t)0x00001a1e
#define MM_T_PRACH_BF_C0_LAY1_COEF7_1            (uint32_t)0x00001a1f
#define MM_T_PRACH_BF_C1_LAY0_COEF0_0            (uint32_t)0x00001a20
#define MM_T_PRACH_BF_C1_LAY0_COEF0_1            (uint32_t)0x00001a21
#define MM_T_PRACH_BF_C1_LAY0_COEF1_0            (uint32_t)0x00001a22
#define MM_T_PRACH_BF_C1_LAY0_COEF1_1            (uint32_t)0x00001a23
#define MM_T_PRACH_BF_C1_LAY0_COEF2_0            (uint32_t)0x00001a24
#define MM_T_PRACH_BF_C1_LAY0_COEF2_1            (uint32_t)0x00001a25
#define MM_T_PRACH_BF_C1_LAY0_COEF3_0            (uint32_t)0x00001a26
#define MM_T_PRACH_BF_C1_LAY0_COEF3_1            (uint32_t)0x00001a27
#define MM_T_PRACH_BF_C1_LAY0_COEF4_0            (uint32_t)0x00001a28
#define MM_T_PRACH_BF_C1_LAY0_COEF4_1            (uint32_t)0x00001a29
#define MM_T_PRACH_BF_C1_LAY0_COEF5_0            (uint32_t)0x00001a2a
#define MM_T_PRACH_BF_C1_LAY0_COEF5_1            (uint32_t)0x00001a2b
#define MM_T_PRACH_BF_C1_LAY0_COEF6_0            (uint32_t)0x00001a2c
#define MM_T_PRACH_BF_C1_LAY0_COEF6_1            (uint32_t)0x00001a2d
#define MM_T_PRACH_BF_C1_LAY0_COEF7_0            (uint32_t)0x00001a2e
#define MM_T_PRACH_BF_C1_LAY0_COEF7_1            (uint32_t)0x00001a2f
#define MM_T_PRACH_BF_C1_LAY1_COEF0_0            (uint32_t)0x00001a30
#define MM_T_PRACH_BF_C1_LAY1_COEF0_1            (uint32_t)0x00001a31
#define MM_T_PRACH_BF_C1_LAY1_COEF1_0            (uint32_t)0x00001a32
#define MM_T_PRACH_BF_C1_LAY1_COEF1_1            (uint32_t)0x00001a33
#define MM_T_PRACH_BF_C1_LAY1_COEF2_0            (uint32_t)0x00001a34
#define MM_T_PRACH_BF_C1_LAY1_COEF2_1            (uint32_t)0x00001a35
#define MM_T_PRACH_BF_C1_LAY1_COEF3_0            (uint32_t)0x00001a36
#define MM_T_PRACH_BF_C1_LAY1_COEF3_1            (uint32_t)0x00001a37
#define MM_T_PRACH_BF_C1_LAY1_COEF4_0            (uint32_t)0x00001a38
#define MM_T_PRACH_BF_C1_LAY1_COEF4_1            (uint32_t)0x00001a39
#define MM_T_PRACH_BF_C1_LAY1_COEF5_0            (uint32_t)0x00001a3a
#define MM_T_PRACH_BF_C1_LAY1_COEF5_1            (uint32_t)0x00001a3b
#define MM_T_PRACH_BF_C1_LAY1_COEF6_0            (uint32_t)0x00001a3c
#define MM_T_PRACH_BF_C1_LAY1_COEF6_1            (uint32_t)0x00001a3d
#define MM_T_PRACH_BF_C1_LAY1_COEF7_0            (uint32_t)0x00001a3e
#define MM_T_PRACH_BF_C1_LAY1_COEF7_1            (uint32_t)0x00001a3f
#define MM_T_PRACH_BF_C2_LAY0_COEF0_0            (uint32_t)0x00001a40
#define MM_T_PRACH_BF_C2_LAY0_COEF0_1            (uint32_t)0x00001a41
#define MM_T_PRACH_BF_C2_LAY0_COEF1_0            (uint32_t)0x00001a42
#define MM_T_PRACH_BF_C2_LAY0_COEF1_1            (uint32_t)0x00001a43
#define MM_T_PRACH_BF_C2_LAY0_COEF2_0            (uint32_t)0x00001a44
#define MM_T_PRACH_BF_C2_LAY0_COEF2_1            (uint32_t)0x00001a45
#define MM_T_PRACH_BF_C2_LAY0_COEF3_0            (uint32_t)0x00001a46
#define MM_T_PRACH_BF_C2_LAY0_COEF3_1            (uint32_t)0x00001a47
#define MM_T_PRACH_BF_C2_LAY0_COEF4_0            (uint32_t)0x00001a48
#define MM_T_PRACH_BF_C2_LAY0_COEF4_1            (uint32_t)0x00001a49
#define MM_T_PRACH_BF_C2_LAY0_COEF5_0            (uint32_t)0x00001a4a
#define MM_T_PRACH_BF_C2_LAY0_COEF5_1            (uint32_t)0x00001a4b
#define MM_T_PRACH_BF_C2_LAY0_COEF6_0            (uint32_t)0x00001a4c
#define MM_T_PRACH_BF_C2_LAY0_COEF6_1            (uint32_t)0x00001a4d
#define MM_T_PRACH_BF_C2_LAY0_COEF7_0            (uint32_t)0x00001a4e
#define MM_T_PRACH_BF_C2_LAY0_COEF7_1            (uint32_t)0x00001a4f
#define MM_T_PRACH_BF_C2_LAY1_COEF0_0            (uint32_t)0x00001a50
#define MM_T_PRACH_BF_C2_LAY1_COEF0_1            (uint32_t)0x00001a51
#define MM_T_PRACH_BF_C2_LAY1_COEF1_0            (uint32_t)0x00001a52
#define MM_T_PRACH_BF_C2_LAY1_COEF1_1            (uint32_t)0x00001a53
#define MM_T_PRACH_BF_C2_LAY1_COEF2_0            (uint32_t)0x00001a54
#define MM_T_PRACH_BF_C2_LAY1_COEF2_1            (uint32_t)0x00001a55
#define MM_T_PRACH_BF_C2_LAY1_COEF3_0            (uint32_t)0x00001a56
#define MM_T_PRACH_BF_C2_LAY1_COEF3_1            (uint32_t)0x00001a57
#define MM_T_PRACH_BF_C2_LAY1_COEF4_0            (uint32_t)0x00001a58
#define MM_T_PRACH_BF_C2_LAY1_COEF4_1            (uint32_t)0x00001a59
#define MM_T_PRACH_BF_C2_LAY1_COEF5_0            (uint32_t)0x00001a5a
#define MM_T_PRACH_BF_C2_LAY1_COEF5_1            (uint32_t)0x00001a5b
#define MM_T_PRACH_BF_C2_LAY1_COEF6_0            (uint32_t)0x00001a5c
#define MM_T_PRACH_BF_C2_LAY1_COEF6_1            (uint32_t)0x00001a5d
#define MM_T_PRACH_BF_C2_LAY1_COEF7_0            (uint32_t)0x00001a5e
#define MM_T_PRACH_BF_C2_LAY1_COEF7_1            (uint32_t)0x00001a5f
#define MM_T_PRACH_BF_C0_SMG_OFFSET              (uint32_t)0x00001a60
#define MM_T_PRACH_BF_C1_SMG_OFFSET              (uint32_t)0x00001a61
#define MM_T_PRACH_BF_C2_SMG_OFFSET              (uint32_t)0x00001a62
#define MM_T_PRACH_BF_C0_FFT_WINDOW              (uint32_t)0x00001a63
#define MM_T_PRACH_BF_C1_FFT_WINDOW              (uint32_t)0x00001a64
#define MM_T_PRACH_BF_C2_FFT_WINDOW              (uint32_t)0x00001a65
#define MM_T_PRACH_BF_BOARD_TEST_ROM_DATA_CHOOSE (uint32_t)0x00001a66
#define MM_T_PRACH_BF_WIRETAP_SIGNAL_CHOOSE      (uint32_t)0x00001a67
#define MM_T_PRACH_BF_C0_AC_DELAY                (uint32_t)0x00001a68
#define MM_T_PRACH_BF_C1_AC_DELAY                (uint32_t)0x00001a69
#define MM_T_PRACH_BF_C2_AC_DELAY                (uint32_t)0x00001a6a
#define MM_T_PRACH_BF_C0_AC_COEF_ANT0            (uint32_t)0x00001a6b
#define MM_T_PRACH_BF_C0_AC_COEF_ANT1            (uint32_t)0x00001a6c
#define MM_T_PRACH_BF_C0_AC_COEF_ANT2            (uint32_t)0x00001a6d
#define MM_T_PRACH_BF_C0_AC_COEF_ANT3            (uint32_t)0x00001a6e
#define MM_T_PRACH_BF_C0_AC_COEF_ANT4            (uint32_t)0x00001a6f
#define MM_T_PRACH_BF_C0_AC_COEF_ANT5            (uint32_t)0x00001a70
#define MM_T_PRACH_BF_C0_AC_COEF_ANT6            (uint32_t)0x00001a71
#define MM_T_PRACH_BF_C0_AC_COEF_ANT7            (uint32_t)0x00001a72
#define MM_T_PRACH_BF_C0_AC_COEF_ANT8            (uint32_t)0x00001a73
#define MM_T_PRACH_BF_C0_AC_COEF_ANT9            (uint32_t)0x00001a74
#define MM_T_PRACH_BF_C0_AC_COEF_ANT10           (uint32_t)0x00001a75
#define MM_T_PRACH_BF_C0_AC_COEF_ANT11           (uint32_t)0x00001a76
#define MM_T_PRACH_BF_C0_AC_COEF_ANT12           (uint32_t)0x00001a77
#define MM_T_PRACH_BF_C0_AC_COEF_ANT13           (uint32_t)0x00001a78
#define MM_T_PRACH_BF_C0_AC_COEF_ANT14           (uint32_t)0x00001a79
#define MM_T_PRACH_BF_C0_AC_COEF_ANT15           (uint32_t)0x00001a7a
#define MM_T_PRACH_BF_C0_AC_COEF_ANT16           (uint32_t)0x00001a7b
#define MM_T_PRACH_BF_C0_AC_COEF_ANT17           (uint32_t)0x00001a7c
#define MM_T_PRACH_BF_C0_AC_COEF_ANT18           (uint32_t)0x00001a7d
#define MM_T_PRACH_BF_C0_AC_COEF_ANT19           (uint32_t)0x00001a7e
#define MM_T_PRACH_BF_C0_AC_COEF_ANT20           (uint32_t)0x00001a7f
#define MM_T_PRACH_BF_C0_AC_COEF_ANT21           (uint32_t)0x00001a80
#define MM_T_PRACH_BF_C0_AC_COEF_ANT22           (uint32_t)0x00001a81
#define MM_T_PRACH_BF_C0_AC_COEF_ANT23           (uint32_t)0x00001a82
#define MM_T_PRACH_BF_C0_AC_COEF_ANT24           (uint32_t)0x00001a83
#define MM_T_PRACH_BF_C0_AC_COEF_ANT25           (uint32_t)0x00001a84
#define MM_T_PRACH_BF_C0_AC_COEF_ANT26           (uint32_t)0x00001a85
#define MM_T_PRACH_BF_C0_AC_COEF_ANT27           (uint32_t)0x00001a86
#define MM_T_PRACH_BF_C0_AC_COEF_ANT28           (uint32_t)0x00001a87
#define MM_T_PRACH_BF_C0_AC_COEF_ANT29           (uint32_t)0x00001a88
#define MM_T_PRACH_BF_C0_AC_COEF_ANT30           (uint32_t)0x00001a89
#define MM_T_PRACH_BF_C0_AC_COEF_ANT31           (uint32_t)0x00001a8a
#define MM_T_PRACH_BF_C1_AC_COEF_ANT0            (uint32_t)0x00001a8b
#define MM_T_PRACH_BF_C1_AC_COEF_ANT1            (uint32_t)0x00001a8c
#define MM_T_PRACH_BF_C1_AC_COEF_ANT2            (uint32_t)0x00001a8d
#define MM_T_PRACH_BF_C1_AC_COEF_ANT3            (uint32_t)0x00001a8e
#define MM_T_PRACH_BF_C1_AC_COEF_ANT4            (uint32_t)0x00001a8f
#define MM_T_PRACH_BF_C1_AC_COEF_ANT5            (uint32_t)0x00001a90
#define MM_T_PRACH_BF_C1_AC_COEF_ANT6            (uint32_t)0x00001a91
#define MM_T_PRACH_BF_C1_AC_COEF_ANT7            (uint32_t)0x00001a92
#define MM_T_PRACH_BF_C1_AC_COEF_ANT8            (uint32_t)0x00001a93
#define MM_T_PRACH_BF_C1_AC_COEF_ANT9            (uint32_t)0x00001a94
#define MM_T_PRACH_BF_C1_AC_COEF_ANT10           (uint32_t)0x00001a95
#define MM_T_PRACH_BF_C1_AC_COEF_ANT11           (uint32_t)0x00001a96
#define MM_T_PRACH_BF_C1_AC_COEF_ANT12           (uint32_t)0x00001a97
#define MM_T_PRACH_BF_C1_AC_COEF_ANT13           (uint32_t)0x00001a98
#define MM_T_PRACH_BF_C1_AC_COEF_ANT14           (uint32_t)0x00001a99
#define MM_T_PRACH_BF_C1_AC_COEF_ANT15           (uint32_t)0x00001a9a
#define MM_T_PRACH_BF_C1_AC_COEF_ANT16           (uint32_t)0x00001a9b
#define MM_T_PRACH_BF_C1_AC_COEF_ANT17           (uint32_t)0x00001a9c
#define MM_T_PRACH_BF_C1_AC_COEF_ANT18           (uint32_t)0x00001a9d
#define MM_T_PRACH_BF_C1_AC_COEF_ANT19           (uint32_t)0x00001a9e
#define MM_T_PRACH_BF_C1_AC_COEF_ANT20           (uint32_t)0x00001a9f
#define MM_T_PRACH_BF_C1_AC_COEF_ANT21           (uint32_t)0x00001aa0
#define MM_T_PRACH_BF_C1_AC_COEF_ANT22           (uint32_t)0x00001aa1
#define MM_T_PRACH_BF_C1_AC_COEF_ANT23           (uint32_t)0x00001aa2
#define MM_T_PRACH_BF_C1_AC_COEF_ANT24           (uint32_t)0x00001aa3
#define MM_T_PRACH_BF_C1_AC_COEF_ANT25           (uint32_t)0x00001aa4
#define MM_T_PRACH_BF_C1_AC_COEF_ANT26           (uint32_t)0x00001aa5
#define MM_T_PRACH_BF_C1_AC_COEF_ANT27           (uint32_t)0x00001aa6
#define MM_T_PRACH_BF_C1_AC_COEF_ANT28           (uint32_t)0x00001aa7
#define MM_T_PRACH_BF_C1_AC_COEF_ANT29           (uint32_t)0x00001aa8
#define MM_T_PRACH_BF_C1_AC_COEF_ANT30           (uint32_t)0x00001aa9
#define MM_T_PRACH_BF_C1_AC_COEF_ANT31           (uint32_t)0x00001aaa
#define MM_T_PRACH_BF_C2_AC_COEF_ANT0            (uint32_t)0x00001aab
#define MM_T_PRACH_BF_C2_AC_COEF_ANT1            (uint32_t)0x00001aac
#define MM_T_PRACH_BF_C2_AC_COEF_ANT2            (uint32_t)0x00001aad
#define MM_T_PRACH_BF_C2_AC_COEF_ANT3            (uint32_t)0x00001aae
#define MM_T_PRACH_BF_C2_AC_COEF_ANT4            (uint32_t)0x00001aaf
#define MM_T_PRACH_BF_C2_AC_COEF_ANT5            (uint32_t)0x00001ab0
#define MM_T_PRACH_BF_C2_AC_COEF_ANT6            (uint32_t)0x00001ab1
#define MM_T_PRACH_BF_C2_AC_COEF_ANT7            (uint32_t)0x00001ab2
#define MM_T_PRACH_BF_C2_AC_COEF_ANT8            (uint32_t)0x00001ab3
#define MM_T_PRACH_BF_C2_AC_COEF_ANT9            (uint32_t)0x00001ab4
#define MM_T_PRACH_BF_C2_AC_COEF_ANT10           (uint32_t)0x00001ab5
#define MM_T_PRACH_BF_C2_AC_COEF_ANT11           (uint32_t)0x00001ab6
#define MM_T_PRACH_BF_C2_AC_COEF_ANT12           (uint32_t)0x00001ab7
#define MM_T_PRACH_BF_C2_AC_COEF_ANT13           (uint32_t)0x00001ab8
#define MM_T_PRACH_BF_C2_AC_COEF_ANT14           (uint32_t)0x00001ab9
#define MM_T_PRACH_BF_C2_AC_COEF_ANT15           (uint32_t)0x00001aba
#define MM_T_PRACH_BF_C2_AC_COEF_ANT16           (uint32_t)0x00001abb
#define MM_T_PRACH_BF_C2_AC_COEF_ANT17           (uint32_t)0x00001abc
#define MM_T_PRACH_BF_C2_AC_COEF_ANT18           (uint32_t)0x00001abd
#define MM_T_PRACH_BF_C2_AC_COEF_ANT19           (uint32_t)0x00001abe
#define MM_T_PRACH_BF_C2_AC_COEF_ANT20           (uint32_t)0x00001abf
#define MM_T_PRACH_BF_C2_AC_COEF_ANT21           (uint32_t)0x00001ac0
#define MM_T_PRACH_BF_C2_AC_COEF_ANT22           (uint32_t)0x00001ac1
#define MM_T_PRACH_BF_C2_AC_COEF_ANT23           (uint32_t)0x00001ac2
#define MM_T_PRACH_BF_C2_AC_COEF_ANT24           (uint32_t)0x00001ac3
#define MM_T_PRACH_BF_C2_AC_COEF_ANT25           (uint32_t)0x00001ac4
#define MM_T_PRACH_BF_C2_AC_COEF_ANT26           (uint32_t)0x00001ac5
#define MM_T_PRACH_BF_C2_AC_COEF_ANT27           (uint32_t)0x00001ac6
#define MM_T_PRACH_BF_C2_AC_COEF_ANT28           (uint32_t)0x00001ac7
#define MM_T_PRACH_BF_C2_AC_COEF_ANT29           (uint32_t)0x00001ac8
#define MM_T_PRACH_BF_C2_AC_COEF_ANT30           (uint32_t)0x00001ac9
#define MM_T_PRACH_BF_C2_AC_COEF_ANT31           (uint32_t)0x00001aca

/*** FIELD *******************************************************************/
#define MM_T_PRACH_BF_C0_LAY0_COEF0_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY0_COEF0_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY0_COEF1_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY0_COEF1_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY0_COEF2_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY0_COEF2_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY0_COEF3_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY0_COEF3_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY0_COEF4_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY0_COEF4_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY0_COEF5_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY0_COEF5_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY0_COEF6_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY0_COEF6_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY0_COEF7_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY0_COEF7_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY1_COEF0_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY1_COEF0_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY1_COEF1_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY1_COEF1_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY1_COEF2_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY1_COEF2_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY1_COEF3_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY1_COEF3_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY1_COEF4_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY1_COEF4_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY1_COEF5_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY1_COEF5_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY1_COEF6_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY1_COEF6_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY1_COEF7_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_LAY1_COEF7_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY0_COEF0_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY0_COEF0_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY0_COEF1_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY0_COEF1_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY0_COEF2_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY0_COEF2_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY0_COEF3_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY0_COEF3_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY0_COEF4_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY0_COEF4_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY0_COEF5_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY0_COEF5_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY0_COEF6_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY0_COEF6_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY0_COEF7_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY0_COEF7_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY1_COEF0_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY1_COEF0_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY1_COEF1_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY1_COEF1_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY1_COEF2_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY1_COEF2_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY1_COEF3_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY1_COEF3_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY1_COEF4_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY1_COEF4_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY1_COEF5_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY1_COEF5_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY1_COEF6_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY1_COEF6_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY1_COEF7_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C1_LAY1_COEF7_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY0_COEF0_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY0_COEF0_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY0_COEF1_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY0_COEF1_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY0_COEF2_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY0_COEF2_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY0_COEF3_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY0_COEF3_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY0_COEF4_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY0_COEF4_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY0_COEF5_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY0_COEF5_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY0_COEF6_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY0_COEF6_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY0_COEF7_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY0_COEF7_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY1_COEF0_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY1_COEF0_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY1_COEF1_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY1_COEF1_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY1_COEF2_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY1_COEF2_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY1_COEF3_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY1_COEF3_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY1_COEF4_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY1_COEF4_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY1_COEF5_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY1_COEF5_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY1_COEF6_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY1_COEF6_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY1_COEF7_0_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C2_LAY1_COEF7_1_VAL_31_0   (uint32_t)0xffffffff
#define MM_T_PRACH_BF_C0_SMG_OFFSET_VAL_19_0     (uint32_t)0x000fffff
#define MM_T_PRACH_BF_C1_SMG_OFFSET_VAL_19_0     (uint32_t)0x000fffff
#define MM_T_PRACH_BF_C2_SMG_OFFSET_VAL_19_0     (uint32_t)0x000fffff
#define MM_T_PRACH_BF_C0_FFT_WINDOW_VAL_7_0      (uint32_t)0x000000ff
#define MM_T_PRACH_BF_C1_FFT_WINDOW_VAL_7_0      (uint32_t)0x000000ff
#define MM_T_PRACH_BF_C2_FFT_WINDOW_VAL_7_0      (uint32_t)0x000000ff
#define MM_T_PRACH_BF_BOARD_TEST_ROM_DATA_CHOOSE_VAL (uint32_t)0x00000001
#define MM_T_PRACH_BF_WIRETAP_SIGNAL_CHOOSE_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_DELAY_VAL_5_0        (uint32_t)0x0000003f
#define MM_T_PRACH_BF_C1_AC_DELAY_VAL_5_0        (uint32_t)0x0000003f
#define MM_T_PRACH_BF_C2_AC_DELAY_VAL_5_0        (uint32_t)0x0000003f
#define MM_T_PRACH_BF_C0_AC_COEF_ANT0_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT0_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT1_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT1_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT2_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT2_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT3_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT3_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT4_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT4_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT5_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT5_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT6_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT6_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT7_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT7_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT8_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT8_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT9_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT9_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT10_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT10_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT11_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT11_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT12_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT12_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT13_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT13_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT14_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT14_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT15_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT15_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT16_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT16_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT17_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT17_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT18_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT18_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT19_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT19_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT20_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT20_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT21_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT21_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT22_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT22_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT23_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT23_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT24_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT24_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT25_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT25_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT26_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT26_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT27_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT27_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT28_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT28_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT29_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT29_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT30_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT30_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C0_AC_COEF_ANT31_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C0_AC_COEF_ANT31_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT0_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT0_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT1_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT1_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT2_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT2_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT3_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT3_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT4_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT4_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT5_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT5_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT6_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT6_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT7_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT7_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT8_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT8_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT9_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT9_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT10_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT10_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT11_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT11_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT12_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT12_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT13_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT13_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT14_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT14_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT15_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT15_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT16_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT16_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT17_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT17_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT18_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT18_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT19_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT19_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT20_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT20_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT21_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT21_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT22_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT22_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT23_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT23_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT24_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT24_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT25_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT25_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT26_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT26_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT27_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT27_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT28_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT28_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT29_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT29_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT30_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT30_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C1_AC_COEF_ANT31_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C1_AC_COEF_ANT31_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT0_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT0_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT1_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT1_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT2_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT2_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT3_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT3_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT4_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT4_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT5_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT5_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT6_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT6_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT7_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT7_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT8_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT8_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT9_RE_31_16   (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT9_IM_15_0    (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT10_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT10_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT11_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT11_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT12_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT12_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT13_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT13_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT14_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT14_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT15_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT15_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT16_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT16_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT17_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT17_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT18_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT18_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT19_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT19_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT20_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT20_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT21_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT21_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT22_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT22_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT23_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT23_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT24_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT24_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT25_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT25_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT26_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT26_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT27_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT27_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT28_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT28_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT29_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT29_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT30_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT30_IM_15_0   (uint32_t)0x0000ffff
#define MM_T_PRACH_BF_C2_AC_COEF_ANT31_RE_31_16  (uint32_t)0xffff0000
#define MM_T_PRACH_BF_C2_AC_COEF_ANT31_IM_15_0   (uint32_t)0x0000ffff

/*** REG *********************************************************************/
#define MM_T_AC_SEQ_WREN                         (uint32_t)0x00001b00
#define MM_T_AC_SEQ_WRADDR                       (uint32_t)0x00001b01
#define MM_T_AC_SEQ_WRDATA                       (uint32_t)0x00001b02
#define MM_T_AC_SEQ_RDEN                         (uint32_t)0x00001b03
#define MM_T_AC_SEQ_RDADDR                       (uint32_t)0x00001b04
#define MM_T_AC_SEQ_RDDATA                       (uint32_t)0x00001b05
#define MM_T_AC_WIRETAP_SIGNAL_CHOOSE            (uint32_t)0x00001b06
#define MM_T_AC_TRXM_CTL                         (uint32_t)0x00001b07
#define MM_T_AC_WINDOW_START                     (uint32_t)0x00001b08
#define MM_T_AC_WINDOW_END                       (uint32_t)0x00001b09

/*** FIELD *******************************************************************/
#define MM_T_AC_SEQ_WREN_VAL                     (uint32_t)0x00000001
#define MM_T_AC_SEQ_WRADDR_VAL_10_0              (uint32_t)0x000007ff
#define MM_T_AC_SEQ_WRDATA_VAL_31_0              (uint32_t)0xffffffff
#define MM_T_AC_SEQ_RDEN_VAL                     (uint32_t)0x00000001
#define MM_T_AC_SEQ_RDADDR_VAL_10_0              (uint32_t)0x000007ff
#define MM_T_AC_SEQ_RDDATA_VAL_31_0              (uint32_t)0xffffffff
#define MM_T_AC_WIRETAP_SIGNAL_CHOOSE_VAL_15_0   (uint32_t)0x0000ffff
#define MM_T_AC_TRXM_CTL_ac_sequence_s0_bypass   (uint32_t)0x00000002
#define MM_T_AC_TRXM_CTL_duc_data_choose_ac_bypass (uint32_t)0x00000001
#define MM_T_AC_WINDOW_START_VAL_19_0            (uint32_t)0x000fffff
#define MM_T_AC_WINDOW_END_VAL_19_0              (uint32_t)0x000fffff

/*** REG *********************************************************************/
#define MM_T_GAMMA_IRQ                           (uint32_t)0x00001d00
#define MM_T_GAMMA_IRQ_TRAP                      (uint32_t)0x00001d01
#define MM_T_GAMMA_IRQ_MASK                      (uint32_t)0x00001d02
#define MM_T_GAMMA_IRQ_FORCE                     (uint32_t)0x00001d03
#define MM_T_GAMMA_IRQ_DB                        (uint32_t)0x00001d04
#define MM_T_GAMMA_IRQ_TRIG                      (uint32_t)0x00001d05
#define MM_T_GAMMA_SYNC_CTRL                     (uint32_t)0x00001d06
#define MM_T_GAMMA_COMMA_STATUS                  (uint32_t)0x00001d07
#define MM_T_GAMMA_PHY_ERR_CLR                   (uint32_t)0x00001d08
#define MM_T_GAMMA_PHY_STATUS_0                  (uint32_t)0x00001d14
#define MM_T_GAMMA_PHY_STATUS_1                  (uint32_t)0x00001d15
#define MM_T_GAMMA_PHY_STATUS_2                  (uint32_t)0x00001d16
#define MM_T_GAMMA_PHY_STATUS_3                  (uint32_t)0x00001d17
#define MM_T_GAMMA_COMMA_ERR_DET_CNT_0           (uint32_t)0x00001d28
#define MM_T_GAMMA_COMMA_ERR_DET_CNT_1           (uint32_t)0x00001d29
#define MM_T_GAMMA_COMMA_ERR_DET_CNT_2           (uint32_t)0x00001d2a
#define MM_T_GAMMA_COMMA_ERR_DET_CNT_3           (uint32_t)0x00001d2b

/*** FIELD *******************************************************************/
#define MM_T_GAMMA_IRQ_GAMMA3_ERR                (uint32_t)0x00000008
#define MM_T_GAMMA_IRQ_GAMMA2_ERR                (uint32_t)0x00000004
#define MM_T_GAMMA_IRQ_GAMMA1_ERR                (uint32_t)0x00000002
#define MM_T_GAMMA_IRQ_GAMMA0_ERR                (uint32_t)0x00000001
#define MM_T_GAMMA_IRQ_TRAP_GAMMA3_ERR           (uint32_t)0x00000008
#define MM_T_GAMMA_IRQ_TRAP_GAMMA2_ERR           (uint32_t)0x00000004
#define MM_T_GAMMA_IRQ_TRAP_GAMMA1_ERR           (uint32_t)0x00000002
#define MM_T_GAMMA_IRQ_TRAP_GAMMA0_ERR           (uint32_t)0x00000001
#define MM_T_GAMMA_IRQ_MASK_GAMMA3_ERR           (uint32_t)0x00000008
#define MM_T_GAMMA_IRQ_MASK_GAMMA2_ERR           (uint32_t)0x00000004
#define MM_T_GAMMA_IRQ_MASK_GAMMA1_ERR           (uint32_t)0x00000002
#define MM_T_GAMMA_IRQ_MASK_GAMMA0_ERR           (uint32_t)0x00000001
#define MM_T_GAMMA_IRQ_FORCE_GAMMA3_ERR          (uint32_t)0x00000008
#define MM_T_GAMMA_IRQ_FORCE_GAMMA2_ERR          (uint32_t)0x00000004
#define MM_T_GAMMA_IRQ_FORCE_GAMMA1_ERR          (uint32_t)0x00000002
#define MM_T_GAMMA_IRQ_FORCE_GAMMA0_ERR          (uint32_t)0x00000001
#define MM_T_GAMMA_IRQ_DB_GAMMA3_ERR             (uint32_t)0x00000008
#define MM_T_GAMMA_IRQ_DB_GAMMA2_ERR             (uint32_t)0x00000004
#define MM_T_GAMMA_IRQ_DB_GAMMA1_ERR             (uint32_t)0x00000002
#define MM_T_GAMMA_IRQ_DB_GAMMA0_ERR             (uint32_t)0x00000001
#define MM_T_GAMMA_IRQ_TRIG_GAMMA3_ERR           (uint32_t)0x00000008
#define MM_T_GAMMA_IRQ_TRIG_GAMMA2_ERR           (uint32_t)0x00000004
#define MM_T_GAMMA_IRQ_TRIG_GAMMA1_ERR           (uint32_t)0x00000002
#define MM_T_GAMMA_IRQ_TRIG_GAMMA0_ERR           (uint32_t)0x00000001
#define MM_T_GAMMA_SYNC_CTRL_COMMA_EN_GAMMA3     (uint32_t)0x00000008
#define MM_T_GAMMA_SYNC_CTRL_COMMA_EN_GAMMA2     (uint32_t)0x00000004
#define MM_T_GAMMA_SYNC_CTRL_COMMA_EN_GAMMA1     (uint32_t)0x00000002
#define MM_T_GAMMA_SYNC_CTRL_COMMA_EN_GAMMA0     (uint32_t)0x00000001
#define MM_T_GAMMA_COMMA_STATUS_port3            (uint32_t)0x00000008
#define MM_T_GAMMA_COMMA_STATUS_port2            (uint32_t)0x00000004
#define MM_T_GAMMA_COMMA_STATUS_port1            (uint32_t)0x00000002
#define MM_T_GAMMA_COMMA_STATUS_port0            (uint32_t)0x00000001
#define MM_T_GAMMA_PHY_ERR_CLR_port3             (uint32_t)0x00000008
#define MM_T_GAMMA_PHY_ERR_CLR_port2             (uint32_t)0x00000004
#define MM_T_GAMMA_PHY_ERR_CLR_port1             (uint32_t)0x00000002
#define MM_T_GAMMA_PHY_ERR_CLR_port0             (uint32_t)0x00000001
#define MM_T_GAMMA_PHY_STATUS_0_RX_BIT_ERR_IRQ   (uint32_t)0x00008000
#define MM_T_GAMMA_PHY_STATUS_0_BIT_ERR_CNT_12_0 (uint32_t)0x00001fff
#define MM_T_GAMMA_PHY_STATUS_1_RX_BIT_ERR_IRQ   (uint32_t)0x00008000
#define MM_T_GAMMA_PHY_STATUS_1_BIT_ERR_CNT_12_0 (uint32_t)0x00001fff
#define MM_T_GAMMA_PHY_STATUS_2_RX_BIT_ERR_IRQ   (uint32_t)0x00008000
#define MM_T_GAMMA_PHY_STATUS_2_BIT_ERR_CNT_12_0 (uint32_t)0x00001fff
#define MM_T_GAMMA_PHY_STATUS_3_RX_BIT_ERR_IRQ   (uint32_t)0x00008000
#define MM_T_GAMMA_PHY_STATUS_3_BIT_ERR_CNT_12_0 (uint32_t)0x00001fff
#define MM_T_GAMMA_COMMA_ERR_DET_CNT_0_REG_31_0  (uint32_t)0xffffffff
#define MM_T_GAMMA_COMMA_ERR_DET_CNT_1_REG_31_0  (uint32_t)0xffffffff
#define MM_T_GAMMA_COMMA_ERR_DET_CNT_2_REG_31_0  (uint32_t)0xffffffff
#define MM_T_GAMMA_COMMA_ERR_DET_CNT_3_REG_31_0  (uint32_t)0xffffffff

/*** REG *********************************************************************/
#define MM_T_SPI_STATUS                          (uint32_t)0x00001e00
#define MM_T_SPI_STATUS_TRAP                     (uint32_t)0x00001e01
#define MM_T_SPI_STATUS_MASK                     (uint32_t)0x00001e02
#define MM_T_SPI_STATUS_FORCE                    (uint32_t)0x00001e03
#define MM_T_SPI_STATUS_DB                       (uint32_t)0x00001e04
#define MM_T_SPI_STATUS_TRIG                     (uint32_t)0x00001e05
#define MM_T_SPI_CTRL                            (uint32_t)0x00001e06
#define MM_T_SPI_LENGTH                          (uint32_t)0x00001e07
#define MM_T_SPI_CMD                             (uint32_t)0x00001e08
#define MM_T_SPI_TX                              (uint32_t)0x00001e09
#define MM_T_SPI_RX                              (uint32_t)0x00001e0a
#define MM_T_SPI_HUB_SS                          (uint32_t)0x00001e0b
#define MM_T_SPI_HUB_0                           (uint32_t)0x00001e0c
#define MM_T_SPI_HUB_1                           (uint32_t)0x00001e0d
#define MM_T_SPI_HUB_2                           (uint32_t)0x00001e0e
#define MM_T_SPI_HUB_3                           (uint32_t)0x00001e0f
#define MM_T_SPI_HUB_4                           (uint32_t)0x00001e10
#define MM_T_SPI_HUB_5                           (uint32_t)0x00001e11
#define MM_T_SPI_HUB_6                           (uint32_t)0x00001e12
#define MM_T_SPI_HUB_7                           (uint32_t)0x00001e13
#define MM_T_SPI_HUB_8                           (uint32_t)0x00001e14
#define MM_T_SPI_HUB_9                           (uint32_t)0x00001e15
#define MM_T_SPI_HUB_10                          (uint32_t)0x00001e16

/*** FIELD *******************************************************************/
#define MM_T_SPI_STATUS_ACT                      (uint32_t)0x00000080
#define MM_T_SPI_STATUS_RX_OR                    (uint32_t)0x00000040
#define MM_T_SPI_STATUS_RX_AVAIL                 (uint32_t)0x00000020
#define MM_T_SPI_STATUS_RX_FULL                  (uint32_t)0x00000010
#define MM_T_SPI_STATUS_TX_UR                    (uint32_t)0x00000008
#define MM_T_SPI_STATUS_TX_FULL                  (uint32_t)0x00000004
#define MM_T_SPI_STATUS_TX_EMPTY                 (uint32_t)0x00000002
#define MM_T_SPI_STATUS_DONE                     (uint32_t)0x00000001
#define MM_T_SPI_STATUS_TRAP_ACT                 (uint32_t)0x00000080
#define MM_T_SPI_STATUS_TRAP_RX_OR               (uint32_t)0x00000040
#define MM_T_SPI_STATUS_TRAP_RX_AVAIL            (uint32_t)0x00000020
#define MM_T_SPI_STATUS_TRAP_RX_FULL             (uint32_t)0x00000010
#define MM_T_SPI_STATUS_TRAP_TX_UR               (uint32_t)0x00000008
#define MM_T_SPI_STATUS_TRAP_TX_FULL             (uint32_t)0x00000004
#define MM_T_SPI_STATUS_TRAP_TX_EMPTY            (uint32_t)0x00000002
#define MM_T_SPI_STATUS_TRAP_DONE                (uint32_t)0x00000001
#define MM_T_SPI_STATUS_MASK_ACT                 (uint32_t)0x00000080
#define MM_T_SPI_STATUS_MASK_RX_OR               (uint32_t)0x00000040
#define MM_T_SPI_STATUS_MASK_RX_AVAIL            (uint32_t)0x00000020
#define MM_T_SPI_STATUS_MASK_RX_FULL             (uint32_t)0x00000010
#define MM_T_SPI_STATUS_MASK_TX_UR               (uint32_t)0x00000008
#define MM_T_SPI_STATUS_MASK_TX_FULL             (uint32_t)0x00000004
#define MM_T_SPI_STATUS_MASK_TX_EMPTY            (uint32_t)0x00000002
#define MM_T_SPI_STATUS_MASK_DONE                (uint32_t)0x00000001
#define MM_T_SPI_STATUS_FORCE_ACT                (uint32_t)0x00000080
#define MM_T_SPI_STATUS_FORCE_RX_OR              (uint32_t)0x00000040
#define MM_T_SPI_STATUS_FORCE_RX_AVAIL           (uint32_t)0x00000020
#define MM_T_SPI_STATUS_FORCE_RX_FULL            (uint32_t)0x00000010
#define MM_T_SPI_STATUS_FORCE_TX_UR              (uint32_t)0x00000008
#define MM_T_SPI_STATUS_FORCE_TX_FULL            (uint32_t)0x00000004
#define MM_T_SPI_STATUS_FORCE_TX_EMPTY           (uint32_t)0x00000002
#define MM_T_SPI_STATUS_FORCE_DONE               (uint32_t)0x00000001
#define MM_T_SPI_STATUS_DB_ACT                   (uint32_t)0x00000080
#define MM_T_SPI_STATUS_DB_RX_OR                 (uint32_t)0x00000040
#define MM_T_SPI_STATUS_DB_RX_AVAIL              (uint32_t)0x00000020
#define MM_T_SPI_STATUS_DB_RX_FULL               (uint32_t)0x00000010
#define MM_T_SPI_STATUS_DB_TX_UR                 (uint32_t)0x00000008
#define MM_T_SPI_STATUS_DB_TX_FULL               (uint32_t)0x00000004
#define MM_T_SPI_STATUS_DB_TX_EMPTY              (uint32_t)0x00000002
#define MM_T_SPI_STATUS_DB_DONE                  (uint32_t)0x00000001
#define MM_T_SPI_STATUS_TRIG_ACT                 (uint32_t)0x00000080
#define MM_T_SPI_STATUS_TRIG_RX_OR               (uint32_t)0x00000040
#define MM_T_SPI_STATUS_TRIG_RX_AVAIL            (uint32_t)0x00000020
#define MM_T_SPI_STATUS_TRIG_RX_FULL             (uint32_t)0x00000010
#define MM_T_SPI_STATUS_TRIG_TX_UR               (uint32_t)0x00000008
#define MM_T_SPI_STATUS_TRIG_TX_FULL             (uint32_t)0x00000004
#define MM_T_SPI_STATUS_TRIG_TX_EMPTY            (uint32_t)0x00000002
#define MM_T_SPI_STATUS_TRIG_DONE                (uint32_t)0x00000001
#define MM_T_SPI_CTRL_RATE_29_16                 (uint32_t)0x3fff0000
#define MM_T_SPI_CTRL_CLK_IDLE                   (uint32_t)0x00001000
#define MM_T_SPI_CTRL_SS                         (uint32_t)0x00000200
#define MM_T_SPI_CTRL_SS_BIDIR                   (uint32_t)0x00000100
#define MM_T_SPI_CTRL_SS_MODE                    (uint32_t)0x00000080
#define MM_T_SPI_CTRL_EN                         (uint32_t)0x00000020
#define MM_T_SPI_CTRL_LSBFE                      (uint32_t)0x00000010
#define MM_T_SPI_CTRL_CPHA                       (uint32_t)0x00000008
#define MM_T_SPI_CTRL_CPOL                       (uint32_t)0x00000004
#define MM_T_SPI_CTRL_MODE_1_0                   (uint32_t)0x00000003
#define MM_T_SPI_LENGTH_DIR_23_16                (uint32_t)0x00ff0000
#define MM_T_SPI_LENGTH_VAL_7_0                  (uint32_t)0x000000ff
#define MM_T_SPI_CMD_RESET_CMD                   (uint32_t)0x00000002
#define MM_T_SPI_CMD_STRB_CMD                    (uint32_t)0x00000001
#define MM_T_SPI_TX_DATA_31_0                    (uint32_t)0xffffffff
#define MM_T_SPI_RX_DATA_31_0                    (uint32_t)0xffffffff
#define MM_T_SPI_HUB_SS_EN_5_0                   (uint32_t)0x0000003f
#define MM_T_SPI_HUB_0_PORT_8_4                  (uint32_t)0x000001f0
#define MM_T_SPI_HUB_0_FOUR_W                    (uint32_t)0x00000004
#define MM_T_SPI_HUB_0_CLK_INV                   (uint32_t)0x00000002
#define MM_T_SPI_HUB_0_SS_HIGH                   (uint32_t)0x00000001
#define MM_T_SPI_HUB_1_PORT_8_4                  (uint32_t)0x000001f0
#define MM_T_SPI_HUB_1_FOUR_W                    (uint32_t)0x00000004
#define MM_T_SPI_HUB_1_CLK_INV                   (uint32_t)0x00000002
#define MM_T_SPI_HUB_1_SS_HIGH                   (uint32_t)0x00000001
#define MM_T_SPI_HUB_2_PORT_8_4                  (uint32_t)0x000001f0
#define MM_T_SPI_HUB_2_FOUR_W                    (uint32_t)0x00000004
#define MM_T_SPI_HUB_2_CLK_INV                   (uint32_t)0x00000002
#define MM_T_SPI_HUB_2_SS_HIGH                   (uint32_t)0x00000001
#define MM_T_SPI_HUB_3_PORT_8_4                  (uint32_t)0x000001f0
#define MM_T_SPI_HUB_3_FOUR_W                    (uint32_t)0x00000004
#define MM_T_SPI_HUB_3_CLK_INV                   (uint32_t)0x00000002
#define MM_T_SPI_HUB_3_SS_HIGH                   (uint32_t)0x00000001
#define MM_T_SPI_HUB_4_PORT_8_4                  (uint32_t)0x000001f0
#define MM_T_SPI_HUB_4_FOUR_W                    (uint32_t)0x00000004
#define MM_T_SPI_HUB_4_CLK_INV                   (uint32_t)0x00000002
#define MM_T_SPI_HUB_4_SS_HIGH                   (uint32_t)0x00000001
#define MM_T_SPI_HUB_5_PORT_8_4                  (uint32_t)0x000001f0
#define MM_T_SPI_HUB_5_FOUR_W                    (uint32_t)0x00000004
#define MM_T_SPI_HUB_5_CLK_INV                   (uint32_t)0x00000002
#define MM_T_SPI_HUB_5_SS_HIGH                   (uint32_t)0x00000001
#define MM_T_SPI_HUB_6_PORT_8_4                  (uint32_t)0x000001f0
#define MM_T_SPI_HUB_6_FOUR_W                    (uint32_t)0x00000004
#define MM_T_SPI_HUB_6_CLK_INV                   (uint32_t)0x00000002
#define MM_T_SPI_HUB_6_SS_HIGH                   (uint32_t)0x00000001
#define MM_T_SPI_HUB_7_PORT_8_4                  (uint32_t)0x000001f0
#define MM_T_SPI_HUB_7_FOUR_W                    (uint32_t)0x00000004
#define MM_T_SPI_HUB_7_CLK_INV                   (uint32_t)0x00000002
#define MM_T_SPI_HUB_7_SS_HIGH                   (uint32_t)0x00000001
#define MM_T_SPI_HUB_8_PORT_8_4                  (uint32_t)0x000001f0
#define MM_T_SPI_HUB_8_FOUR_W                    (uint32_t)0x00000004
#define MM_T_SPI_HUB_8_CLK_INV                   (uint32_t)0x00000002
#define MM_T_SPI_HUB_8_SS_HIGH                   (uint32_t)0x00000001
#define MM_T_SPI_HUB_9_PORT_8_4                  (uint32_t)0x000001f0
#define MM_T_SPI_HUB_9_FOUR_W                    (uint32_t)0x00000004
#define MM_T_SPI_HUB_9_CLK_INV                   (uint32_t)0x00000002
#define MM_T_SPI_HUB_9_SS_HIGH                   (uint32_t)0x00000001
#define MM_T_SPI_HUB_10_PORT_8_4                 (uint32_t)0x000001f0
#define MM_T_SPI_HUB_10_FOUR_W                   (uint32_t)0x00000004
#define MM_T_SPI_HUB_10_CLK_INV                  (uint32_t)0x00000002
#define MM_T_SPI_HUB_10_SS_HIGH                  (uint32_t)0x00000001

/*** REG *********************************************************************/
#define MM_T_CPRI0_STATUS                        (uint32_t)0x00002000
#define MM_T_CPRI0_STATUS_TRAP                   (uint32_t)0x00002001
#define MM_T_CPRI0_STATUS_MASK                   (uint32_t)0x00002002
#define MM_T_CPRI0_STATUS_FORCE                  (uint32_t)0x00002003
#define MM_T_CPRI0_STATUS_DB                     (uint32_t)0x00002004
#define MM_T_CPRI0_STATUS_TRIG                   (uint32_t)0x00002005
#define MM_T_CPRI0_CTRL                          (uint32_t)0x00002006
#define MM_T_CPRI0_DEL_CTRL                      (uint32_t)0x00002007
#define MM_T_CPRI0_TST_CTRL                      (uint32_t)0x00002008
#define MM_T_CPRI0_PORT_CTRL                     (uint32_t)0x00002009
#define MM_T_CPRI0_CMD                           (uint32_t)0x0000200a
#define MM_T_CPRI0_MON                           (uint32_t)0x0000200b
#define MM_T_CPRI0_MON_PORT                      (uint32_t)0x0000200c
#define MM_T_CPRI0_MON_ERR                       (uint32_t)0x0000200d
#define MM_T_CPRI0_MON_BFN                       (uint32_t)0x0000200e
#define MM_T_CPRI0_MON_DEL                       (uint32_t)0x0000200f
#define MM_T_CPRI0_DELAY                         (uint32_t)0x00002010
#define MM_T_CPRI0_DEBUG                         (uint32_t)0x00002011
#define MM_T_CPRI0_MON2                          (uint32_t)0x00002012
#define MM_T_CPRI0_SCRAMBLING                    (uint32_t)0x00002013
#define MM_T_CPRI0_STATUS2                       (uint32_t)0x00002014
#define MM_T_CPRI0_STATUS2_TRAP                  (uint32_t)0x00002015
#define MM_T_CPRI0_STATUS2_MASK                  (uint32_t)0x00002016
#define MM_T_CPRI0_STATUS2_FORCE                 (uint32_t)0x00002017
#define MM_T_CPRI0_STATUS2_DB                    (uint32_t)0x00002018
#define MM_T_CPRI0_STATUS2_TRIG                  (uint32_t)0x00002019
#define MM_T_CPRI_REUSE_VER                      (uint32_t)0x00002029
#define MM_T_CPRI_RFS_DEL                        (uint32_t)0x0000202a
#define MM_T_CPRI0_ECP_ADDR1                     (uint32_t)0x0000202b
#define MM_T_CPRI_DEL_CONST                      (uint32_t)0x0000202e
#define MM_T_CPRI_DEL_CONST2                     (uint32_t)0x0000202f
#define MM_T_CPRI_DEL_CONST3                     (uint32_t)0x00002030
#define MM_T_CPRI0_CTRL2                         (uint32_t)0x00002038

/*** FIELD *******************************************************************/
#define MM_T_CPRI0_STATUS_HFN_SYNC               (uint32_t)0x80000000
#define MM_T_CPRI0_STATUS_NO_HFN_SYNC            (uint32_t)0x40000000
#define MM_T_CPRI0_STATUS_ENTERING_OPERATION     (uint32_t)0x20000000
#define MM_T_CPRI0_STATUS_NOT_IN_OPERATION       (uint32_t)0x10000000
#define MM_T_CPRI0_STATUS_STATUS2                (uint32_t)0x08000000
#define MM_T_CPRI0_STATUS_BIT_ERR_IRQ            (uint32_t)0x04000000
#define MM_T_CPRI0_STATUS_DELAY_CNT_IRQ          (uint32_t)0x02000000
#define MM_T_CPRI0_STATUS_LINK_ERR_24_16         (uint32_t)0x01ff0000
#define MM_T_CPRI0_STATUS_CW_ERROR_15_0          (uint32_t)0x0000ffff
#define MM_T_CPRI0_STATUS_TRAP_HFN_SYNC          (uint32_t)0x80000000
#define MM_T_CPRI0_STATUS_TRAP_NO_HFN_SYNC       (uint32_t)0x40000000
#define MM_T_CPRI0_STATUS_TRAP_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_T_CPRI0_STATUS_TRAP_NOT_IN_OPERATION  (uint32_t)0x10000000
#define MM_T_CPRI0_STATUS_TRAP_STATUS2           (uint32_t)0x08000000
#define MM_T_CPRI0_STATUS_TRAP_BIT_ERR_IRQ       (uint32_t)0x04000000
#define MM_T_CPRI0_STATUS_TRAP_DELAY_CNT_IRQ     (uint32_t)0x02000000
#define MM_T_CPRI0_STATUS_TRAP_LINK_ERR_24_16    (uint32_t)0x01ff0000
#define MM_T_CPRI0_STATUS_TRAP_CW_ERROR_15_0     (uint32_t)0x0000ffff
#define MM_T_CPRI0_STATUS_MASK_HFN_SYNC          (uint32_t)0x80000000
#define MM_T_CPRI0_STATUS_MASK_NO_HFN_SYNC       (uint32_t)0x40000000
#define MM_T_CPRI0_STATUS_MASK_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_T_CPRI0_STATUS_MASK_NOT_IN_OPERATION  (uint32_t)0x10000000
#define MM_T_CPRI0_STATUS_MASK_STATUS2           (uint32_t)0x08000000
#define MM_T_CPRI0_STATUS_MASK_BIT_ERR_IRQ       (uint32_t)0x04000000
#define MM_T_CPRI0_STATUS_MASK_DELAY_CNT_IRQ     (uint32_t)0x02000000
#define MM_T_CPRI0_STATUS_MASK_LINK_ERR_24_16    (uint32_t)0x01ff0000
#define MM_T_CPRI0_STATUS_MASK_CW_ERROR_15_0     (uint32_t)0x0000ffff
#define MM_T_CPRI0_STATUS_FORCE_HFN_SYNC         (uint32_t)0x80000000
#define MM_T_CPRI0_STATUS_FORCE_NO_HFN_SYNC      (uint32_t)0x40000000
#define MM_T_CPRI0_STATUS_FORCE_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_T_CPRI0_STATUS_FORCE_NOT_IN_OPERATION (uint32_t)0x10000000
#define MM_T_CPRI0_STATUS_FORCE_STATUS2          (uint32_t)0x08000000
#define MM_T_CPRI0_STATUS_FORCE_BIT_ERR_IRQ      (uint32_t)0x04000000
#define MM_T_CPRI0_STATUS_FORCE_DELAY_CNT_IRQ    (uint32_t)0x02000000
#define MM_T_CPRI0_STATUS_FORCE_LINK_ERR_24_16   (uint32_t)0x01ff0000
#define MM_T_CPRI0_STATUS_FORCE_CW_ERROR_15_0    (uint32_t)0x0000ffff
#define MM_T_CPRI0_STATUS_DB_HFN_SYNC            (uint32_t)0x80000000
#define MM_T_CPRI0_STATUS_DB_NO_HFN_SYNC         (uint32_t)0x40000000
#define MM_T_CPRI0_STATUS_DB_ENTERING_OPERATION  (uint32_t)0x20000000
#define MM_T_CPRI0_STATUS_DB_NOT_IN_OPERATION    (uint32_t)0x10000000
#define MM_T_CPRI0_STATUS_DB_STATUS2             (uint32_t)0x08000000
#define MM_T_CPRI0_STATUS_DB_BIT_ERR_IRQ         (uint32_t)0x04000000
#define MM_T_CPRI0_STATUS_DB_DELAY_CNT_IRQ       (uint32_t)0x02000000
#define MM_T_CPRI0_STATUS_DB_LINK_ERR_24_16      (uint32_t)0x01ff0000
#define MM_T_CPRI0_STATUS_DB_CW_ERROR_15_0       (uint32_t)0x0000ffff
#define MM_T_CPRI0_STATUS_TRIG_HFN_SYNC          (uint32_t)0x80000000
#define MM_T_CPRI0_STATUS_TRIG_NO_HFN_SYNC       (uint32_t)0x40000000
#define MM_T_CPRI0_STATUS_TRIG_ENTERING_OPERATION (uint32_t)0x20000000
#define MM_T_CPRI0_STATUS_TRIG_NOT_IN_OPERATION  (uint32_t)0x10000000
#define MM_T_CPRI0_STATUS_TRIG_STATUS2           (uint32_t)0x08000000
#define MM_T_CPRI0_STATUS_TRIG_BIT_ERR_IRQ       (uint32_t)0x04000000
#define MM_T_CPRI0_STATUS_TRIG_DELAY_CNT_IRQ     (uint32_t)0x02000000
#define MM_T_CPRI0_STATUS_TRIG_LINK_ERR_24_16    (uint32_t)0x01ff0000
#define MM_T_CPRI0_STATUS_TRIG_CW_ERROR_15_0     (uint32_t)0x0000ffff
#define MM_T_CPRI0_CTRL_VERSION_31_30            (uint32_t)0xc0000000
#define MM_T_CPRI0_CTRL_SYNC_SOURCE_29_28        (uint32_t)0x30000000
#define MM_T_CPRI0_CTRL_HDLC_EN                  (uint32_t)0x08000000
#define MM_T_CPRI0_CTRL_LINE_RATE_25_24          (uint32_t)0x03000000
#define MM_T_CPRI0_CTRL_REVISION_23_16           (uint32_t)0x00ff0000
#define MM_T_CPRI0_CTRL_PRO_HANDLING             (uint32_t)0x00008000
#define MM_T_CPRI0_CTRL_CASCADE_SYNC_14_8        (uint32_t)0x00007f00
#define MM_T_CPRI0_CTRL_MAX_LINE_RATE_7_5        (uint32_t)0x000000e0
#define MM_T_CPRI0_CTRL_MODE_4_2                 (uint32_t)0x0000001c
#define MM_T_CPRI0_CTRL_LINK_EN_1_0              (uint32_t)0x00000003
#define MM_T_CPRI0_DEL_CTRL_JB_DEPTH             (uint32_t)0x00000100
#define MM_T_CPRI0_DEL_CTRL_DEL_CNT_THD_7_0      (uint32_t)0x000000ff
#define MM_T_CPRI0_TST_CTRL_L1_RES               (uint32_t)0x10000000
#define MM_T_CPRI0_TST_CTRL_PARITY_MODE          (uint32_t)0x01000000
#define MM_T_CPRI0_TST_CTRL_SERVICE_23_20        (uint32_t)0x00f00000
#define MM_T_CPRI0_TST_CTRL_CW_HANDLING_18_12    (uint32_t)0x0007f000
#define MM_T_CPRI0_TST_CTRL_LOOP_ENABLE          (uint32_t)0x00000100
#define MM_T_CPRI0_TST_CTRL_FEL_EN               (uint32_t)0x00000010
#define MM_T_CPRI0_TST_CTRL_REC_MODE             (uint32_t)0x00000001
#define MM_T_CPRI0_PORT_CTRL_EL_SFP_N            (uint32_t)0x00000008
#define MM_T_CPRI0_PORT_CTRL_SFP_RATE_SEL        (uint32_t)0x00000002
#define MM_T_CPRI0_PORT_CTRL_SFP_POWER_EN        (uint32_t)0x00000001
#define MM_T_CPRI0_CMD_CL_DEBUG_TRACE            (uint32_t)0x00000100
#define MM_T_CPRI0_CMD_CL_DEL_CNT                (uint32_t)0x00000010
#define MM_T_CPRI0_CMD_CL_BIT_ERR_CNT            (uint32_t)0x00000001
#define MM_T_CPRI0_MON_INBAND_SIG_31_27          (uint32_t)0xf8000000
#define MM_T_CPRI0_MON_LINK_STATUS_26_24         (uint32_t)0x07000000
#define MM_T_CPRI0_MON_FA_STATUS_22_20           (uint32_t)0x00700000
#define MM_T_CPRI0_MON_MAX_LINE_RATE_19_17       (uint32_t)0x000e0000
#define MM_T_CPRI0_MON_CASCADE_SYNC_16_8         (uint32_t)0x0001ff00
#define MM_T_CPRI0_MON_REVISION_7_0              (uint32_t)0x000000ff
#define MM_T_CPRI0_MON_PORT_SFP_POW_FAULT        (uint32_t)0x00000100
#define MM_T_CPRI0_MON_PORT_SFP_DISABLE          (uint32_t)0x00000008
#define MM_T_CPRI0_MON_PORT_SFP_TX_FAULT         (uint32_t)0x00000004
#define MM_T_CPRI0_MON_PORT_SFP_CONNECT          (uint32_t)0x00000002
#define MM_T_CPRI0_MON_PORT_SFP_LOS              (uint32_t)0x00000001
#define MM_T_CPRI0_MON_ERR_PARITY_ERR            (uint32_t)0x00010000
#define MM_T_CPRI0_MON_ERR_BIT_ERR_CNT_12_0      (uint32_t)0x00001fff
#define MM_T_CPRI0_MON_BFN_TX_BFN_27_16          (uint32_t)0x0fff0000
#define MM_T_CPRI0_MON_BFN_RX_BFN_11_0           (uint32_t)0x00000fff
#define MM_T_CPRI0_MON_DEL_INFO_19_0             (uint32_t)0x000fffff
#define MM_T_CPRI0_DELAY_JB_DELAY_CNT_15_0       (uint32_t)0x0000ffff
#define MM_T_CPRI0_DEBUG_TRACE_19_0              (uint32_t)0x000fffff
#define MM_T_CPRI0_MON2_HDLC_BIT_RATE_26_24      (uint32_t)0x07000000
#define MM_T_CPRI0_MON2_ETH_POINTER_P_21_16      (uint32_t)0x003f0000
#define MM_T_CPRI0_MON2_VERSION_11_4             (uint32_t)0x00000ff0
#define MM_T_CPRI0_MON2_MODE_1_0                 (uint32_t)0x00000003
#define MM_T_CPRI0_SCRAMBLING_SEED_30_0          (uint32_t)0x7fffffff
#define MM_T_CPRI0_STATUS2_CLK_SRC_CHANGE        (uint32_t)0x00200000
#define MM_T_CPRI0_STATUS2_L1_RESET              (uint32_t)0x00100000
#define MM_T_CPRI0_STATUS2_JB_OUF_ERR            (uint32_t)0x00010000
#define MM_T_CPRI0_STATUS2_ECP_ESCAPE_CHAR_ERR   (uint32_t)0x00001000
#define MM_T_CPRI0_STATUS2_TX_IQ_FS_ERR          (uint32_t)0x00000100
#define MM_T_CPRI0_STATUS2_HDLC_SERVICE_UNAVAIL  (uint32_t)0x00000008
#define MM_T_CPRI0_STATUS2_ECP_SERVICE_UNAVAIL   (uint32_t)0x00000004
#define MM_T_CPRI0_STATUS2_IQC_SERVICE_UNAVAIL   (uint32_t)0x00000002
#define MM_T_CPRI0_STATUS2_IQ_SERVICE_UNAVAIL    (uint32_t)0x00000001
#define MM_T_CPRI0_STATUS2_TRAP_CLK_SRC_CHANGE   (uint32_t)0x00200000
#define MM_T_CPRI0_STATUS2_TRAP_L1_RESET         (uint32_t)0x00100000
#define MM_T_CPRI0_STATUS2_TRAP_JB_OUF_ERR       (uint32_t)0x00010000
#define MM_T_CPRI0_STATUS2_TRAP_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_T_CPRI0_STATUS2_TRAP_TX_IQ_FS_ERR     (uint32_t)0x00000100
#define MM_T_CPRI0_STATUS2_TRAP_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_T_CPRI0_STATUS2_TRAP_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_T_CPRI0_STATUS2_TRAP_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_T_CPRI0_STATUS2_TRAP_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_T_CPRI0_STATUS2_MASK_CLK_SRC_CHANGE   (uint32_t)0x00200000
#define MM_T_CPRI0_STATUS2_MASK_L1_RESET         (uint32_t)0x00100000
#define MM_T_CPRI0_STATUS2_MASK_JB_OUF_ERR       (uint32_t)0x00010000
#define MM_T_CPRI0_STATUS2_MASK_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_T_CPRI0_STATUS2_MASK_TX_IQ_FS_ERR     (uint32_t)0x00000100
#define MM_T_CPRI0_STATUS2_MASK_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_T_CPRI0_STATUS2_MASK_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_T_CPRI0_STATUS2_MASK_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_T_CPRI0_STATUS2_MASK_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_T_CPRI0_STATUS2_FORCE_CLK_SRC_CHANGE  (uint32_t)0x00200000
#define MM_T_CPRI0_STATUS2_FORCE_L1_RESET        (uint32_t)0x00100000
#define MM_T_CPRI0_STATUS2_FORCE_JB_OUF_ERR      (uint32_t)0x00010000
#define MM_T_CPRI0_STATUS2_FORCE_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_T_CPRI0_STATUS2_FORCE_TX_IQ_FS_ERR    (uint32_t)0x00000100
#define MM_T_CPRI0_STATUS2_FORCE_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_T_CPRI0_STATUS2_FORCE_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_T_CPRI0_STATUS2_FORCE_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_T_CPRI0_STATUS2_FORCE_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_T_CPRI0_STATUS2_DB_CLK_SRC_CHANGE     (uint32_t)0x00200000
#define MM_T_CPRI0_STATUS2_DB_L1_RESET           (uint32_t)0x00100000
#define MM_T_CPRI0_STATUS2_DB_JB_OUF_ERR         (uint32_t)0x00010000
#define MM_T_CPRI0_STATUS2_DB_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_T_CPRI0_STATUS2_DB_TX_IQ_FS_ERR       (uint32_t)0x00000100
#define MM_T_CPRI0_STATUS2_DB_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_T_CPRI0_STATUS2_DB_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_T_CPRI0_STATUS2_DB_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_T_CPRI0_STATUS2_DB_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_T_CPRI0_STATUS2_TRIG_CLK_SRC_CHANGE   (uint32_t)0x00200000
#define MM_T_CPRI0_STATUS2_TRIG_L1_RESET         (uint32_t)0x00100000
#define MM_T_CPRI0_STATUS2_TRIG_JB_OUF_ERR       (uint32_t)0x00010000
#define MM_T_CPRI0_STATUS2_TRIG_ECP_ESCAPE_CHAR_ERR (uint32_t)0x00001000
#define MM_T_CPRI0_STATUS2_TRIG_TX_IQ_FS_ERR     (uint32_t)0x00000100
#define MM_T_CPRI0_STATUS2_TRIG_HDLC_SERVICE_UNAVAIL (uint32_t)0x00000008
#define MM_T_CPRI0_STATUS2_TRIG_ECP_SERVICE_UNAVAIL (uint32_t)0x00000004
#define MM_T_CPRI0_STATUS2_TRIG_IQC_SERVICE_UNAVAIL (uint32_t)0x00000002
#define MM_T_CPRI0_STATUS2_TRIG_IQ_SERVICE_UNAVAIL (uint32_t)0x00000001
#define MM_T_CPRI_REUSE_VER_CPRI0_7_0            (uint32_t)0x000000ff
#define MM_T_CPRI_RFS_DEL_VAL_2_0                (uint32_t)0x00000007
#define MM_T_CPRI0_ECP_ADDR1_VAL_5_0             (uint32_t)0x0000003f
#define MM_T_CPRI_DEL_CONST_INT_LOOP_29_24       (uint32_t)0x3f000000
#define MM_T_CPRI_DEL_CONST_CASC_21_16           (uint32_t)0x003f0000
#define MM_T_CPRI_DEL_CONST_TX_11_8              (uint32_t)0x00000f00
#define MM_T_CPRI_DEL_CONST2_RX_2_5_31_16        (uint32_t)0xffff0000
#define MM_T_CPRI_DEL_CONST2_RX_4_9_15_0         (uint32_t)0x0000ffff
#define MM_T_CPRI_DEL_CONST3_RX_9_8_31_16        (uint32_t)0xffff0000
#define MM_T_CPRI_DEL_CONST3_RFS_15_0            (uint32_t)0x0000ffff
#define MM_T_CPRI0_CTRL2_VENDOR_IF_EN            (uint32_t)0x00000100
#define MM_T_CPRI0_CTRL2_SLOW_CM_IF_EN           (uint32_t)0x00000008
#define MM_T_CPRI0_CTRL2_SLOW_CM_BIT_RATE_2_0    (uint32_t)0x00000007

/*** REG *********************************************************************/
#define MM_T_CFR_VERSION                         (uint32_t)0x00002100
#define MM_T_CFR_ANT_COE_F_0                     (uint32_t)0x00002101
#define MM_T_CFR_ANT_COE_F_1                     (uint32_t)0x00002111
#define MM_T_CFR_ANT_COE_S_0                     (uint32_t)0x00002102
#define MM_T_CFR_ANT_COE_S_1                     (uint32_t)0x00002112
#define MM_T_CFR_ANT_THR_F_0                     (uint32_t)0x00002103
#define MM_T_CFR_ANT_THR_F_1                     (uint32_t)0x00002113
#define MM_T_CFR_ANT_THR_S_0                     (uint32_t)0x00002104
#define MM_T_CFR_ANT_THR_S_1                     (uint32_t)0x00002114
#define MM_T_CFR_ANT_THR_H_F_0                   (uint32_t)0x00002105
#define MM_T_CFR_ANT_THR_H_F_1                   (uint32_t)0x00002115
#define MM_T_CFR_ANT_THR_H_S_0                   (uint32_t)0x00002106
#define MM_T_CFR_ANT_THR_H_S_1                   (uint32_t)0x00002116
#define MM_T_CFR_ANT_GAP_F_0                     (uint32_t)0x00002107
#define MM_T_CFR_ANT_GAP_F_1                     (uint32_t)0x00002117
#define MM_T_CFR_ANT_GAP_S_0                     (uint32_t)0x00002108
#define MM_T_CFR_ANT_GAP_S_1                     (uint32_t)0x00002118
#define MM_T_CFR_ANT_SPACE_F_0                   (uint32_t)0x00002109
#define MM_T_CFR_ANT_SPACE_F_1                   (uint32_t)0x00002119
#define MM_T_CFR_ANT_SPACE_S_0                   (uint32_t)0x0000210a
#define MM_T_CFR_ANT_SPACE_S_1                   (uint32_t)0x0000211a
#define MM_T_CFR_ANT_PKL_THRESHOLD_0             (uint32_t)0x0000210b
#define MM_T_CFR_ANT_PKL_THRESHOLD_1             (uint32_t)0x0000211b
#define MM_T_CFR_ANT_SR_LIMIT_P_0                (uint32_t)0x0000210c
#define MM_T_CFR_ANT_SR_LIMIT_P_1                (uint32_t)0x0000211c
#define MM_T_CFR_ANT_SR_LIMIT_N_0                (uint32_t)0x0000210d
#define MM_T_CFR_ANT_SR_LIMIT_N_1                (uint32_t)0x0000211d
#define MM_T_CFR_DEBUG                           (uint32_t)0x000021ff

/*** FIELD *******************************************************************/
#define MM_T_CFR_VERSION_CFR_VERSION_31_0        (uint32_t)0xffffffff
#define MM_T_CFR_ANT_COE_F_0_RAM1_INTERNAL_ADDRESS_31_16 (uint32_t)0xffff0000
#define MM_T_CFR_ANT_COE_F_0_RAM1_COEFFICIENTS_15_0 (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_COE_F_1_RAM1_INTERNAL_ADDRESS_31_16 (uint32_t)0xffff0000
#define MM_T_CFR_ANT_COE_F_1_RAM1_COEFFICIENTS_15_0 (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_COE_S_0_RAM2_INTERNAL_ADDRESS_31_16 (uint32_t)0xffff0000
#define MM_T_CFR_ANT_COE_S_0_RAM2_COEFFICIENTS_15_0 (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_COE_S_1_RAM2_INTERNAL_ADDRESS_31_16 (uint32_t)0xffff0000
#define MM_T_CFR_ANT_COE_S_1_RAM2_COEFFICIENTS_15_0 (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_THR_F_0_VAL_15_0            (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_THR_F_1_VAL_15_0            (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_THR_S_0_VAL_15_0            (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_THR_S_1_VAL_15_0            (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_THR_H_F_0_VAL_15_0          (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_THR_H_F_1_VAL_15_0          (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_THR_H_S_0_VAL_15_0          (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_THR_H_S_1_VAL_15_0          (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_GAP_F_0_VAL_15_0            (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_GAP_F_1_VAL_15_0            (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_GAP_S_0_VAL_15_0            (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_GAP_S_1_VAL_15_0            (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_SPACE_F_0_VAL_15_0          (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_SPACE_F_1_VAL_15_0          (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_SPACE_S_0_VAL_15_0          (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_SPACE_S_1_VAL_15_0          (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_PKL_THRESHOLD_0_VAL_15_0    (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_PKL_THRESHOLD_1_VAL_15_0    (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_SR_LIMIT_P_0_VALUE_15_0     (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_SR_LIMIT_P_1_VALUE_15_0     (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_SR_LIMIT_N_0_VALUE_15_0     (uint32_t)0x0000ffff
#define MM_T_CFR_ANT_SR_LIMIT_N_1_VALUE_15_0     (uint32_t)0x0000ffff
#define MM_T_CFR_DEBUG_CODE_7_0                  (uint32_t)0x000000ff

/*** REG *********************************************************************/
#define MM_T_IQC_IRQ_STATUS                      (uint32_t)0x00002200
#define MM_T_IQC_IRQ_STATUS_TRAP                 (uint32_t)0x00002201
#define MM_T_IQC_IRQ_STATUS_MASK                 (uint32_t)0x00002202
#define MM_T_IQC_IRQ_STATUS_FORCE                (uint32_t)0x00002203
#define MM_T_IQC_IRQ_STATUS_DB                   (uint32_t)0x00002204
#define MM_T_IQC_IRQ_STATUS_TRIG                 (uint32_t)0x00002205
#define MM_T_IQC_UL_FS_C0                        (uint32_t)0x00002206
#define MM_T_IQC_UL_FS_C1                        (uint32_t)0x00002207
#define MM_T_IQC_UL_FS_C2                        (uint32_t)0x00002208
#define MM_T_IQC_UL_FS_MON_C0                    (uint32_t)0x0000220c
#define MM_T_IQC_UL_FS_MON_C1                    (uint32_t)0x0000220d
#define MM_T_IQC_UL_FS_MON_C2                    (uint32_t)0x0000220e
#define MM_T_IQC_DL_FS_C0                        (uint32_t)0x00002212
#define MM_T_IQC_DL_FS_C1                        (uint32_t)0x00002213
#define MM_T_IQC_DL_FS_C2                        (uint32_t)0x00002214
#define MM_T_IQC_DL_FS_MON_C0                    (uint32_t)0x00002218
#define MM_T_IQC_DL_FS_MON_C1                    (uint32_t)0x00002219
#define MM_T_IQC_DL_FS_MON_C2                    (uint32_t)0x0000221a
#define MM_T_IQC_DL_SF_CPRI0                     (uint32_t)0x00002280
#define MM_T_IQC_DL_SF_CPRI1                     (uint32_t)0x00002281
#define MM_T_IQC_DL_SF_CPRI2                     (uint32_t)0x00002282

/*** FIELD *******************************************************************/
#define MM_T_IQC_IRQ_STATUS_CPRI2_CRC2           (uint32_t)0x00000100
#define MM_T_IQC_IRQ_STATUS_CPRI2_CRC            (uint32_t)0x00000080
#define MM_T_IQC_IRQ_STATUS_CPRI2_FAULT          (uint32_t)0x00000040
#define MM_T_IQC_IRQ_STATUS_CPRI1_CRC2           (uint32_t)0x00000020
#define MM_T_IQC_IRQ_STATUS_CPRI1_CRC            (uint32_t)0x00000010
#define MM_T_IQC_IRQ_STATUS_CPRI1_FAULT          (uint32_t)0x00000008
#define MM_T_IQC_IRQ_STATUS_CPRI0_CRC2           (uint32_t)0x00000004
#define MM_T_IQC_IRQ_STATUS_CPRI0_CRC            (uint32_t)0x00000002
#define MM_T_IQC_IRQ_STATUS_CPRI0_FAULT          (uint32_t)0x00000001
#define MM_T_IQC_IRQ_STATUS_TRAP_CPRI2_CRC2      (uint32_t)0x00000100
#define MM_T_IQC_IRQ_STATUS_TRAP_CPRI2_CRC       (uint32_t)0x00000080
#define MM_T_IQC_IRQ_STATUS_TRAP_CPRI2_FAULT     (uint32_t)0x00000040
#define MM_T_IQC_IRQ_STATUS_TRAP_CPRI1_CRC2      (uint32_t)0x00000020
#define MM_T_IQC_IRQ_STATUS_TRAP_CPRI1_CRC       (uint32_t)0x00000010
#define MM_T_IQC_IRQ_STATUS_TRAP_CPRI1_FAULT     (uint32_t)0x00000008
#define MM_T_IQC_IRQ_STATUS_TRAP_CPRI0_CRC2      (uint32_t)0x00000004
#define MM_T_IQC_IRQ_STATUS_TRAP_CPRI0_CRC       (uint32_t)0x00000002
#define MM_T_IQC_IRQ_STATUS_TRAP_CPRI0_FAULT     (uint32_t)0x00000001
#define MM_T_IQC_IRQ_STATUS_MASK_CPRI2_CRC2      (uint32_t)0x00000100
#define MM_T_IQC_IRQ_STATUS_MASK_CPRI2_CRC       (uint32_t)0x00000080
#define MM_T_IQC_IRQ_STATUS_MASK_CPRI2_FAULT     (uint32_t)0x00000040
#define MM_T_IQC_IRQ_STATUS_MASK_CPRI1_CRC2      (uint32_t)0x00000020
#define MM_T_IQC_IRQ_STATUS_MASK_CPRI1_CRC       (uint32_t)0x00000010
#define MM_T_IQC_IRQ_STATUS_MASK_CPRI1_FAULT     (uint32_t)0x00000008
#define MM_T_IQC_IRQ_STATUS_MASK_CPRI0_CRC2      (uint32_t)0x00000004
#define MM_T_IQC_IRQ_STATUS_MASK_CPRI0_CRC       (uint32_t)0x00000002
#define MM_T_IQC_IRQ_STATUS_MASK_CPRI0_FAULT     (uint32_t)0x00000001
#define MM_T_IQC_IRQ_STATUS_FORCE_CPRI2_CRC2     (uint32_t)0x00000100
#define MM_T_IQC_IRQ_STATUS_FORCE_CPRI2_CRC      (uint32_t)0x00000080
#define MM_T_IQC_IRQ_STATUS_FORCE_CPRI2_FAULT    (uint32_t)0x00000040
#define MM_T_IQC_IRQ_STATUS_FORCE_CPRI1_CRC2     (uint32_t)0x00000020
#define MM_T_IQC_IRQ_STATUS_FORCE_CPRI1_CRC      (uint32_t)0x00000010
#define MM_T_IQC_IRQ_STATUS_FORCE_CPRI1_FAULT    (uint32_t)0x00000008
#define MM_T_IQC_IRQ_STATUS_FORCE_CPRI0_CRC2     (uint32_t)0x00000004
#define MM_T_IQC_IRQ_STATUS_FORCE_CPRI0_CRC      (uint32_t)0x00000002
#define MM_T_IQC_IRQ_STATUS_FORCE_CPRI0_FAULT    (uint32_t)0x00000001
#define MM_T_IQC_IRQ_STATUS_DB_CPRI2_CRC2        (uint32_t)0x00000100
#define MM_T_IQC_IRQ_STATUS_DB_CPRI2_CRC         (uint32_t)0x00000080
#define MM_T_IQC_IRQ_STATUS_DB_CPRI2_FAULT       (uint32_t)0x00000040
#define MM_T_IQC_IRQ_STATUS_DB_CPRI1_CRC2        (uint32_t)0x00000020
#define MM_T_IQC_IRQ_STATUS_DB_CPRI1_CRC         (uint32_t)0x00000010
#define MM_T_IQC_IRQ_STATUS_DB_CPRI1_FAULT       (uint32_t)0x00000008
#define MM_T_IQC_IRQ_STATUS_DB_CPRI0_CRC2        (uint32_t)0x00000004
#define MM_T_IQC_IRQ_STATUS_DB_CPRI0_CRC         (uint32_t)0x00000002
#define MM_T_IQC_IRQ_STATUS_DB_CPRI0_FAULT       (uint32_t)0x00000001
#define MM_T_IQC_IRQ_STATUS_TRIG_CPRI2_CRC2      (uint32_t)0x00000100
#define MM_T_IQC_IRQ_STATUS_TRIG_CPRI2_CRC       (uint32_t)0x00000080
#define MM_T_IQC_IRQ_STATUS_TRIG_CPRI2_FAULT     (uint32_t)0x00000040
#define MM_T_IQC_IRQ_STATUS_TRIG_CPRI1_CRC2      (uint32_t)0x00000020
#define MM_T_IQC_IRQ_STATUS_TRIG_CPRI1_CRC       (uint32_t)0x00000010
#define MM_T_IQC_IRQ_STATUS_TRIG_CPRI1_FAULT     (uint32_t)0x00000008
#define MM_T_IQC_IRQ_STATUS_TRIG_CPRI0_CRC2      (uint32_t)0x00000004
#define MM_T_IQC_IRQ_STATUS_TRIG_CPRI0_CRC       (uint32_t)0x00000002
#define MM_T_IQC_IRQ_STATUS_TRIG_CPRI0_FAULT     (uint32_t)0x00000001
#define MM_T_IQC_UL_FS_C0_EN                     (uint32_t)0x80000000
#define MM_T_IQC_UL_FS_C0_ADDR_29_24             (uint32_t)0x3f000000
#define MM_T_IQC_UL_FS_C0_CID_23_16              (uint32_t)0x00ff0000
#define MM_T_IQC_UL_FS_C0_CPRI_LINK_2_0          (uint32_t)0x00000007
#define MM_T_IQC_UL_FS_C1_EN                     (uint32_t)0x80000000
#define MM_T_IQC_UL_FS_C1_ADDR_29_24             (uint32_t)0x3f000000
#define MM_T_IQC_UL_FS_C1_CID_23_16              (uint32_t)0x00ff0000
#define MM_T_IQC_UL_FS_C1_CPRI_LINK_2_0          (uint32_t)0x00000007
#define MM_T_IQC_UL_FS_C2_EN                     (uint32_t)0x80000000
#define MM_T_IQC_UL_FS_C2_ADDR_29_24             (uint32_t)0x3f000000
#define MM_T_IQC_UL_FS_C2_CID_23_16              (uint32_t)0x00ff0000
#define MM_T_IQC_UL_FS_C2_CPRI_LINK_2_0          (uint32_t)0x00000007
#define MM_T_IQC_UL_FS_MON_C0_HFN_15_8           (uint32_t)0x0000ff00
#define MM_T_IQC_UL_FS_MON_C0_BFN_7_0            (uint32_t)0x000000ff
#define MM_T_IQC_UL_FS_MON_C1_HFN_15_8           (uint32_t)0x0000ff00
#define MM_T_IQC_UL_FS_MON_C1_BFN_7_0            (uint32_t)0x000000ff
#define MM_T_IQC_UL_FS_MON_C2_HFN_15_8           (uint32_t)0x0000ff00
#define MM_T_IQC_UL_FS_MON_C2_BFN_7_0            (uint32_t)0x000000ff
#define MM_T_IQC_DL_FS_C0_ADDR_13_8              (uint32_t)0x00003f00
#define MM_T_IQC_DL_FS_C0_CID_7_0                (uint32_t)0x000000ff
#define MM_T_IQC_DL_FS_C1_ADDR_13_8              (uint32_t)0x00003f00
#define MM_T_IQC_DL_FS_C1_CID_7_0                (uint32_t)0x000000ff
#define MM_T_IQC_DL_FS_C2_ADDR_13_8              (uint32_t)0x00003f00
#define MM_T_IQC_DL_FS_C2_CID_7_0                (uint32_t)0x000000ff
#define MM_T_IQC_DL_FS_MON_C0_HFN_15_8           (uint32_t)0x0000ff00
#define MM_T_IQC_DL_FS_MON_C0_BFN_7_0            (uint32_t)0x000000ff
#define MM_T_IQC_DL_FS_MON_C1_HFN_15_8           (uint32_t)0x0000ff00
#define MM_T_IQC_DL_FS_MON_C1_BFN_7_0            (uint32_t)0x000000ff
#define MM_T_IQC_DL_FS_MON_C2_HFN_15_8           (uint32_t)0x0000ff00
#define MM_T_IQC_DL_FS_MON_C2_BFN_7_0            (uint32_t)0x000000ff
#define MM_T_IQC_DL_SF_CPRI0_EN                  (uint32_t)0x80000000
#define MM_T_IQC_DL_SF_CPRI0_ADDR_13_8           (uint32_t)0x00003f00
#define MM_T_IQC_DL_SF_CPRI0_CID_7_0             (uint32_t)0x000000ff
#define MM_T_IQC_DL_SF_CPRI1_EN                  (uint32_t)0x80000000
#define MM_T_IQC_DL_SF_CPRI1_ADDR_13_8           (uint32_t)0x00003f00
#define MM_T_IQC_DL_SF_CPRI1_CID_7_0             (uint32_t)0x000000ff
#define MM_T_IQC_DL_SF_CPRI2_EN                  (uint32_t)0x80000000
#define MM_T_IQC_DL_SF_CPRI2_ADDR_13_8           (uint32_t)0x00003f00
#define MM_T_IQC_DL_SF_CPRI2_CID_7_0             (uint32_t)0x000000ff

/*** REG *********************************************************************/
#define MM_T_OPB_UART_STATUS                     (uint32_t)0x00002400
#define MM_T_OPB_UART_STATUS_TRAP                (uint32_t)0x00002401
#define MM_T_OPB_UART_STATUS_MASK                (uint32_t)0x00002402
#define MM_T_OPB_UART_STATUS_FORCE               (uint32_t)0x00002403
#define MM_T_OPB_UART_STATUS_DB                  (uint32_t)0x00002404
#define MM_T_OPB_UART_STATUS_TRIG                (uint32_t)0x00002405
#define MM_T_OPB_UART_CTRL                       (uint32_t)0x0000240a
#define MM_T_OPB_UART_CMD                        (uint32_t)0x0000240b

/*** FIELD *******************************************************************/
#define MM_T_OPB_UART_STATUS_EN_OPB              (uint32_t)0x00000100
#define MM_T_OPB_UART_STATUS_BUSY                (uint32_t)0x00000010
#define MM_T_OPB_UART_STATUS_OPB_ERR             (uint32_t)0x00000008
#define MM_T_OPB_UART_STATUS_OPB_TO              (uint32_t)0x00000004
#define MM_T_OPB_UART_STATUS_ILL_CMD             (uint32_t)0x00000002
#define MM_T_OPB_UART_STATUS_FULL                (uint32_t)0x00000001
#define MM_T_OPB_UART_STATUS_TRAP_EN_OPB         (uint32_t)0x00000100
#define MM_T_OPB_UART_STATUS_TRAP_BUSY           (uint32_t)0x00000010
#define MM_T_OPB_UART_STATUS_TRAP_OPB_ERR        (uint32_t)0x00000008
#define MM_T_OPB_UART_STATUS_TRAP_OPB_TO         (uint32_t)0x00000004
#define MM_T_OPB_UART_STATUS_TRAP_ILL_CMD        (uint32_t)0x00000002
#define MM_T_OPB_UART_STATUS_TRAP_FULL           (uint32_t)0x00000001
#define MM_T_OPB_UART_STATUS_MASK_EN_OPB         (uint32_t)0x00000100
#define MM_T_OPB_UART_STATUS_MASK_BUSY           (uint32_t)0x00000010
#define MM_T_OPB_UART_STATUS_MASK_OPB_ERR        (uint32_t)0x00000008
#define MM_T_OPB_UART_STATUS_MASK_OPB_TO         (uint32_t)0x00000004
#define MM_T_OPB_UART_STATUS_MASK_ILL_CMD        (uint32_t)0x00000002
#define MM_T_OPB_UART_STATUS_MASK_FULL           (uint32_t)0x00000001
#define MM_T_OPB_UART_STATUS_FORCE_EN_OPB        (uint32_t)0x00000100
#define MM_T_OPB_UART_STATUS_FORCE_BUSY          (uint32_t)0x00000010
#define MM_T_OPB_UART_STATUS_FORCE_OPB_ERR       (uint32_t)0x00000008
#define MM_T_OPB_UART_STATUS_FORCE_OPB_TO        (uint32_t)0x00000004
#define MM_T_OPB_UART_STATUS_FORCE_ILL_CMD       (uint32_t)0x00000002
#define MM_T_OPB_UART_STATUS_FORCE_FULL          (uint32_t)0x00000001
#define MM_T_OPB_UART_STATUS_DB_EN_OPB           (uint32_t)0x00000100
#define MM_T_OPB_UART_STATUS_DB_BUSY             (uint32_t)0x00000010
#define MM_T_OPB_UART_STATUS_DB_OPB_ERR          (uint32_t)0x00000008
#define MM_T_OPB_UART_STATUS_DB_OPB_TO           (uint32_t)0x00000004
#define MM_T_OPB_UART_STATUS_DB_ILL_CMD          (uint32_t)0x00000002
#define MM_T_OPB_UART_STATUS_DB_FULL             (uint32_t)0x00000001
#define MM_T_OPB_UART_STATUS_TRIG_EN_OPB         (uint32_t)0x00000100
#define MM_T_OPB_UART_STATUS_TRIG_BUSY           (uint32_t)0x00000010
#define MM_T_OPB_UART_STATUS_TRIG_OPB_ERR        (uint32_t)0x00000008
#define MM_T_OPB_UART_STATUS_TRIG_OPB_TO         (uint32_t)0x00000004
#define MM_T_OPB_UART_STATUS_TRIG_ILL_CMD        (uint32_t)0x00000002
#define MM_T_OPB_UART_STATUS_TRIG_FULL           (uint32_t)0x00000001
#define MM_T_OPB_UART_CTRL_BAUD_9_8              (uint32_t)0x00000300
#define MM_T_OPB_UART_CTRL_EN_IRQ                (uint32_t)0x00000010
#define MM_T_OPB_UART_CTRL_EN_TIMEOUT            (uint32_t)0x00000004
#define MM_T_OPB_UART_CTRL_EN_FLOW               (uint32_t)0x00000002
#define MM_T_OPB_UART_CTRL_EN                    (uint32_t)0x00000001
#define MM_T_OPB_UART_CMD_TEST                   (uint32_t)0x00000010
#define MM_T_OPB_UART_CMD_DIS_OPB                (uint32_t)0x00000002
#define MM_T_OPB_UART_CMD_EN_OPB                 (uint32_t)0x00000001

/*** REG *********************************************************************/
#define MM_T_TAP_BUFFER_STATUS                   (uint32_t)0x00002500
#define MM_T_TAP_BUFFER_STATUS_TRAP              (uint32_t)0x00002501
#define MM_T_TAP_BUFFER_STATUS_MASK              (uint32_t)0x00002502
#define MM_T_TAP_BUFFER_STATUS_FORCE             (uint32_t)0x00002503
#define MM_T_TAP_BUFFER_STATUS_DB                (uint32_t)0x00002504
#define MM_T_TAP_BUFFER_STATUS_TRIG              (uint32_t)0x00002505
#define MM_T_TAP_BUFFER_TRIG_CMD                 (uint32_t)0x00002506
#define MM_T_TAP_TRIG_TYPE                       (uint32_t)0x00002507
#define MM_T_TAP_TRIG_OFFSET_BFN                 (uint32_t)0x00002508
#define MM_T_TAP_TRIG_OFFSET_AGC                 (uint32_t)0x00002509
#define MM_T_TAP_BUFFER_MUX_SEL                  (uint32_t)0x0000250a
#define MM_T_TAP_MICTOR_ENABLE                   (uint32_t)0x0000250b
#define MM_T_TAP_MUX_AXC_SEL_N1_N5               (uint32_t)0x0000250c
#define MM_T_TAP_MUX_AXC_SEL_N6_N10              (uint32_t)0x0000250d
#define MM_T_TAP_MUX_AXC_SEL_N11_N12             (uint32_t)0x0000250e
#define MM_T_TAP_BUFFER_CFG                      (uint32_t)0x0000250f
#define MM_T_TAP_BUFFER_GET0                     (uint32_t)0x00002510
#define MM_T_TAP_BUFFER_GET1                     (uint32_t)0x00002511
#define MM_T_TAP_LOOP_EN                         (uint32_t)0x00002514
#define MM_T_TAP_MD_BYP_SEL                      (uint32_t)0x0000251e
#define MM_T_TAP_CFR_DBG_SEL                     (uint32_t)0x00002528
#define MM_T_TAP_DPD_DBG_SEL                     (uint32_t)0x00002529
#define MM_T_TAP_CFR_DPD_DBG_EN                  (uint32_t)0x0000252a
#define MM_T_TAP_BUFFER_CLEAR                    (uint32_t)0x0000252b
#define MM_T_TAP_BUFFER_DATA_SEL                 (uint32_t)0x0000252c
#define MM_T_TAP_BUFFER_AC                       (uint32_t)0x0000252d
#define MM_T_TAP_AC_CARRIER_ID_RANGE_C0          (uint32_t)0x0000252e
#define MM_T_TAP_AC_CARRIER_ID_RANGE_C1          (uint32_t)0x0000252f
#define MM_T_TAP_AC_CARRIER_ID_RANGE_C2          (uint32_t)0x00002530
#define MM_T_TAP_AC_CARRIER_ID_RANGE_C3          (uint32_t)0x00002531

/*** FIELD *******************************************************************/
#define MM_T_TAP_BUFFER_STATUS_FULL1             (uint32_t)0x00000008
#define MM_T_TAP_BUFFER_STATUS_EMPTY1            (uint32_t)0x00000004
#define MM_T_TAP_BUFFER_STATUS_FULL0             (uint32_t)0x00000002
#define MM_T_TAP_BUFFER_STATUS_EMPTY0            (uint32_t)0x00000001
#define MM_T_TAP_BUFFER_STATUS_TRAP_FULL1        (uint32_t)0x00000008
#define MM_T_TAP_BUFFER_STATUS_TRAP_EMPTY1       (uint32_t)0x00000004
#define MM_T_TAP_BUFFER_STATUS_TRAP_FULL0        (uint32_t)0x00000002
#define MM_T_TAP_BUFFER_STATUS_TRAP_EMPTY0       (uint32_t)0x00000001
#define MM_T_TAP_BUFFER_STATUS_MASK_FULL1        (uint32_t)0x00000008
#define MM_T_TAP_BUFFER_STATUS_MASK_EMPTY1       (uint32_t)0x00000004
#define MM_T_TAP_BUFFER_STATUS_MASK_FULL0        (uint32_t)0x00000002
#define MM_T_TAP_BUFFER_STATUS_MASK_EMPTY0       (uint32_t)0x00000001
#define MM_T_TAP_BUFFER_STATUS_FORCE_FULL1       (uint32_t)0x00000008
#define MM_T_TAP_BUFFER_STATUS_FORCE_EMPTY1      (uint32_t)0x00000004
#define MM_T_TAP_BUFFER_STATUS_FORCE_FULL0       (uint32_t)0x00000002
#define MM_T_TAP_BUFFER_STATUS_FORCE_EMPTY0      (uint32_t)0x00000001
#define MM_T_TAP_BUFFER_STATUS_DB_FULL1          (uint32_t)0x00000008
#define MM_T_TAP_BUFFER_STATUS_DB_EMPTY1         (uint32_t)0x00000004
#define MM_T_TAP_BUFFER_STATUS_DB_FULL0          (uint32_t)0x00000002
#define MM_T_TAP_BUFFER_STATUS_DB_EMPTY0         (uint32_t)0x00000001
#define MM_T_TAP_BUFFER_STATUS_TRIG_FULL1        (uint32_t)0x00000008
#define MM_T_TAP_BUFFER_STATUS_TRIG_EMPTY1       (uint32_t)0x00000004
#define MM_T_TAP_BUFFER_STATUS_TRIG_FULL0        (uint32_t)0x00000002
#define MM_T_TAP_BUFFER_STATUS_TRIG_EMPTY0       (uint32_t)0x00000001
#define MM_T_TAP_BUFFER_TRIG_CMD_TRIG            (uint32_t)0x00000001
#define MM_T_TAP_TRIG_TYPE_VAL_1_0               (uint32_t)0x00000003
#define MM_T_TAP_TRIG_OFFSET_BFN_VAL_18_0        (uint32_t)0x0007ffff
#define MM_T_TAP_TRIG_OFFSET_AGC_VAL_18_0        (uint32_t)0x0007ffff
#define MM_T_TAP_BUFFER_MUX_SEL_BUFFER1_7_4      (uint32_t)0x000000f0
#define MM_T_TAP_BUFFER_MUX_SEL_BUFFER0_3_0      (uint32_t)0x0000000f
#define MM_T_TAP_MICTOR_ENABLE_TOR_SEL           (uint32_t)0x00000002
#define MM_T_TAP_MICTOR_ENABLE_EN                (uint32_t)0x00000001
#define MM_T_TAP_MUX_AXC_SEL_N1_N5_N5_29_24      (uint32_t)0x3f000000
#define MM_T_TAP_MUX_AXC_SEL_N1_N5_N4_23_18      (uint32_t)0x00fc0000
#define MM_T_TAP_MUX_AXC_SEL_N1_N5_N3_17_12      (uint32_t)0x0003f000
#define MM_T_TAP_MUX_AXC_SEL_N1_N5_N2_11_6       (uint32_t)0x00000fc0
#define MM_T_TAP_MUX_AXC_SEL_N1_N5_N1_5_0        (uint32_t)0x0000003f
#define MM_T_TAP_MUX_AXC_SEL_N6_N10_N10_29_24    (uint32_t)0x3f000000
#define MM_T_TAP_MUX_AXC_SEL_N6_N10_N9_23_18     (uint32_t)0x00fc0000
#define MM_T_TAP_MUX_AXC_SEL_N6_N10_N8_17_12     (uint32_t)0x0003f000
#define MM_T_TAP_MUX_AXC_SEL_N6_N10_N7_11_6      (uint32_t)0x00000fc0
#define MM_T_TAP_MUX_AXC_SEL_N6_N10_N6_5_0       (uint32_t)0x0000003f
#define MM_T_TAP_MUX_AXC_SEL_N11_N12_N12_11_6    (uint32_t)0x00000fc0
#define MM_T_TAP_MUX_AXC_SEL_N11_N12_N11_5_0     (uint32_t)0x0000003f
#define MM_T_TAP_BUFFER_CFG_TWO                  (uint32_t)0x00000002
#define MM_T_TAP_BUFFER_CFG_ONE                  (uint32_t)0x00000001
#define MM_T_TAP_BUFFER_GET0_DAT_31_0            (uint32_t)0xffffffff
#define MM_T_TAP_BUFFER_GET1_DAT_31_0            (uint32_t)0xffffffff
#define MM_T_TAP_LOOP_EN_LOOP2                   (uint32_t)0x00000004
#define MM_T_TAP_LOOP_EN_LOOP1                   (uint32_t)0x00000002
#define MM_T_TAP_LOOP_EN_LOOP0                   (uint32_t)0x00000001
#define MM_T_TAP_MD_BYP_SEL_VAL_6_0              (uint32_t)0x0000007f
#define MM_T_TAP_CFR_DBG_SEL_PORT_SEL_3_2        (uint32_t)0x0000000c
#define MM_T_TAP_CFR_DBG_SEL_PATH_SEL_1_0        (uint32_t)0x00000003
#define MM_T_TAP_DPD_DBG_SEL_PORT_SEL_6_4        (uint32_t)0x00000070
#define MM_T_TAP_DPD_DBG_SEL_PATH_SEL_3_0        (uint32_t)0x0000000f
#define MM_T_TAP_CFR_DPD_DBG_EN_STIMULI_EN_5_2   (uint32_t)0x0000003c
#define MM_T_TAP_CFR_DPD_DBG_EN_VAL_1_0          (uint32_t)0x00000003
#define MM_T_TAP_BUFFER_CLEAR_CLR                (uint32_t)0x00000001
#define MM_T_TAP_BUFFER_DATA_SEL_clk             (uint32_t)0x00000002
#define MM_T_TAP_BUFFER_DATA_SEL_vaild_data      (uint32_t)0x00000001
#define MM_T_TAP_BUFFER_AC_DL_UL                 (uint32_t)0x00000100
#define MM_T_TAP_BUFFER_AC_ANT_7_4               (uint32_t)0x000000f0
#define MM_T_TAP_BUFFER_AC_AC_CARRIER_3_0        (uint32_t)0x0000000f
#define MM_T_TAP_AC_CARRIER_ID_RANGE_C0_HIGH_15_8 (uint32_t)0x0000ff00
#define MM_T_TAP_AC_CARRIER_ID_RANGE_C0_LOW_7_0  (uint32_t)0x000000ff
#define MM_T_TAP_AC_CARRIER_ID_RANGE_C1_HIGH_15_8 (uint32_t)0x0000ff00
#define MM_T_TAP_AC_CARRIER_ID_RANGE_C1_LOW_7_0  (uint32_t)0x000000ff
#define MM_T_TAP_AC_CARRIER_ID_RANGE_C2_HIGH_15_8 (uint32_t)0x0000ff00
#define MM_T_TAP_AC_CARRIER_ID_RANGE_C2_LOW_7_0  (uint32_t)0x000000ff
#define MM_T_TAP_AC_CARRIER_ID_RANGE_C3_HIGH_15_8 (uint32_t)0x0000ff00
#define MM_T_TAP_AC_CARRIER_ID_RANGE_C3_LOW_7_0  (uint32_t)0x000000ff

/*** REG *********************************************************************/
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN           (uint32_t)0x00002600
#define MM_T_TDD_CTRL_CFG1_OVERRIDE_EN           (uint32_t)0x00002601
#define MM_T_TDD_CTRL_CFG0_OVERRIDE              (uint32_t)0x00002602
#define MM_T_TDD_CTRL_CFG1_OVERRIDE              (uint32_t)0x00002603
#define MM_T_TDD_CTRL_SWITCH_OFFSET              (uint32_t)0x00002604
#define MM_T_TDD_CTRL_FRAME_START_OFFSET         (uint32_t)0x00002605
#define MM_T_TDD_CTRL_TDD_CFG_SW_DPD_OFFSET      (uint32_t)0x00002606

/*** FIELD *******************************************************************/
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_25 (uint32_t)0x02000000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_24 (uint32_t)0x01000000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_23 (uint32_t)0x00800000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_22 (uint32_t)0x00400000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_21 (uint32_t)0x00200000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_20 (uint32_t)0x00100000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_19 (uint32_t)0x00080000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_18 (uint32_t)0x00040000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_17 (uint32_t)0x00020000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_16 (uint32_t)0x00010000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_15 (uint32_t)0x00008000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_14 (uint32_t)0x00004000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_13 (uint32_t)0x00002000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_12 (uint32_t)0x00001000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_11 (uint32_t)0x00000800
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_10 (uint32_t)0x00000400
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_9  (uint32_t)0x00000200
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_8  (uint32_t)0x00000100
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_7  (uint32_t)0x00000080
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_6  (uint32_t)0x00000040
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_5  (uint32_t)0x00000020
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_4  (uint32_t)0x00000010
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_3  (uint32_t)0x00000008
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_2  (uint32_t)0x00000004
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_1  (uint32_t)0x00000002
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_EN_TDD_SW_0  (uint32_t)0x00000001
#define MM_T_TDD_CTRL_CFG1_OVERRIDE_EN_TDD_SW_DLUL (uint32_t)0x00000020
#define MM_T_TDD_CTRL_CFG1_OVERRIDE_EN_TDD_SW_UPWS (uint32_t)0x00000010
#define MM_T_TDD_CTRL_CFG1_OVERRIDE_EN_TDD_SW_DPWS (uint32_t)0x00000008
#define MM_T_TDD_CTRL_CFG1_OVERRIDE_EN_TDD_SW_RXTOR (uint32_t)0x00000004
#define MM_T_TDD_CTRL_CFG1_OVERRIDE_EN_TDD_SW_DPD (uint32_t)0x00000002
#define MM_T_TDD_CTRL_CFG1_OVERRIDE_EN_TDD_SW_AGC (uint32_t)0x00000001
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_25    (uint32_t)0x02000000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_24    (uint32_t)0x01000000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_23    (uint32_t)0x00800000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_22    (uint32_t)0x00400000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_21    (uint32_t)0x00200000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_20    (uint32_t)0x00100000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_19    (uint32_t)0x00080000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_18    (uint32_t)0x00040000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_17    (uint32_t)0x00020000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_16    (uint32_t)0x00010000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_15    (uint32_t)0x00008000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_14    (uint32_t)0x00004000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_13    (uint32_t)0x00002000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_12    (uint32_t)0x00001000
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_11    (uint32_t)0x00000800
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_10    (uint32_t)0x00000400
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_9     (uint32_t)0x00000200
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_8     (uint32_t)0x00000100
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_7     (uint32_t)0x00000080
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_6     (uint32_t)0x00000040
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_5     (uint32_t)0x00000020
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_4     (uint32_t)0x00000010
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_3     (uint32_t)0x00000008
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_2     (uint32_t)0x00000004
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_1     (uint32_t)0x00000002
#define MM_T_TDD_CTRL_CFG0_OVERRIDE_TDD_SW_0     (uint32_t)0x00000001
#define MM_T_TDD_CTRL_CFG1_OVERRIDE_TDD_SW_DLUL  (uint32_t)0x00000020
#define MM_T_TDD_CTRL_CFG1_OVERRIDE_TDD_SW_UPWS  (uint32_t)0x00000010
#define MM_T_TDD_CTRL_CFG1_OVERRIDE_TDD_SW_DPWS  (uint32_t)0x00000008
#define MM_T_TDD_CTRL_CFG1_OVERRIDE_TDD_SW_RXTOR (uint32_t)0x00000004
#define MM_T_TDD_CTRL_CFG1_OVERRIDE_TDD_SW_DPD   (uint32_t)0x00000002
#define MM_T_TDD_CTRL_CFG1_OVERRIDE_TDD_SW_AGC   (uint32_t)0x00000001
#define MM_T_TDD_CTRL_SWITCH_OFFSET_DLY_18_0     (uint32_t)0x0007ffff
#define MM_T_TDD_CTRL_FRAME_START_OFFSET_VALUE_18_0 (uint32_t)0x0007ffff
#define MM_T_TDD_CTRL_TDD_CFG_SW_DPD_OFFSET_LO_HI_30_16 (uint32_t)0x7fff0000
#define MM_T_TDD_CTRL_TDD_CFG_SW_DPD_OFFSET_HI_LO_14_0 (uint32_t)0x00007fff

/*** REG *********************************************************************/
#define MM_T_AGC_OFL_IRQ                         (uint32_t)0x00002800
#define MM_T_AGC_OFL_IRQ_TRAP                    (uint32_t)0x00002801
#define MM_T_AGC_OFL_IRQ_MASK                    (uint32_t)0x00002802
#define MM_T_AGC_OFL_IRQ_FORCE                   (uint32_t)0x00002803
#define MM_T_AGC_OFL_IRQ_DB                      (uint32_t)0x00002804
#define MM_T_AGC_OFL_IRQ_TRIG                    (uint32_t)0x00002805
#define MM_T_AGC_DIG_COMP_CH_0_CASE1             (uint32_t)0x00002810
#define MM_T_AGC_DIG_COMP_CH_1_CASE1             (uint32_t)0x00002811
#define MM_T_AGC_DIG_COMP_CH_2_CASE1             (uint32_t)0x00002812
#define MM_T_AGC_DIG_COMP_CH_3_CASE1             (uint32_t)0x00002813
#define MM_T_AGC_DIG_COMP_CH_4_CASE1             (uint32_t)0x00002814
#define MM_T_AGC_DIG_COMP_CH_5_CASE1             (uint32_t)0x00002815
#define MM_T_AGC_DIG_COMP_CH_6_CASE1             (uint32_t)0x00002816
#define MM_T_AGC_DIG_COMP_CH_7_CASE1             (uint32_t)0x00002817
#define MM_T_AGC_DIG_COMP_CH_8_CASE1             (uint32_t)0x00002818
#define MM_T_AGC_DIG_COMP_CH_9_CASE1             (uint32_t)0x00002819
#define MM_T_AGC_DIG_COMP_CH_10_CASE1            (uint32_t)0x0000281a
#define MM_T_AGC_DIG_COMP_CH_11_CASE1            (uint32_t)0x0000281b
#define MM_T_AGC_DIG_COMP_CH_12_CASE1            (uint32_t)0x0000281c
#define MM_T_AGC_DIG_COMP_CH_13_CASE1            (uint32_t)0x0000281d
#define MM_T_AGC_DIG_COMP_CH_14_CASE1            (uint32_t)0x0000281e
#define MM_T_AGC_DIG_COMP_CH_15_CASE1            (uint32_t)0x0000281f
#define MM_T_AGC_DIG_COMP_CH_0_CASE2             (uint32_t)0x00002820
#define MM_T_AGC_DIG_COMP_CH_1_CASE2             (uint32_t)0x00002821
#define MM_T_AGC_DIG_COMP_CH_2_CASE2             (uint32_t)0x00002822
#define MM_T_AGC_DIG_COMP_CH_3_CASE2             (uint32_t)0x00002823
#define MM_T_AGC_DIG_COMP_CH_4_CASE2             (uint32_t)0x00002824
#define MM_T_AGC_DIG_COMP_CH_5_CASE2             (uint32_t)0x00002825
#define MM_T_AGC_DIG_COMP_CH_6_CASE2             (uint32_t)0x00002826
#define MM_T_AGC_DIG_COMP_CH_7_CASE2             (uint32_t)0x00002827
#define MM_T_AGC_DIG_COMP_CH_8_CASE2             (uint32_t)0x00002828
#define MM_T_AGC_DIG_COMP_CH_9_CASE2             (uint32_t)0x00002829
#define MM_T_AGC_DIG_COMP_CH_10_CASE2            (uint32_t)0x0000282a
#define MM_T_AGC_DIG_COMP_CH_11_CASE2            (uint32_t)0x0000282b
#define MM_T_AGC_DIG_COMP_CH_12_CASE2            (uint32_t)0x0000282c
#define MM_T_AGC_DIG_COMP_CH_13_CASE2            (uint32_t)0x0000282d
#define MM_T_AGC_DIG_COMP_CH_14_CASE2            (uint32_t)0x0000282e
#define MM_T_AGC_DIG_COMP_CH_15_CASE2            (uint32_t)0x0000282f
#define MM_T_AGC_DIG_COMP_CH_0_CASE3             (uint32_t)0x00002830
#define MM_T_AGC_DIG_COMP_CH_1_CASE3             (uint32_t)0x00002831
#define MM_T_AGC_DIG_COMP_CH_2_CASE3             (uint32_t)0x00002832
#define MM_T_AGC_DIG_COMP_CH_3_CASE3             (uint32_t)0x00002833
#define MM_T_AGC_DIG_COMP_CH_4_CASE3             (uint32_t)0x00002834
#define MM_T_AGC_DIG_COMP_CH_5_CASE3             (uint32_t)0x00002835
#define MM_T_AGC_DIG_COMP_CH_6_CASE3             (uint32_t)0x00002836
#define MM_T_AGC_DIG_COMP_CH_7_CASE3             (uint32_t)0x00002837
#define MM_T_AGC_DIG_COMP_CH_8_CASE3             (uint32_t)0x00002838
#define MM_T_AGC_DIG_COMP_CH_9_CASE3             (uint32_t)0x00002839
#define MM_T_AGC_DIG_COMP_CH_10_CASE3            (uint32_t)0x0000283a
#define MM_T_AGC_DIG_COMP_CH_11_CASE3            (uint32_t)0x0000283b
#define MM_T_AGC_DIG_COMP_CH_12_CASE3            (uint32_t)0x0000283c
#define MM_T_AGC_DIG_COMP_CH_13_CASE3            (uint32_t)0x0000283d
#define MM_T_AGC_DIG_COMP_CH_14_CASE3            (uint32_t)0x0000283e
#define MM_T_AGC_DIG_COMP_CH_15_CASE3            (uint32_t)0x0000283f
#define MM_T_AGC_DIG_COMP_CH_0_CASE4             (uint32_t)0x00002840
#define MM_T_AGC_DIG_COMP_CH_1_CASE4             (uint32_t)0x00002841
#define MM_T_AGC_DIG_COMP_CH_2_CASE4             (uint32_t)0x00002842
#define MM_T_AGC_DIG_COMP_CH_3_CASE4             (uint32_t)0x00002843
#define MM_T_AGC_DIG_COMP_CH_4_CASE4             (uint32_t)0x00002844
#define MM_T_AGC_DIG_COMP_CH_5_CASE4             (uint32_t)0x00002845
#define MM_T_AGC_DIG_COMP_CH_6_CASE4             (uint32_t)0x00002846
#define MM_T_AGC_DIG_COMP_CH_7_CASE4             (uint32_t)0x00002847
#define MM_T_AGC_DIG_COMP_CH_8_CASE4             (uint32_t)0x00002848
#define MM_T_AGC_DIG_COMP_CH_9_CASE4             (uint32_t)0x00002849
#define MM_T_AGC_DIG_COMP_CH_10_CASE4            (uint32_t)0x0000284a
#define MM_T_AGC_DIG_COMP_CH_11_CASE4            (uint32_t)0x0000284b
#define MM_T_AGC_DIG_COMP_CH_12_CASE4            (uint32_t)0x0000284c
#define MM_T_AGC_DIG_COMP_CH_13_CASE4            (uint32_t)0x0000284d
#define MM_T_AGC_DIG_COMP_CH_14_CASE4            (uint32_t)0x0000284e
#define MM_T_AGC_DIG_COMP_CH_15_CASE4            (uint32_t)0x0000284f
#define MM_T_AGC_CTRL                            (uint32_t)0x00002850
#define MM_T_AGC_TEST_MANUAL_STATUS              (uint32_t)0x00002851
#define MM_T_AGC_LINK_COMB_CASE1                 (uint32_t)0x00002852
#define MM_T_AGC_LINK_COMB_CASE2                 (uint32_t)0x00002853
#define MM_T_AGC_LINK_COMB_CASE3                 (uint32_t)0x00002854
#define MM_T_AGC_LINK_COMB_CASE4                 (uint32_t)0x00002855
#define MM_T_AGC_RX0_DLY_COMP                    (uint32_t)0x00002856
#define MM_T_AGC_RX1_DLY_COMP                    (uint32_t)0x00002857
#define MM_T_AGC_RX2_DLY_COMP                    (uint32_t)0x00002858
#define MM_T_AGC_RX3_DLY_COMP                    (uint32_t)0x00002859
#define MM_T_AGC_STATUS                          (uint32_t)0x0000285a
#define MM_T_AGC_CH_0_SLOT_PWR                   (uint32_t)0x0000285b
#define MM_T_AGC_CH_1_SLOT_PWR                   (uint32_t)0x0000285c
#define MM_T_AGC_CH_2_SLOT_PWR                   (uint32_t)0x0000285d
#define MM_T_AGC_CH_3_SLOT_PWR                   (uint32_t)0x0000285e
#define MM_T_AGC_SLOT_NO                         (uint32_t)0x0000285f
#define MM_T_AGC_THRESHOLD_PWR0                  (uint32_t)0x00002860
#define MM_T_AGC_THRESHOLD_PWR1                  (uint32_t)0x00002861
#define MM_T_AGC_THRESHOLD_PWR2                  (uint32_t)0x00002862
#define MM_T_AGC_THRESHOLD_PWR3                  (uint32_t)0x00002863
#define MM_T_AGC_DBG_CNT_CTRL                    (uint32_t)0x00002864
#define MM_T_AGC_DBG_CNT                         (uint32_t)0x00002865
#define MM_T_AGC_LNA_FOVR_CTRL                   (uint32_t)0x00002866

/*** FIELD *******************************************************************/
#define MM_T_AGC_OFL_IRQ_LNA_FOVR15              (uint32_t)0x00008000
#define MM_T_AGC_OFL_IRQ_LNA_FOVR14              (uint32_t)0x00004000
#define MM_T_AGC_OFL_IRQ_LNA_FOVR13              (uint32_t)0x00002000
#define MM_T_AGC_OFL_IRQ_LNA_FOVR12              (uint32_t)0x00001000
#define MM_T_AGC_OFL_IRQ_LNA_FOVR11              (uint32_t)0x00000800
#define MM_T_AGC_OFL_IRQ_LNA_FOVR10              (uint32_t)0x00000400
#define MM_T_AGC_OFL_IRQ_LNA_FOVR9               (uint32_t)0x00000200
#define MM_T_AGC_OFL_IRQ_LNA_FOVR8               (uint32_t)0x00000100
#define MM_T_AGC_OFL_IRQ_LNA_FOVR7               (uint32_t)0x00000080
#define MM_T_AGC_OFL_IRQ_LNA_FOVR6               (uint32_t)0x00000040
#define MM_T_AGC_OFL_IRQ_LNA_FOVR5               (uint32_t)0x00000020
#define MM_T_AGC_OFL_IRQ_LNA_FOVR4               (uint32_t)0x00000010
#define MM_T_AGC_OFL_IRQ_LNA_FOVR3               (uint32_t)0x00000008
#define MM_T_AGC_OFL_IRQ_LNA_FOVR2               (uint32_t)0x00000004
#define MM_T_AGC_OFL_IRQ_LNA_FOVR1               (uint32_t)0x00000002
#define MM_T_AGC_OFL_IRQ_LNA_FOVR0               (uint32_t)0x00000001
#define MM_T_AGC_OFL_IRQ_TRAP_LNA_FOVR15         (uint32_t)0x00008000
#define MM_T_AGC_OFL_IRQ_TRAP_LNA_FOVR14         (uint32_t)0x00004000
#define MM_T_AGC_OFL_IRQ_TRAP_LNA_FOVR13         (uint32_t)0x00002000
#define MM_T_AGC_OFL_IRQ_TRAP_LNA_FOVR12         (uint32_t)0x00001000
#define MM_T_AGC_OFL_IRQ_TRAP_LNA_FOVR11         (uint32_t)0x00000800
#define MM_T_AGC_OFL_IRQ_TRAP_LNA_FOVR10         (uint32_t)0x00000400
#define MM_T_AGC_OFL_IRQ_TRAP_LNA_FOVR9          (uint32_t)0x00000200
#define MM_T_AGC_OFL_IRQ_TRAP_LNA_FOVR8          (uint32_t)0x00000100
#define MM_T_AGC_OFL_IRQ_TRAP_LNA_FOVR7          (uint32_t)0x00000080
#define MM_T_AGC_OFL_IRQ_TRAP_LNA_FOVR6          (uint32_t)0x00000040
#define MM_T_AGC_OFL_IRQ_TRAP_LNA_FOVR5          (uint32_t)0x00000020
#define MM_T_AGC_OFL_IRQ_TRAP_LNA_FOVR4          (uint32_t)0x00000010
#define MM_T_AGC_OFL_IRQ_TRAP_LNA_FOVR3          (uint32_t)0x00000008
#define MM_T_AGC_OFL_IRQ_TRAP_LNA_FOVR2          (uint32_t)0x00000004
#define MM_T_AGC_OFL_IRQ_TRAP_LNA_FOVR1          (uint32_t)0x00000002
#define MM_T_AGC_OFL_IRQ_TRAP_LNA_FOVR0          (uint32_t)0x00000001
#define MM_T_AGC_OFL_IRQ_MASK_LNA_FOVR15         (uint32_t)0x00008000
#define MM_T_AGC_OFL_IRQ_MASK_LNA_FOVR14         (uint32_t)0x00004000
#define MM_T_AGC_OFL_IRQ_MASK_LNA_FOVR13         (uint32_t)0x00002000
#define MM_T_AGC_OFL_IRQ_MASK_LNA_FOVR12         (uint32_t)0x00001000
#define MM_T_AGC_OFL_IRQ_MASK_LNA_FOVR11         (uint32_t)0x00000800
#define MM_T_AGC_OFL_IRQ_MASK_LNA_FOVR10         (uint32_t)0x00000400
#define MM_T_AGC_OFL_IRQ_MASK_LNA_FOVR9          (uint32_t)0x00000200
#define MM_T_AGC_OFL_IRQ_MASK_LNA_FOVR8          (uint32_t)0x00000100
#define MM_T_AGC_OFL_IRQ_MASK_LNA_FOVR7          (uint32_t)0x00000080
#define MM_T_AGC_OFL_IRQ_MASK_LNA_FOVR6          (uint32_t)0x00000040
#define MM_T_AGC_OFL_IRQ_MASK_LNA_FOVR5          (uint32_t)0x00000020
#define MM_T_AGC_OFL_IRQ_MASK_LNA_FOVR4          (uint32_t)0x00000010
#define MM_T_AGC_OFL_IRQ_MASK_LNA_FOVR3          (uint32_t)0x00000008
#define MM_T_AGC_OFL_IRQ_MASK_LNA_FOVR2          (uint32_t)0x00000004
#define MM_T_AGC_OFL_IRQ_MASK_LNA_FOVR1          (uint32_t)0x00000002
#define MM_T_AGC_OFL_IRQ_MASK_LNA_FOVR0          (uint32_t)0x00000001
#define MM_T_AGC_OFL_IRQ_FORCE_LNA_FOVR15        (uint32_t)0x00008000
#define MM_T_AGC_OFL_IRQ_FORCE_LNA_FOVR14        (uint32_t)0x00004000
#define MM_T_AGC_OFL_IRQ_FORCE_LNA_FOVR13        (uint32_t)0x00002000
#define MM_T_AGC_OFL_IRQ_FORCE_LNA_FOVR12        (uint32_t)0x00001000
#define MM_T_AGC_OFL_IRQ_FORCE_LNA_FOVR11        (uint32_t)0x00000800
#define MM_T_AGC_OFL_IRQ_FORCE_LNA_FOVR10        (uint32_t)0x00000400
#define MM_T_AGC_OFL_IRQ_FORCE_LNA_FOVR9         (uint32_t)0x00000200
#define MM_T_AGC_OFL_IRQ_FORCE_LNA_FOVR8         (uint32_t)0x00000100
#define MM_T_AGC_OFL_IRQ_FORCE_LNA_FOVR7         (uint32_t)0x00000080
#define MM_T_AGC_OFL_IRQ_FORCE_LNA_FOVR6         (uint32_t)0x00000040
#define MM_T_AGC_OFL_IRQ_FORCE_LNA_FOVR5         (uint32_t)0x00000020
#define MM_T_AGC_OFL_IRQ_FORCE_LNA_FOVR4         (uint32_t)0x00000010
#define MM_T_AGC_OFL_IRQ_FORCE_LNA_FOVR3         (uint32_t)0x00000008
#define MM_T_AGC_OFL_IRQ_FORCE_LNA_FOVR2         (uint32_t)0x00000004
#define MM_T_AGC_OFL_IRQ_FORCE_LNA_FOVR1         (uint32_t)0x00000002
#define MM_T_AGC_OFL_IRQ_FORCE_LNA_FOVR0         (uint32_t)0x00000001
#define MM_T_AGC_OFL_IRQ_DB_LNA_FOVR15           (uint32_t)0x00008000
#define MM_T_AGC_OFL_IRQ_DB_LNA_FOVR14           (uint32_t)0x00004000
#define MM_T_AGC_OFL_IRQ_DB_LNA_FOVR13           (uint32_t)0x00002000
#define MM_T_AGC_OFL_IRQ_DB_LNA_FOVR12           (uint32_t)0x00001000
#define MM_T_AGC_OFL_IRQ_DB_LNA_FOVR11           (uint32_t)0x00000800
#define MM_T_AGC_OFL_IRQ_DB_LNA_FOVR10           (uint32_t)0x00000400
#define MM_T_AGC_OFL_IRQ_DB_LNA_FOVR9            (uint32_t)0x00000200
#define MM_T_AGC_OFL_IRQ_DB_LNA_FOVR8            (uint32_t)0x00000100
#define MM_T_AGC_OFL_IRQ_DB_LNA_FOVR7            (uint32_t)0x00000080
#define MM_T_AGC_OFL_IRQ_DB_LNA_FOVR6            (uint32_t)0x00000040
#define MM_T_AGC_OFL_IRQ_DB_LNA_FOVR5            (uint32_t)0x00000020
#define MM_T_AGC_OFL_IRQ_DB_LNA_FOVR4            (uint32_t)0x00000010
#define MM_T_AGC_OFL_IRQ_DB_LNA_FOVR3            (uint32_t)0x00000008
#define MM_T_AGC_OFL_IRQ_DB_LNA_FOVR2            (uint32_t)0x00000004
#define MM_T_AGC_OFL_IRQ_DB_LNA_FOVR1            (uint32_t)0x00000002
#define MM_T_AGC_OFL_IRQ_DB_LNA_FOVR0            (uint32_t)0x00000001
#define MM_T_AGC_OFL_IRQ_TRIG_LNA_FOVR15         (uint32_t)0x00008000
#define MM_T_AGC_OFL_IRQ_TRIG_LNA_FOVR14         (uint32_t)0x00004000
#define MM_T_AGC_OFL_IRQ_TRIG_LNA_FOVR13         (uint32_t)0x00002000
#define MM_T_AGC_OFL_IRQ_TRIG_LNA_FOVR12         (uint32_t)0x00001000
#define MM_T_AGC_OFL_IRQ_TRIG_LNA_FOVR11         (uint32_t)0x00000800
#define MM_T_AGC_OFL_IRQ_TRIG_LNA_FOVR10         (uint32_t)0x00000400
#define MM_T_AGC_OFL_IRQ_TRIG_LNA_FOVR9          (uint32_t)0x00000200
#define MM_T_AGC_OFL_IRQ_TRIG_LNA_FOVR8          (uint32_t)0x00000100
#define MM_T_AGC_OFL_IRQ_TRIG_LNA_FOVR7          (uint32_t)0x00000080
#define MM_T_AGC_OFL_IRQ_TRIG_LNA_FOVR6          (uint32_t)0x00000040
#define MM_T_AGC_OFL_IRQ_TRIG_LNA_FOVR5          (uint32_t)0x00000020
#define MM_T_AGC_OFL_IRQ_TRIG_LNA_FOVR4          (uint32_t)0x00000010
#define MM_T_AGC_OFL_IRQ_TRIG_LNA_FOVR3          (uint32_t)0x00000008
#define MM_T_AGC_OFL_IRQ_TRIG_LNA_FOVR2          (uint32_t)0x00000004
#define MM_T_AGC_OFL_IRQ_TRIG_LNA_FOVR1          (uint32_t)0x00000002
#define MM_T_AGC_OFL_IRQ_TRIG_LNA_FOVR0          (uint32_t)0x00000001
#define MM_T_AGC_DIG_COMP_CH_0_CASE1_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_0_CASE1_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_1_CASE1_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_1_CASE1_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_2_CASE1_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_2_CASE1_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_3_CASE1_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_3_CASE1_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_4_CASE1_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_4_CASE1_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_5_CASE1_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_5_CASE1_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_6_CASE1_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_6_CASE1_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_7_CASE1_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_7_CASE1_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_8_CASE1_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_8_CASE1_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_9_CASE1_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_9_CASE1_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_10_CASE1_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_10_CASE1_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_11_CASE1_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_11_CASE1_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_12_CASE1_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_12_CASE1_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_13_CASE1_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_13_CASE1_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_14_CASE1_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_14_CASE1_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_15_CASE1_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_15_CASE1_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_0_CASE2_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_0_CASE2_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_1_CASE2_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_1_CASE2_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_2_CASE2_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_2_CASE2_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_3_CASE2_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_3_CASE2_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_4_CASE2_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_4_CASE2_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_5_CASE2_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_5_CASE2_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_6_CASE2_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_6_CASE2_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_7_CASE2_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_7_CASE2_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_8_CASE2_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_8_CASE2_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_9_CASE2_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_9_CASE2_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_10_CASE2_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_10_CASE2_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_11_CASE2_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_11_CASE2_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_12_CASE2_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_12_CASE2_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_13_CASE2_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_13_CASE2_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_14_CASE2_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_14_CASE2_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_15_CASE2_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_15_CASE2_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_0_CASE3_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_0_CASE3_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_1_CASE3_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_1_CASE3_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_2_CASE3_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_2_CASE3_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_3_CASE3_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_3_CASE3_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_4_CASE3_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_4_CASE3_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_5_CASE3_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_5_CASE3_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_6_CASE3_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_6_CASE3_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_7_CASE3_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_7_CASE3_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_8_CASE3_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_8_CASE3_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_9_CASE3_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_9_CASE3_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_10_CASE3_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_10_CASE3_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_11_CASE3_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_11_CASE3_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_12_CASE3_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_12_CASE3_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_13_CASE3_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_13_CASE3_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_14_CASE3_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_14_CASE3_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_15_CASE3_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_15_CASE3_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_0_CASE4_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_0_CASE4_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_1_CASE4_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_1_CASE4_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_2_CASE4_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_2_CASE4_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_3_CASE4_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_3_CASE4_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_4_CASE4_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_4_CASE4_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_5_CASE4_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_5_CASE4_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_6_CASE4_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_6_CASE4_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_7_CASE4_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_7_CASE4_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_8_CASE4_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_8_CASE4_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_9_CASE4_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_9_CASE4_Q_VAL_15_0  (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_10_CASE4_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_10_CASE4_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_11_CASE4_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_11_CASE4_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_12_CASE4_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_12_CASE4_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_13_CASE4_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_13_CASE4_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_14_CASE4_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_14_CASE4_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_DIG_COMP_CH_15_CASE4_I_VAL_31_16 (uint32_t)0xffff0000
#define MM_T_AGC_DIG_COMP_CH_15_CASE4_Q_VAL_15_0 (uint32_t)0x0000ffff
#define MM_T_AGC_CTRL_MODE_4_0                   (uint32_t)0x0000001f
#define MM_T_AGC_TEST_MANUAL_STATUS_CH3_14_12    (uint32_t)0x00007000
#define MM_T_AGC_TEST_MANUAL_STATUS_CH2_10_8     (uint32_t)0x00000700
#define MM_T_AGC_TEST_MANUAL_STATUS_CH1_6_4      (uint32_t)0x00000070
#define MM_T_AGC_TEST_MANUAL_STATUS_CH0_2_0      (uint32_t)0x00000007
#define MM_T_AGC_LINK_COMB_CASE1_CH3_7_6         (uint32_t)0x000000c0
#define MM_T_AGC_LINK_COMB_CASE1_CH2_5_4         (uint32_t)0x00000030
#define MM_T_AGC_LINK_COMB_CASE1_CH1_3_2         (uint32_t)0x0000000c
#define MM_T_AGC_LINK_COMB_CASE1_CH0_1_0         (uint32_t)0x00000003
#define MM_T_AGC_LINK_COMB_CASE2_CH3_7_6         (uint32_t)0x000000c0
#define MM_T_AGC_LINK_COMB_CASE2_CH2_5_4         (uint32_t)0x00000030
#define MM_T_AGC_LINK_COMB_CASE2_CH1_3_2         (uint32_t)0x0000000c
#define MM_T_AGC_LINK_COMB_CASE2_CH0_1_0         (uint32_t)0x00000003
#define MM_T_AGC_LINK_COMB_CASE3_CH3_7_6         (uint32_t)0x000000c0
#define MM_T_AGC_LINK_COMB_CASE3_CH2_5_4         (uint32_t)0x00000030
#define MM_T_AGC_LINK_COMB_CASE3_CH1_3_2         (uint32_t)0x0000000c
#define MM_T_AGC_LINK_COMB_CASE3_CH0_1_0         (uint32_t)0x00000003
#define MM_T_AGC_LINK_COMB_CASE4_CH3_7_6         (uint32_t)0x000000c0
#define MM_T_AGC_LINK_COMB_CASE4_CH2_5_4         (uint32_t)0x00000030
#define MM_T_AGC_LINK_COMB_CASE4_CH1_3_2         (uint32_t)0x0000000c
#define MM_T_AGC_LINK_COMB_CASE4_CH0_1_0         (uint32_t)0x00000003
#define MM_T_AGC_RX0_DLY_COMP_DLY_15_0           (uint32_t)0x0000ffff
#define MM_T_AGC_RX1_DLY_COMP_DLY_15_0           (uint32_t)0x0000ffff
#define MM_T_AGC_RX2_DLY_COMP_DLY_15_0           (uint32_t)0x0000ffff
#define MM_T_AGC_RX3_DLY_COMP_DLY_15_0           (uint32_t)0x0000ffff
#define MM_T_AGC_STATUS_CH3_14_12                (uint32_t)0x00007000
#define MM_T_AGC_STATUS_CH2_10_8                 (uint32_t)0x00000700
#define MM_T_AGC_STATUS_CH1_6_4                  (uint32_t)0x00000070
#define MM_T_AGC_STATUS_CH0_2_0                  (uint32_t)0x00000007
#define MM_T_AGC_CH_0_SLOT_PWR_VALUE_31_0        (uint32_t)0xffffffff
#define MM_T_AGC_CH_1_SLOT_PWR_VALUE_31_0        (uint32_t)0xffffffff
#define MM_T_AGC_CH_2_SLOT_PWR_VALUE_31_0        (uint32_t)0xffffffff
#define MM_T_AGC_CH_3_SLOT_PWR_VALUE_31_0        (uint32_t)0xffffffff
#define MM_T_AGC_SLOT_NO_CH3_28_24               (uint32_t)0x1f000000
#define MM_T_AGC_SLOT_NO_CH2_20_16               (uint32_t)0x001f0000
#define MM_T_AGC_SLOT_NO_CH1_12_8                (uint32_t)0x00001f00
#define MM_T_AGC_SLOT_NO_CH0_4_0                 (uint32_t)0x0000001f
#define MM_T_AGC_THRESHOLD_PWR0_VALUE_31_0       (uint32_t)0xffffffff
#define MM_T_AGC_THRESHOLD_PWR1_VALUE_31_0       (uint32_t)0xffffffff
#define MM_T_AGC_THRESHOLD_PWR2_VALUE_31_0       (uint32_t)0xffffffff
#define MM_T_AGC_THRESHOLD_PWR3_VALUE_31_0       (uint32_t)0xffffffff
#define MM_T_AGC_DBG_CNT_CTRL_FUN_31_0           (uint32_t)0xffffffff
#define MM_T_AGC_DBG_CNT_STT_31_0                (uint32_t)0xffffffff
#define MM_T_AGC_LNA_FOVR_CTRL_CNT_15_0          (uint32_t)0x0000ffff

/*** REG *********************************************************************/
#define MM_T_SERDES_GTX_DPORT_0                  (uint32_t)0x00002c00
#define MM_T_SERDES_GTX_DPORT_1                  (uint32_t)0x00002c10
#define MM_T_SERDES_GTX_DPORT_2                  (uint32_t)0x00002c20
#define MM_T_SERDES_GTX_DPORT_3                  (uint32_t)0x00002c30
#define MM_T_SERDES_GTX_DPORT_4                  (uint32_t)0x00002c40
#define MM_T_SERDES_GTX_DPORT1_0                 (uint32_t)0x00002c01
#define MM_T_SERDES_GTX_DPORT1_1                 (uint32_t)0x00002c11
#define MM_T_SERDES_GTX_DPORT1_2                 (uint32_t)0x00002c21
#define MM_T_SERDES_GTX_DPORT1_3                 (uint32_t)0x00002c31
#define MM_T_SERDES_GTX_DPORT1_4                 (uint32_t)0x00002c41
#define MM_T_SERDES_GTX_CTRL_0                   (uint32_t)0x00002c02
#define MM_T_SERDES_GTX_CTRL_1                   (uint32_t)0x00002c12
#define MM_T_SERDES_GTX_CTRL_2                   (uint32_t)0x00002c22
#define MM_T_SERDES_GTX_CTRL_3                   (uint32_t)0x00002c32
#define MM_T_SERDES_GTX_CTRL_4                   (uint32_t)0x00002c42
#define MM_T_SERDES_GTX_CTRL2_0                  (uint32_t)0x00002c03
#define MM_T_SERDES_GTX_CTRL2_1                  (uint32_t)0x00002c13
#define MM_T_SERDES_GTX_CTRL2_2                  (uint32_t)0x00002c23
#define MM_T_SERDES_GTX_CTRL2_3                  (uint32_t)0x00002c33
#define MM_T_SERDES_GTX_CTRL2_4                  (uint32_t)0x00002c43
#define MM_T_SERDES_GTX_STATUS_0                 (uint32_t)0x00002c04
#define MM_T_SERDES_GTX_STATUS_1                 (uint32_t)0x00002c14
#define MM_T_SERDES_GTX_STATUS_2                 (uint32_t)0x00002c24
#define MM_T_SERDES_GTX_STATUS_3                 (uint32_t)0x00002c34
#define MM_T_SERDES_GTX_STATUS_4                 (uint32_t)0x00002c44
#define MM_T_SERDES_GTX_STATUS1_0                (uint32_t)0x00002c05
#define MM_T_SERDES_GTX_STATUS1_1                (uint32_t)0x00002c15
#define MM_T_SERDES_GTX_STATUS1_2                (uint32_t)0x00002c25
#define MM_T_SERDES_GTX_STATUS1_3                (uint32_t)0x00002c35
#define MM_T_SERDES_GTX_STATUS1_4                (uint32_t)0x00002c45
#define MM_T_SERDES_PRBS_ERR_0                   (uint32_t)0x00002c06
#define MM_T_SERDES_PRBS_ERR_1                   (uint32_t)0x00002c16
#define MM_T_SERDES_PRBS_ERR_2                   (uint32_t)0x00002c26
#define MM_T_SERDES_PRBS_ERR_3                   (uint32_t)0x00002c36
#define MM_T_SERDES_PRBS_ERR_4                   (uint32_t)0x00002c46
#define MM_T_SERDES_QPLL_RST                     (uint32_t)0x00002c60

/*** FIELD *******************************************************************/
#define MM_T_SERDES_GTX_DPORT_0_ADDR_25_16       (uint32_t)0x03ff0000
#define MM_T_SERDES_GTX_DPORT_0_DATA_15_0        (uint32_t)0x0000ffff
#define MM_T_SERDES_GTX_DPORT_1_ADDR_25_16       (uint32_t)0x03ff0000
#define MM_T_SERDES_GTX_DPORT_1_DATA_15_0        (uint32_t)0x0000ffff
#define MM_T_SERDES_GTX_DPORT_2_ADDR_25_16       (uint32_t)0x03ff0000
#define MM_T_SERDES_GTX_DPORT_2_DATA_15_0        (uint32_t)0x0000ffff
#define MM_T_SERDES_GTX_DPORT_3_ADDR_25_16       (uint32_t)0x03ff0000
#define MM_T_SERDES_GTX_DPORT_3_DATA_15_0        (uint32_t)0x0000ffff
#define MM_T_SERDES_GTX_DPORT_4_ADDR_25_16       (uint32_t)0x03ff0000
#define MM_T_SERDES_GTX_DPORT_4_DATA_15_0        (uint32_t)0x0000ffff
#define MM_T_SERDES_GTX_DPORT1_0_EN              (uint32_t)0x80000000
#define MM_T_SERDES_GTX_DPORT1_0_RWN             (uint32_t)0x08000000
#define MM_T_SERDES_GTX_DPORT1_0_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_T_SERDES_GTX_DPORT1_0_DATA_15_0       (uint32_t)0x0000ffff
#define MM_T_SERDES_GTX_DPORT1_1_EN              (uint32_t)0x80000000
#define MM_T_SERDES_GTX_DPORT1_1_RWN             (uint32_t)0x08000000
#define MM_T_SERDES_GTX_DPORT1_1_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_T_SERDES_GTX_DPORT1_1_DATA_15_0       (uint32_t)0x0000ffff
#define MM_T_SERDES_GTX_DPORT1_2_EN              (uint32_t)0x80000000
#define MM_T_SERDES_GTX_DPORT1_2_RWN             (uint32_t)0x08000000
#define MM_T_SERDES_GTX_DPORT1_2_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_T_SERDES_GTX_DPORT1_2_DATA_15_0       (uint32_t)0x0000ffff
#define MM_T_SERDES_GTX_DPORT1_3_EN              (uint32_t)0x80000000
#define MM_T_SERDES_GTX_DPORT1_3_RWN             (uint32_t)0x08000000
#define MM_T_SERDES_GTX_DPORT1_3_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_T_SERDES_GTX_DPORT1_3_DATA_15_0       (uint32_t)0x0000ffff
#define MM_T_SERDES_GTX_DPORT1_4_EN              (uint32_t)0x80000000
#define MM_T_SERDES_GTX_DPORT1_4_RWN             (uint32_t)0x08000000
#define MM_T_SERDES_GTX_DPORT1_4_ADDR_25_16      (uint32_t)0x03ff0000
#define MM_T_SERDES_GTX_DPORT1_4_DATA_15_0       (uint32_t)0x0000ffff
#define MM_T_SERDES_GTX_CTRL_0_STATUS_CLR        (uint32_t)0x20000000
#define MM_T_SERDES_GTX_CTRL_0_DATAPATH_RST      (uint32_t)0x10000000
#define MM_T_SERDES_GTX_CTRL_0_RXLPMEN           (uint32_t)0x08000000
#define MM_T_SERDES_GTX_CTRL_0_TX_INHABIT        (uint32_t)0x04000000
#define MM_T_SERDES_GTX_CTRL_0_LOOPBACK_25_23    (uint32_t)0x03800000
#define MM_T_SERDES_GTX_CTRL_0_RXDFELPMRESET     (uint32_t)0x00400000
#define MM_T_SERDES_GTX_CTRL_0_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_T_SERDES_GTX_CTRL_0_TXPD_16_15        (uint32_t)0x00018000
#define MM_T_SERDES_GTX_CTRL_0_RXPD_14_13        (uint32_t)0x00006000
#define MM_T_SERDES_GTX_CTRL_0_TXDIFFCTRL_12_8   (uint32_t)0x00001f00
#define MM_T_SERDES_GTX_CTRL_0_TXPOSTCURSOR_7_3  (uint32_t)0x000000f8
#define MM_T_SERDES_GTX_CTRL_0_GTRXRESET         (uint32_t)0x00000004
#define MM_T_SERDES_GTX_CTRL_0_GTTXRESET         (uint32_t)0x00000002
#define MM_T_SERDES_GTX_CTRL_0_GREST             (uint32_t)0x00000001
#define MM_T_SERDES_GTX_CTRL_1_STATUS_CLR        (uint32_t)0x20000000
#define MM_T_SERDES_GTX_CTRL_1_DATAPATH_RST      (uint32_t)0x10000000
#define MM_T_SERDES_GTX_CTRL_1_RXLPMEN           (uint32_t)0x08000000
#define MM_T_SERDES_GTX_CTRL_1_TX_INHABIT        (uint32_t)0x04000000
#define MM_T_SERDES_GTX_CTRL_1_LOOPBACK_25_23    (uint32_t)0x03800000
#define MM_T_SERDES_GTX_CTRL_1_RXDFELPMRESET     (uint32_t)0x00400000
#define MM_T_SERDES_GTX_CTRL_1_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_T_SERDES_GTX_CTRL_1_TXPD_16_15        (uint32_t)0x00018000
#define MM_T_SERDES_GTX_CTRL_1_RXPD_14_13        (uint32_t)0x00006000
#define MM_T_SERDES_GTX_CTRL_1_TXDIFFCTRL_12_8   (uint32_t)0x00001f00
#define MM_T_SERDES_GTX_CTRL_1_TXPOSTCURSOR_7_3  (uint32_t)0x000000f8
#define MM_T_SERDES_GTX_CTRL_1_GTRXRESET         (uint32_t)0x00000004
#define MM_T_SERDES_GTX_CTRL_1_GTTXRESET         (uint32_t)0x00000002
#define MM_T_SERDES_GTX_CTRL_1_GREST             (uint32_t)0x00000001
#define MM_T_SERDES_GTX_CTRL_2_STATUS_CLR        (uint32_t)0x20000000
#define MM_T_SERDES_GTX_CTRL_2_DATAPATH_RST      (uint32_t)0x10000000
#define MM_T_SERDES_GTX_CTRL_2_RXLPMEN           (uint32_t)0x08000000
#define MM_T_SERDES_GTX_CTRL_2_TX_INHABIT        (uint32_t)0x04000000
#define MM_T_SERDES_GTX_CTRL_2_LOOPBACK_25_23    (uint32_t)0x03800000
#define MM_T_SERDES_GTX_CTRL_2_RXDFELPMRESET     (uint32_t)0x00400000
#define MM_T_SERDES_GTX_CTRL_2_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_T_SERDES_GTX_CTRL_2_TXPD_16_15        (uint32_t)0x00018000
#define MM_T_SERDES_GTX_CTRL_2_RXPD_14_13        (uint32_t)0x00006000
#define MM_T_SERDES_GTX_CTRL_2_TXDIFFCTRL_12_8   (uint32_t)0x00001f00
#define MM_T_SERDES_GTX_CTRL_2_TXPOSTCURSOR_7_3  (uint32_t)0x000000f8
#define MM_T_SERDES_GTX_CTRL_2_GTRXRESET         (uint32_t)0x00000004
#define MM_T_SERDES_GTX_CTRL_2_GTTXRESET         (uint32_t)0x00000002
#define MM_T_SERDES_GTX_CTRL_2_GREST             (uint32_t)0x00000001
#define MM_T_SERDES_GTX_CTRL_3_STATUS_CLR        (uint32_t)0x20000000
#define MM_T_SERDES_GTX_CTRL_3_DATAPATH_RST      (uint32_t)0x10000000
#define MM_T_SERDES_GTX_CTRL_3_RXLPMEN           (uint32_t)0x08000000
#define MM_T_SERDES_GTX_CTRL_3_TX_INHABIT        (uint32_t)0x04000000
#define MM_T_SERDES_GTX_CTRL_3_LOOPBACK_25_23    (uint32_t)0x03800000
#define MM_T_SERDES_GTX_CTRL_3_RXDFELPMRESET     (uint32_t)0x00400000
#define MM_T_SERDES_GTX_CTRL_3_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_T_SERDES_GTX_CTRL_3_TXPD_16_15        (uint32_t)0x00018000
#define MM_T_SERDES_GTX_CTRL_3_RXPD_14_13        (uint32_t)0x00006000
#define MM_T_SERDES_GTX_CTRL_3_TXDIFFCTRL_12_8   (uint32_t)0x00001f00
#define MM_T_SERDES_GTX_CTRL_3_TXPOSTCURSOR_7_3  (uint32_t)0x000000f8
#define MM_T_SERDES_GTX_CTRL_3_GTRXRESET         (uint32_t)0x00000004
#define MM_T_SERDES_GTX_CTRL_3_GTTXRESET         (uint32_t)0x00000002
#define MM_T_SERDES_GTX_CTRL_3_GREST             (uint32_t)0x00000001
#define MM_T_SERDES_GTX_CTRL_4_STATUS_CLR        (uint32_t)0x20000000
#define MM_T_SERDES_GTX_CTRL_4_DATAPATH_RST      (uint32_t)0x10000000
#define MM_T_SERDES_GTX_CTRL_4_RXLPMEN           (uint32_t)0x08000000
#define MM_T_SERDES_GTX_CTRL_4_TX_INHABIT        (uint32_t)0x04000000
#define MM_T_SERDES_GTX_CTRL_4_LOOPBACK_25_23    (uint32_t)0x03800000
#define MM_T_SERDES_GTX_CTRL_4_RXDFELPMRESET     (uint32_t)0x00400000
#define MM_T_SERDES_GTX_CTRL_4_TXPRECURSOR_21_17 (uint32_t)0x003e0000
#define MM_T_SERDES_GTX_CTRL_4_TXPD_16_15        (uint32_t)0x00018000
#define MM_T_SERDES_GTX_CTRL_4_RXPD_14_13        (uint32_t)0x00006000
#define MM_T_SERDES_GTX_CTRL_4_TXDIFFCTRL_12_8   (uint32_t)0x00001f00
#define MM_T_SERDES_GTX_CTRL_4_TXPOSTCURSOR_7_3  (uint32_t)0x000000f8
#define MM_T_SERDES_GTX_CTRL_4_GTRXRESET         (uint32_t)0x00000004
#define MM_T_SERDES_GTX_CTRL_4_GTTXRESET         (uint32_t)0x00000002
#define MM_T_SERDES_GTX_CTRL_4_GREST             (uint32_t)0x00000001
#define MM_T_SERDES_GTX_CTRL2_0_RXPRBS_SEL_9_6   (uint32_t)0x000003c0
#define MM_T_SERDES_GTX_CTRL2_0_RXPRBS_RST       (uint32_t)0x00000020
#define MM_T_SERDES_GTX_CTRL2_0_TXPRBS_SEL_4_1   (uint32_t)0x0000001e
#define MM_T_SERDES_GTX_CTRL2_0_TXPRBS_F_ERR     (uint32_t)0x00000001
#define MM_T_SERDES_GTX_CTRL2_1_RXPRBS_SEL_9_6   (uint32_t)0x000003c0
#define MM_T_SERDES_GTX_CTRL2_1_RXPRBS_RST       (uint32_t)0x00000020
#define MM_T_SERDES_GTX_CTRL2_1_TXPRBS_SEL_4_1   (uint32_t)0x0000001e
#define MM_T_SERDES_GTX_CTRL2_1_TXPRBS_F_ERR     (uint32_t)0x00000001
#define MM_T_SERDES_GTX_CTRL2_2_RXPRBS_SEL_9_6   (uint32_t)0x000003c0
#define MM_T_SERDES_GTX_CTRL2_2_RXPRBS_RST       (uint32_t)0x00000020
#define MM_T_SERDES_GTX_CTRL2_2_TXPRBS_SEL_4_1   (uint32_t)0x0000001e
#define MM_T_SERDES_GTX_CTRL2_2_TXPRBS_F_ERR     (uint32_t)0x00000001
#define MM_T_SERDES_GTX_CTRL2_3_RXPRBS_SEL_9_6   (uint32_t)0x000003c0
#define MM_T_SERDES_GTX_CTRL2_3_RXPRBS_RST       (uint32_t)0x00000020
#define MM_T_SERDES_GTX_CTRL2_3_TXPRBS_SEL_4_1   (uint32_t)0x0000001e
#define MM_T_SERDES_GTX_CTRL2_3_TXPRBS_F_ERR     (uint32_t)0x00000001
#define MM_T_SERDES_GTX_CTRL2_4_RXPRBS_SEL_9_6   (uint32_t)0x000003c0
#define MM_T_SERDES_GTX_CTRL2_4_RXPRBS_RST       (uint32_t)0x00000020
#define MM_T_SERDES_GTX_CTRL2_4_TXPRBS_SEL_4_1   (uint32_t)0x0000001e
#define MM_T_SERDES_GTX_CTRL2_4_TXPRBS_F_ERR     (uint32_t)0x00000001
#define MM_T_SERDES_GTX_STATUS_0_RXCDRLOCK       (uint32_t)0x40000000
#define MM_T_SERDES_GTX_STATUS_0_RXRESETDONE     (uint32_t)0x20000000
#define MM_T_SERDES_GTX_STATUS_0_RXPHALIGNDONE   (uint32_t)0x10000000
#define MM_T_SERDES_GTX_STATUS_0_TXRESETDONE     (uint32_t)0x04000000
#define MM_T_SERDES_GTX_STATUS_0_QPLLLOCK        (uint32_t)0x02000000
#define MM_T_SERDES_GTX_STATUS_0_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_T_SERDES_GTX_STATUS_0_RXDISPERR_15_8  (uint32_t)0x0000ff00
#define MM_T_SERDES_GTX_STATUS_0_RXNOTINTABLE_7_0 (uint32_t)0x000000ff
#define MM_T_SERDES_GTX_STATUS_1_RXCDRLOCK       (uint32_t)0x40000000
#define MM_T_SERDES_GTX_STATUS_1_RXRESETDONE     (uint32_t)0x20000000
#define MM_T_SERDES_GTX_STATUS_1_RXPHALIGNDONE   (uint32_t)0x10000000
#define MM_T_SERDES_GTX_STATUS_1_TXRESETDONE     (uint32_t)0x04000000
#define MM_T_SERDES_GTX_STATUS_1_QPLLLOCK        (uint32_t)0x02000000
#define MM_T_SERDES_GTX_STATUS_1_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_T_SERDES_GTX_STATUS_1_RXDISPERR_15_8  (uint32_t)0x0000ff00
#define MM_T_SERDES_GTX_STATUS_1_RXNOTINTABLE_7_0 (uint32_t)0x000000ff
#define MM_T_SERDES_GTX_STATUS_2_RXCDRLOCK       (uint32_t)0x40000000
#define MM_T_SERDES_GTX_STATUS_2_RXRESETDONE     (uint32_t)0x20000000
#define MM_T_SERDES_GTX_STATUS_2_RXPHALIGNDONE   (uint32_t)0x10000000
#define MM_T_SERDES_GTX_STATUS_2_TXRESETDONE     (uint32_t)0x04000000
#define MM_T_SERDES_GTX_STATUS_2_QPLLLOCK        (uint32_t)0x02000000
#define MM_T_SERDES_GTX_STATUS_2_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_T_SERDES_GTX_STATUS_2_RXDISPERR_15_8  (uint32_t)0x0000ff00
#define MM_T_SERDES_GTX_STATUS_2_RXNOTINTABLE_7_0 (uint32_t)0x000000ff
#define MM_T_SERDES_GTX_STATUS_3_RXCDRLOCK       (uint32_t)0x40000000
#define MM_T_SERDES_GTX_STATUS_3_RXRESETDONE     (uint32_t)0x20000000
#define MM_T_SERDES_GTX_STATUS_3_RXPHALIGNDONE   (uint32_t)0x10000000
#define MM_T_SERDES_GTX_STATUS_3_TXRESETDONE     (uint32_t)0x04000000
#define MM_T_SERDES_GTX_STATUS_3_QPLLLOCK        (uint32_t)0x02000000
#define MM_T_SERDES_GTX_STATUS_3_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_T_SERDES_GTX_STATUS_3_RXDISPERR_15_8  (uint32_t)0x0000ff00
#define MM_T_SERDES_GTX_STATUS_3_RXNOTINTABLE_7_0 (uint32_t)0x000000ff
#define MM_T_SERDES_GTX_STATUS_4_RXCDRLOCK       (uint32_t)0x40000000
#define MM_T_SERDES_GTX_STATUS_4_RXRESETDONE     (uint32_t)0x20000000
#define MM_T_SERDES_GTX_STATUS_4_RXPHALIGNDONE   (uint32_t)0x10000000
#define MM_T_SERDES_GTX_STATUS_4_TXRESETDONE     (uint32_t)0x04000000
#define MM_T_SERDES_GTX_STATUS_4_QPLLLOCK        (uint32_t)0x02000000
#define MM_T_SERDES_GTX_STATUS_4_DATA_ADJ_CNT_23_16 (uint32_t)0x00ff0000
#define MM_T_SERDES_GTX_STATUS_4_RXDISPERR_15_8  (uint32_t)0x0000ff00
#define MM_T_SERDES_GTX_STATUS_4_RXNOTINTABLE_7_0 (uint32_t)0x000000ff
#define MM_T_SERDES_GTX_STATUS1_0_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_T_SERDES_GTX_STATUS1_0_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_T_SERDES_GTX_STATUS1_0_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_T_SERDES_GTX_STATUS1_0_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_T_SERDES_GTX_STATUS1_0_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_T_SERDES_GTX_STATUS1_0_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_T_SERDES_GTX_STATUS1_1_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_T_SERDES_GTX_STATUS1_1_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_T_SERDES_GTX_STATUS1_1_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_T_SERDES_GTX_STATUS1_1_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_T_SERDES_GTX_STATUS1_1_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_T_SERDES_GTX_STATUS1_1_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_T_SERDES_GTX_STATUS1_2_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_T_SERDES_GTX_STATUS1_2_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_T_SERDES_GTX_STATUS1_2_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_T_SERDES_GTX_STATUS1_2_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_T_SERDES_GTX_STATUS1_2_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_T_SERDES_GTX_STATUS1_2_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_T_SERDES_GTX_STATUS1_3_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_T_SERDES_GTX_STATUS1_3_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_T_SERDES_GTX_STATUS1_3_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_T_SERDES_GTX_STATUS1_3_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_T_SERDES_GTX_STATUS1_3_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_T_SERDES_GTX_STATUS1_3_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_T_SERDES_GTX_STATUS1_4_DATA_PATH_RESET_CNTER_31_24 (uint32_t)0xff000000
#define MM_T_SERDES_GTX_STATUS1_4_DATA_PATH_CDR_ULOCK_CNTER_23_16 (uint32_t)0x00ff0000
#define MM_T_SERDES_GTX_STATUS1_4_RXPRBSERR_INDIC (uint32_t)0x00000200
#define MM_T_SERDES_GTX_STATUS1_4_SM_RESET_RX_8_6 (uint32_t)0x000001c0
#define MM_T_SERDES_GTX_STATUS1_4_SM_RESET_TX_5_3 (uint32_t)0x00000038
#define MM_T_SERDES_GTX_STATUS1_4_SM_RESET_ALL_2_0 (uint32_t)0x00000007
#define MM_T_SERDES_PRBS_ERR_0_CNT_31_0          (uint32_t)0xffffffff
#define MM_T_SERDES_PRBS_ERR_1_CNT_31_0          (uint32_t)0xffffffff
#define MM_T_SERDES_PRBS_ERR_2_CNT_31_0          (uint32_t)0xffffffff
#define MM_T_SERDES_PRBS_ERR_3_CNT_31_0          (uint32_t)0xffffffff
#define MM_T_SERDES_PRBS_ERR_4_CNT_31_0          (uint32_t)0xffffffff
#define MM_T_SERDES_QPLL_RST_QPLL1_RESET         (uint32_t)0x00000002
#define MM_T_SERDES_QPLL_RST_QPLL0_RESET         (uint32_t)0x00000001

/*** REG *********************************************************************/
#define MM_T_DATA_SRC_RAM_MEM                    (uint32_t)0x00004000
#define MM_T_DATA_SRC_DDS_FREQ                   (uint32_t)0x00006000
#define MM_T_DATA_SRC_DDS_GAIN                   (uint32_t)0x00006001
#define MM_T_DATA_SRC_DAC_SRC_SEL                (uint32_t)0x00006002
#define MM_T_DATA_SRC_RAM_END_ADDR               (uint32_t)0x00006003
#define MM_T_DATA_SRC_RAM_DEST_SEL               (uint32_t)0x00006004

/*** FIELD *******************************************************************/
#define MM_T_DATA_SRC_DDS_FREQ_VAL_31_0          (uint32_t)0xffffffff
#define MM_T_DATA_SRC_DDS_GAIN_VAL_15_0          (uint32_t)0x0000ffff
#define MM_T_DATA_SRC_DAC_SRC_SEL_VAL8_31_28     (uint32_t)0xf0000000
#define MM_T_DATA_SRC_DAC_SRC_SEL_VAL7_27_24     (uint32_t)0x0f000000
#define MM_T_DATA_SRC_DAC_SRC_SEL_VAL6_23_20     (uint32_t)0x00f00000
#define MM_T_DATA_SRC_DAC_SRC_SEL_VAL5_19_16     (uint32_t)0x000f0000
#define MM_T_DATA_SRC_DAC_SRC_SEL_VAL4_15_12     (uint32_t)0x0000f000
#define MM_T_DATA_SRC_DAC_SRC_SEL_VAL3_11_8      (uint32_t)0x00000f00
#define MM_T_DATA_SRC_DAC_SRC_SEL_VAL2_7_4       (uint32_t)0x000000f0
#define MM_T_DATA_SRC_DAC_SRC_SEL_VAL1_3_0       (uint32_t)0x0000000f
#define MM_T_DATA_SRC_RAM_END_ADDR_VAL_12_0      (uint32_t)0x00001fff
#define MM_T_DATA_SRC_RAM_DEST_SEL_VAL           (uint32_t)0x00000001

/*** REG *********************************************************************/
#define MM_T_WIRETAP_IRQ                         (uint32_t)0x00008000
#define MM_T_WIRETAP_IRQ_TRAP                    (uint32_t)0x00008001
#define MM_T_WIRETAP_IRQ_MASK                    (uint32_t)0x00008002
#define MM_T_WIRETAP_IRQ_FORCE                   (uint32_t)0x00008003
#define MM_T_WIRETAP_IRQ_DB                      (uint32_t)0x00008004
#define MM_T_WIRETAP_IRQ_TRIG                    (uint32_t)0x00008005
#define MM_T_WIRETAP_CH_CFG                      (uint32_t)0x00008006
#define MM_T_WIRETAP_STATUS                      (uint32_t)0x00008007
#define MM_T_WIRETAP_DBG_CTRL                    (uint32_t)0x00008008
#define MM_T_WIRETAP_EXE_CTRL                    (uint32_t)0x00008009
#define MM_T_WIRETAP_CH0_BASE_ADDR               (uint32_t)0x0000800a
#define MM_T_WIRETAP_CH1_BASE_ADDR               (uint32_t)0x0000800b
#define MM_T_WIRETAP_CH2_BASE_ADDR               (uint32_t)0x0000800c
#define MM_T_WIRETAP_CH0_SPACE                   (uint32_t)0x0000800d
#define MM_T_WIRETAP_CH1_SPACE                   (uint32_t)0x0000800e
#define MM_T_WIRETAP_CH2_SPACE                   (uint32_t)0x0000800f
#define MM_T_WIRETAP_CH0_INT_DELAY               (uint32_t)0x00008010
#define MM_T_WIRETAP_CH1_INT_DELAY               (uint32_t)0x00008011
#define MM_T_WIRETAP_CH2_INT_DELAY               (uint32_t)0x00008012
#define MM_T_WIRETAP_CH0_CFG                     (uint32_t)0x00008013
#define MM_T_WIRETAP_CH1_CFG                     (uint32_t)0x00008014
#define MM_T_WIRETAP_CH2_CFG                     (uint32_t)0x00008015
#define MM_T_WIRETAP_TRIG_DELAY                  (uint32_t)0x00008016
#define MM_T_WIRETAP_TRIG_WIDTH                  (uint32_t)0x00008017

/*** FIELD *******************************************************************/
#define MM_T_WIRETAP_IRQ_HP0_DATA_DONE           (uint32_t)0x80000000
#define MM_T_WIRETAP_IRQ_HP1_DATA_DONE           (uint32_t)0x40000000
#define MM_T_WIRETAP_IRQ_HP2_DATA_DONE           (uint32_t)0x20000000
#define MM_T_WIRETAP_IRQ_TRAP_HP0_DATA_DONE      (uint32_t)0x80000000
#define MM_T_WIRETAP_IRQ_TRAP_HP1_DATA_DONE      (uint32_t)0x40000000
#define MM_T_WIRETAP_IRQ_TRAP_HP2_DATA_DONE      (uint32_t)0x20000000
#define MM_T_WIRETAP_IRQ_MASK_HP0_DATA_DONE      (uint32_t)0x80000000
#define MM_T_WIRETAP_IRQ_MASK_HP1_DATA_DONE      (uint32_t)0x40000000
#define MM_T_WIRETAP_IRQ_MASK_HP2_DATA_DONE      (uint32_t)0x20000000
#define MM_T_WIRETAP_IRQ_FORCE_HP0_DATA_DONE     (uint32_t)0x80000000
#define MM_T_WIRETAP_IRQ_FORCE_HP1_DATA_DONE     (uint32_t)0x40000000
#define MM_T_WIRETAP_IRQ_FORCE_HP2_DATA_DONE     (uint32_t)0x20000000
#define MM_T_WIRETAP_IRQ_DB_HP0_DATA_DONE        (uint32_t)0x80000000
#define MM_T_WIRETAP_IRQ_DB_HP1_DATA_DONE        (uint32_t)0x40000000
#define MM_T_WIRETAP_IRQ_DB_HP2_DATA_DONE        (uint32_t)0x20000000
#define MM_T_WIRETAP_IRQ_TRIG_HP0_DATA_DONE      (uint32_t)0x80000000
#define MM_T_WIRETAP_IRQ_TRIG_HP1_DATA_DONE      (uint32_t)0x40000000
#define MM_T_WIRETAP_IRQ_TRIG_HP2_DATA_DONE      (uint32_t)0x20000000
#define MM_T_WIRETAP_CH_CFG_CAR_SEL_12_11        (uint32_t)0x00001800
#define MM_T_WIRETAP_CH_CFG_TRIG_MODE_10_9       (uint32_t)0x00000600
#define MM_T_WIRETAP_CH_CFG_CH2_SEQ              (uint32_t)0x00000100
#define MM_T_WIRETAP_CH_CFG_CH1_SEQ              (uint32_t)0x00000080
#define MM_T_WIRETAP_CH_CFG_CH0_SEQ              (uint32_t)0x00000040
#define MM_T_WIRETAP_CH_CFG_CH2_EN               (uint32_t)0x00000020
#define MM_T_WIRETAP_CH_CFG_CH1_EN               (uint32_t)0x00000010
#define MM_T_WIRETAP_CH_CFG_CH0_EN               (uint32_t)0x00000008
#define MM_T_WIRETAP_CH_CFG_CH2_SPD              (uint32_t)0x00000004
#define MM_T_WIRETAP_CH_CFG_CH1_SPD              (uint32_t)0x00000002
#define MM_T_WIRETAP_CH_CFG_CH0_SPD              (uint32_t)0x00000001
#define MM_T_WIRETAP_STATUS_CH2_DATA_FIFO_DROP   (uint32_t)0x80000000
#define MM_T_WIRETAP_STATUS_CH2_CMD_FIFO_DROP    (uint32_t)0x40000000
#define MM_T_WIRETAP_STATUS_CH1_DATA_FIFO_DROP   (uint32_t)0x20000000
#define MM_T_WIRETAP_STATUS_CH1_CMD_FIFO_DROP    (uint32_t)0x10000000
#define MM_T_WIRETAP_STATUS_CH0_DATA_FIFO_DROP   (uint32_t)0x08000000
#define MM_T_WIRETAP_STATUS_CH0_CMD_FIFO_DROP    (uint32_t)0x04000000
#define MM_T_WIRETAP_STATUS_CH2_DRAM_OUT_RANGE   (uint32_t)0x02000000
#define MM_T_WIRETAP_STATUS_CH1_DRAM_OUT_RANGE   (uint32_t)0x01000000
#define MM_T_WIRETAP_STATUS_CH0_DRAM_OUT_RANGE   (uint32_t)0x00800000
#define MM_T_WIRETAP_STATUS_CH2_DM_ERR           (uint32_t)0x00400000
#define MM_T_WIRETAP_STATUS_CH1_DM_ERR           (uint32_t)0x00200000
#define MM_T_WIRETAP_STATUS_CH0_DM_ERR           (uint32_t)0x00100000
#define MM_T_WIRETAP_STATUS_CH2_SOF_ERR          (uint32_t)0x00080000
#define MM_T_WIRETAP_STATUS_CH1_SOF_ERR          (uint32_t)0x00040000
#define MM_T_WIRETAP_STATUS_CH0_SOF_ERR          (uint32_t)0x00020000
#define MM_T_WIRETAP_STATUS_CH2_EOF_ERR          (uint32_t)0x00010000
#define MM_T_WIRETAP_STATUS_CH1_EOF_ERR          (uint32_t)0x00008000
#define MM_T_WIRETAP_STATUS_CH0_EOF_ERR          (uint32_t)0x00004000
#define MM_T_WIRETAP_STATUS_CROS_TRIG            (uint32_t)0x00001000
#define MM_T_WIRETAP_DBG_CTRL_FRM_LEN_31_0       (uint32_t)0xffffffff
#define MM_T_WIRETAP_EXE_CTRL_START              (uint32_t)0x00000001
#define MM_T_WIRETAP_CH0_BASE_ADDR_ADDR_31_0     (uint32_t)0xffffffff
#define MM_T_WIRETAP_CH1_BASE_ADDR_ADDR_31_0     (uint32_t)0xffffffff
#define MM_T_WIRETAP_CH2_BASE_ADDR_ADDR_31_0     (uint32_t)0xffffffff
#define MM_T_WIRETAP_CH0_SPACE_LEN_31_0          (uint32_t)0xffffffff
#define MM_T_WIRETAP_CH1_SPACE_LEN_31_0          (uint32_t)0xffffffff
#define MM_T_WIRETAP_CH2_SPACE_LEN_31_0          (uint32_t)0xffffffff
#define MM_T_WIRETAP_CH0_INT_DELAY_CYC_15_0      (uint32_t)0x0000ffff
#define MM_T_WIRETAP_CH1_INT_DELAY_CYC_15_0      (uint32_t)0x0000ffff
#define MM_T_WIRETAP_CH2_INT_DELAY_CYC_15_0      (uint32_t)0x0000ffff
#define MM_T_WIRETAP_CH0_CFG_M_31_16             (uint32_t)0xffff0000
#define MM_T_WIRETAP_CH0_CFG_CH_1_0              (uint32_t)0x00000003
#define MM_T_WIRETAP_CH1_CFG_M_31_16             (uint32_t)0xffff0000
#define MM_T_WIRETAP_CH1_CFG_CH_1_0              (uint32_t)0x00000003
#define MM_T_WIRETAP_CH2_CFG_M_31_16             (uint32_t)0xffff0000
#define MM_T_WIRETAP_CH2_CFG_CH_1_0              (uint32_t)0x00000003
#define MM_T_WIRETAP_TRIG_DELAY_CYC_31_0         (uint32_t)0xffffffff
#define MM_T_WIRETAP_TRIG_WIDTH_CYC_31_0         (uint32_t)0xffffffff

/*** REG *********************************************************************/
#define MM_T_DPD0_RAM_MEM                        (uint32_t)0x00008400

/*** FIELD *******************************************************************/

/*** REG *********************************************************************/
#define MM_T_DPD1_RAM_MEM                        (uint32_t)0x00008800

/*** FIELD *******************************************************************/

#define MA_MIMO_TRXM_REGISTERS_NO    1350
#define MA_MIMO_TRXM_BIT_GROUPS_NO   4522

#endif

