<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: cpu/minor/fetch1.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_6d80b100e20d800875bfc40847a35c08.html">minor</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">fetch1.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="fetch1_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2013-2014 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Andrew Bardsley</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#ifndef __CPU_MINOR_FETCH1_HH__</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define __CPU_MINOR_FETCH1_HH__</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="buffers_8hh.html">cpu/minor/buffers.hh</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2minor_2cpu_8hh.html">cpu/minor/cpu.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="pipe__data_8hh.html">cpu/minor/pipe_data.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="packet_8hh.html">mem/packet.hh</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceMinor.html">Minor</a></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;{</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html">   61</a></span>&#160;<span class="keyword">class </span><a class="code" href="classMinor_1_1Fetch1.html">Fetch1</a> : <span class="keyword">public</span> <a class="code" href="classNamed.html">Named</a></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;{</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1_1_1IcachePort.html">   65</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classMinor_1_1Fetch1_1_1IcachePort.html">IcachePort</a> : <span class="keyword">public</span> <a class="code" href="classMinorCPU_1_1MinorCPUPort.html">MinorCPU::MinorCPUPort</a></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    {</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1_1_1IcachePort.html#a122bd1bb5bf3a01e45fa47ca283a4dda">   69</a></span>&#160;        <a class="code" href="classMinor_1_1Fetch1.html">Fetch1</a> &amp;<a class="code" href="classMinor_1_1Fetch1_1_1IcachePort.html#a122bd1bb5bf3a01e45fa47ca283a4dda">fetch</a>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1_1_1IcachePort.html#aefd95345fa93d0b12cad92d0a2146f06">   72</a></span>&#160;        <a class="code" href="classMinor_1_1Fetch1_1_1IcachePort.html#aefd95345fa93d0b12cad92d0a2146f06">IcachePort</a>(std::string <a class="code" href="classPort.html#a18a1938a97583fef5c9cb8433df30ceb">name</a>, <a class="code" href="classMinor_1_1Fetch1.html">Fetch1</a> &amp;fetch_, <a class="code" href="classMinorCPU.html">MinorCPU</a> &amp;<a class="code" href="classMinorCPU_1_1MinorCPUPort.html#a7004d87d1a19db47f83db03a560a2e63">cpu</a>) :</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;            <a class="code" href="classMinorCPU.html">MinorCPU</a>::<a class="code" href="classMinorCPU_1_1MinorCPUPort.html#a44bf248a5d436de66456121112017dad">MinorCPUPort</a>(name, cpu), fetch(fetch_)</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        { }</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1_1_1IcachePort.html#aec62b3d89dfe61e8528cdcdf3729eeab">   77</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classMinor_1_1Fetch1_1_1IcachePort.html#aec62b3d89dfe61e8528cdcdf3729eeab">recvTimingResp</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        { <span class="keywordflow">return</span> fetch.<a class="code" href="classMinor_1_1Fetch1.html#a2113cc468418b7509cc81a7472122dd7">recvTimingResp</a>(pkt); }</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1_1_1IcachePort.html#a48dbc674c94ae39c66e0407490a0a88c">   80</a></span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1_1_1IcachePort.html#a48dbc674c94ae39c66e0407490a0a88c">recvReqRetry</a>() { fetch.<a class="code" href="classMinor_1_1Fetch1.html#aa3a850d9e7a3469e1af95792c736c6b8">recvReqRetry</a>(); }</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    };</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1_1_1FetchRequest.html">  101</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html">FetchRequest</a> :</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        <span class="keyword">public</span> <a class="code" href="classBaseTLB_1_1Translation.html">BaseTLB::Translation</a>, <span class="comment">/* For TLB lookups */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        <span class="keyword">public</span> <a class="code" href="structPacket_1_1SenderState.html">Packet::SenderState</a> <span class="comment">/* For packing into a Packet */</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    {</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ae6e6d20f96342113baf593c006788f41">  107</a></span>&#160;        <a class="code" href="classMinor_1_1Fetch1.html">Fetch1</a> &amp;<a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ae6e6d20f96342113baf593c006788f41">fetch</a>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78">  112</a></span>&#160;        <span class="keyword">enum</span> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78">FetchRequestState</a></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        {</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78a946f48e5e060f527c61f15c9fdac73ec">  114</a></span>&#160;            <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78a946f48e5e060f527c61f15c9fdac73ec">NotIssued</a>, <span class="comment">/* Just been made */</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78ae223b1f3a650445cb614ac3033991dce">  115</a></span>&#160;            <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78ae223b1f3a650445cb614ac3033991dce">InTranslation</a>, <span class="comment">/* Issued to ITLB, must wait for reqply */</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78a25e5018ad2198b97f2b64babe5da5bc7">  116</a></span>&#160;            <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78a25e5018ad2198b97f2b64babe5da5bc7">Translated</a>, <span class="comment">/* Translation complete */</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78a1ad9aa57690e117bbac2348275ebad41">  117</a></span>&#160;            <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78a1ad9aa57690e117bbac2348275ebad41">RequestIssuing</a>, <span class="comment">/* Issued to memory, must wait for response */</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78a426f9bf2a8658ab3b73ff80f7e53faab">  118</a></span>&#160;            Complete <span class="comment">/* Complete.  Either a fault, or a fetched line */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        };</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a0bccd6fab68b7eb8b8fb39c25a3d706f">  121</a></span>&#160;        <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78">FetchRequestState</a> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a0bccd6fab68b7eb8b8fb39c25a3d706f">state</a>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a82b8884846ebf2cea033ec31e35326bb">  124</a></span>&#160;        <a class="code" href="classMinor_1_1InstId.html">InstId</a> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a82b8884846ebf2cea033ec31e35326bb">id</a>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a13a71ed3c97c084923198f47d5a3d2f9">  130</a></span>&#160;        <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a13a71ed3c97c084923198f47d5a3d2f9">packet</a>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a310722026c62282ddc0add5353fde8b2">  133</a></span>&#160;        <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a310722026c62282ddc0add5353fde8b2">request</a>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ae7a84b8849e5a156cacdd63c5888dcdb">  136</a></span>&#160;        <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ae7a84b8849e5a156cacdd63c5888dcdb">pc</a>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad1ac8317c4b5c69a85c501384c99130a">  140</a></span>&#160;        <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad1ac8317c4b5c69a85c501384c99130a">fault</a>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <span class="keywordtype">void</span> makePacket();</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <span class="keywordtype">void</span> reportData(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <span class="keywordtype">bool</span> isDiscardable() <span class="keyword">const</span>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a98b987f01d197a3c259a6e7c8723c6db">  154</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a98b987f01d197a3c259a6e7c8723c6db">isComplete</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> state == Complete; }</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a6523e2e87a061108743d5ba406b68928">  161</a></span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a6523e2e87a061108743d5ba406b68928">markDelayed</a>() { }</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        <span class="keywordtype">void</span> finish(<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> &amp;fault_, <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;request_,</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                    <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">BaseTLB::Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>);</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a293e4ada3e7fe5537d2ed10113caf117">  170</a></span>&#160;        <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a293e4ada3e7fe5537d2ed10113caf117">FetchRequest</a>(<a class="code" href="classMinor_1_1Fetch1.html">Fetch1</a> &amp;fetch_, <a class="code" href="classMinor_1_1InstId.html">InstId</a> id_, <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> pc_) :</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;            <a class="code" href="structRubyTester_1_1SenderState.html">SenderState</a>(),</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;            fetch(fetch_),</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;            state(NotIssued),</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;            id(id_),</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;            packet(NULL),</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            request(),</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            pc(pc_),</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;            fault(<a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>)</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        {</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;            request = std::make_shared&lt;Request&gt;();</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        }</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        ~<a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html">FetchRequest</a>();</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    };</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#a3695451d93858bab53f2293ec01c672b">  186</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html">FetchRequest</a> *<a class="code" href="classMinor_1_1Fetch1.html#a3695451d93858bab53f2293ec01c672b">FetchRequestPtr</a>;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#ac56d337ea3205bd6e1b6b1b7501329b3">  192</a></span>&#160;    <a class="code" href="classMinorCPU.html">MinorCPU</a> &amp;<a class="code" href="classMinor_1_1Fetch1.html#ac56d337ea3205bd6e1b6b1b7501329b3">cpu</a>;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#a5a6b905593e55b24c21f64888b1a49bd">  195</a></span>&#160;    <a class="code" href="classMinor_1_1Latch_1_1Output.html">Latch&lt;BranchData&gt;::Output</a> <a class="code" href="classMinor_1_1Fetch1.html#a5a6b905593e55b24c21f64888b1a49bd">inp</a>;</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#abd33d029c531a4456dfbc61292b0ba56">  197</a></span>&#160;    <a class="code" href="classMinor_1_1Latch_1_1Input.html">Latch&lt;ForwardLineData&gt;::Input</a> <a class="code" href="classMinor_1_1Fetch1.html#abd33d029c531a4456dfbc61292b0ba56">out</a>;</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#a9546a44ee769acfefd116ea0997c61be">  199</a></span>&#160;    <a class="code" href="classMinor_1_1Latch_1_1Output.html">Latch&lt;BranchData&gt;::Output</a> <a class="code" href="classMinor_1_1Fetch1.html#a9546a44ee769acfefd116ea0997c61be">prediction</a>;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#ac36b47f227dd8b8f12d3558c3f6ad410">  202</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;InputBuffer&lt;ForwardLineData&gt;</a>&gt; &amp;<a class="code" href="classMinor_1_1Fetch1.html#ac36b47f227dd8b8f12d3558c3f6ad410">nextStageReserve</a>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#a59ab39197283b07b184db89c5a308a72">  206</a></span>&#160;    <a class="code" href="classMinor_1_1Fetch1_1_1IcachePort.html">IcachePort</a> <a class="code" href="classMinor_1_1Fetch1.html#a59ab39197283b07b184db89c5a308a72">icachePort</a>;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#af477b2228d53002b9587784aee68f892">  211</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classMinor_1_1Fetch1.html#af477b2228d53002b9587784aee68f892">lineSnap</a>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#a737f49421df735252b032a0e01ffda0b">  217</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classMinor_1_1Fetch1.html#a737f49421df735252b032a0e01ffda0b">maxLineWidth</a>;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#ace8a5001e1ead292cd20867e92c65bcd">  220</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classMinor_1_1Fetch1.html#ace8a5001e1ead292cd20867e92c65bcd">fetchLimit</a>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396a">  226</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396a">FetchState</a></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    {</div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396aa19a9bc105f38eb8b560e93c6a3f2e1ec">  228</a></span>&#160;        <a class="code" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396aa19a9bc105f38eb8b560e93c6a3f2e1ec">FetchHalted</a>, <span class="comment">/* Not fetching, waiting to be woken by transition</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">            to FetchWaitingForPC.  The PC is not valid in this state */</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396aabc1a54a4b6d3fa62ef29e92729658f4a">  230</a></span>&#160;        <a class="code" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396aabc1a54a4b6d3fa62ef29e92729658f4a">FetchWaitingForPC</a>, <span class="comment">/* Not fetching, waiting for stream change.</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">            This doesn&#39;t stop issued fetches from being returned and</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">            processed or for branches to change the state to Running. */</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396aa18da5cb1b6d1a0fe8adcbfac2f03e472">  233</a></span>&#160;        <a class="code" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396aa18da5cb1b6d1a0fe8adcbfac2f03e472">FetchRunning</a> <span class="comment">/* Try to fetch, when possible */</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    };</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html">  238</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html">Fetch1ThreadInfo</a> {</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#a393344ce68284aa4cc4a062a8c533e2b">  241</a></span>&#160;        <a class="code" href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#a393344ce68284aa4cc4a062a8c533e2b">Fetch1ThreadInfo</a>() :</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;            state(<a class="code" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396aabc1a54a4b6d3fa62ef29e92729658f4a">FetchWaitingForPC</a>),</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;            <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>(<a class="code" href="namespaceTheISA.html">TheISA</a>::<a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a>(0)),</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;            streamSeqNum(<a class="code" href="classMinor_1_1InstId.html">InstId</a>::firstStreamSeqNum),</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;            predictionSeqNum(<a class="code" href="classMinor_1_1InstId.html">InstId</a>::firstPredictionSeqNum),</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;            blocked(false),</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;            wakeupGuard(false)</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        { }</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#a8e2eacf670d32e555176c4f193aa8962">  250</a></span>&#160;        <a class="code" href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#a8e2eacf670d32e555176c4f193aa8962">Fetch1ThreadInfo</a>(<span class="keyword">const</span> <a class="code" href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html">Fetch1ThreadInfo</a>&amp; other) :</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;            state(other.state),</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;            <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>(other.<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>),</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;            streamSeqNum(other.streamSeqNum),</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;            predictionSeqNum(other.predictionSeqNum),</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;            blocked(other.blocked)</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        { }</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#aff4762861c35483f4ba7001930617bf3">  258</a></span>&#160;        <a class="code" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396a">FetchState</a> <a class="code" href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#aff4762861c35483f4ba7001930617bf3">state</a>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#a4d6c241614c2b6adff347c9b5d9b8e37">  263</a></span>&#160;        <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> <a class="code" href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#a4d6c241614c2b6adff347c9b5d9b8e37">pc</a>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#a21e7f1ad14258944d08b977a0d0213e0">  268</a></span>&#160;        <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#a21e7f1ad14258944d08b977a0d0213e0">streamSeqNum</a>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#ab374dee75b2b8421a84dcf3a7ff7b010">  274</a></span>&#160;        <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#ab374dee75b2b8421a84dcf3a7ff7b010">predictionSeqNum</a>;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#a320a10e1126ea68d640b3f33a3ae30e8">  277</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#a320a10e1126ea68d640b3f33a3ae30e8">blocked</a>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#a1acadeb26365c5a7e9d777e03d622c73">  280</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#a1acadeb26365c5a7e9d777e03d622c73">wakeupGuard</a>;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    };</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#ae34320ca7aa1c1cc9929ae8b2e3d466d">  283</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;Fetch1ThreadInfo&gt;</a> <a class="code" href="classMinor_1_1Fetch1.html#ae34320ca7aa1c1cc9929ae8b2e3d466d">fetchInfo</a>;</div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#a35fb0baab66af2c18fb0566bc62de837">  284</a></span>&#160;    <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> <a class="code" href="classMinor_1_1Fetch1.html#a35fb0baab66af2c18fb0566bc62de837">threadPriority</a>;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#a017e190252de98bcb9d29249a374468f">  287</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="classMinor_1_1Fetch1.html#a017e190252de98bcb9d29249a374468f">IcacheState</a></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    {</div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#a017e190252de98bcb9d29249a374468fa5f52d9fc976f4cc478f16cb2819b65fb">  289</a></span>&#160;        <a class="code" href="classMinor_1_1Fetch1.html#a017e190252de98bcb9d29249a374468fa5f52d9fc976f4cc478f16cb2819b65fb">IcacheRunning</a>, <span class="comment">/* Default. Step icache queues when possible */</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#a017e190252de98bcb9d29249a374468fafe4b09359f8a9ccf143df55b43f641ae">  290</a></span>&#160;        <a class="code" href="classMinor_1_1Fetch1.html#a017e190252de98bcb9d29249a374468fafe4b09359f8a9ccf143df55b43f641ae">IcacheNeedsRetry</a> <span class="comment">/* Request rejected, will be asked to retry */</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    };</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="keyword">typedef</span> <a class="code" href="classMinor_1_1Queue.html">Queue</a>&lt;<a class="code" href="classMinor_1_1Fetch1.html#a3695451d93858bab53f2293ec01c672b">FetchRequestPtr</a>,</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        <a class="code" href="classMinor_1_1ReportTraitsPtrAdaptor.html">ReportTraitsPtrAdaptor&lt;FetchRequestPtr&gt;</a>,</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        <a class="code" href="classMinor_1_1NoBubbleTraits.html">NoBubbleTraits&lt;FetchRequestPtr&gt;</a> &gt;</div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#ab4b7a157f22995b896c1142a60649631">  296</a></span>&#160;        <a class="code" href="classMinor_1_1Fetch1.html#ab4b7a157f22995b896c1142a60649631">FetchQueue</a>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#acde80e8c25dfc087763ab86ce71054ca">  299</a></span>&#160;    <a class="code" href="classMinor_1_1Queue.html">FetchQueue</a> <a class="code" href="classMinor_1_1Fetch1.html#acde80e8c25dfc087763ab86ce71054ca">requests</a>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#aee94137a22f4a3f6a761f2fa5cd13da2">  302</a></span>&#160;    <a class="code" href="classMinor_1_1Queue.html">FetchQueue</a> <a class="code" href="classMinor_1_1Fetch1.html#aee94137a22f4a3f6a761f2fa5cd13da2">transfers</a>;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#a03aa0813eb54c7f54d8bf6389f4464de">  305</a></span>&#160;    <a class="code" href="classMinor_1_1Fetch1.html#a017e190252de98bcb9d29249a374468f">IcacheState</a> <a class="code" href="classMinor_1_1Fetch1.html#a03aa0813eb54c7f54d8bf6389f4464de">icacheState</a>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#a114e5fb7bb415b69a655df1d8c088629">  308</a></span>&#160;    <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="classMinor_1_1Fetch1.html#a114e5fb7bb415b69a655df1d8c088629">lineSeqNum</a>;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#a6d07c9b4ce4503d73e426fc3b23fedf0">  314</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classMinor_1_1Fetch1.html#a6d07c9b4ce4503d73e426fc3b23fedf0">numFetchesInMemorySystem</a>;</div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#a3610e3e08037ed8642dc1521daa0e355">  318</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classMinor_1_1Fetch1.html#a3610e3e08037ed8642dc1521daa0e355">numFetchesInITLB</a>;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="keyword">friend</span> std::ostream &amp;<a class="code" href="classMinor_1_1Fetch1.html#accd4396525fb5a78e383de747de5a648">operator &lt;&lt;</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>,</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        <a class="code" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396a">Fetch1::FetchState</a> state);</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#ae982f97f14ca82288bf09cfe97c635dd">changeStream</a>(<span class="keyword">const</span> <a class="code" href="classMinor_1_1BranchData.html">BranchData</a> &amp;branch);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#a3dca5fe4f4dcdc26da5b875467a62f73">updateExpectedSeqNums</a>(<span class="keyword">const</span> <a class="code" href="classMinor_1_1BranchData.html">BranchData</a> &amp;branch);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#adbc9751a36d4682f5781e5caee4272f8">processResponse</a>(FetchRequestPtr response,</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        <a class="code" href="classMinor_1_1ForwardLineData.html">ForwardLineData</a> &amp;line);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keyword">friend</span> std::ostream &amp;<a class="code" href="classMinor_1_1Fetch1.html#accd4396525fb5a78e383de747de5a648">operator &lt;&lt;</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>,</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        <a class="code" href="classMinor_1_1Fetch1.html#a017e190252de98bcb9d29249a374468f">IcacheState</a> state);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> <a class="code" href="classMinor_1_1Fetch1.html#aaf045b18b5e37ab8a308fe4708d404a7">getScheduledThread</a>();</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#ac4dd4ae6a12e368200abaafec2e9e6eb">fetchLine</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#a9ace21e8131caf360190ea876cfa2934">tryToSendToTransfers</a>(FetchRequestPtr request);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classMinor_1_1Fetch1.html#a36a47e0e7486db47242305dbd01e7d6c">tryToSend</a>(FetchRequestPtr request);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#afbd19ec6f53a978de12d4b26ad8fd8e4">moveFromRequestsToTransfers</a>(FetchRequestPtr request);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#ac143710b93ec9f55bfc3e2882ef2fe4c">stepQueues</a>();</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#a94df7f8249cb85765b3d61e4287c7f0a">popAndDiscard</a>(<a class="code" href="classMinor_1_1Queue.html">FetchQueue</a> &amp;queue);</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#a9019b8dee589adff65fbda85e4a1a421">handleTLBResponse</a>(FetchRequestPtr response);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classMinor_1_1Fetch1.html#aced39dac4d2185966fe6184d46cea0ce">numInFlightFetches</a>();</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#a8ba7906ca2a1e8cc09393ec45dba8883">minorTraceResponseLine</a>(<span class="keyword">const</span> std::string &amp;<a class="code" href="classPort.html#a18a1938a97583fef5c9cb8433df30ceb">name</a>,</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        FetchRequestPtr response) <span class="keyword">const</span>;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classMinor_1_1Fetch1_1_1IcachePort.html#aec62b3d89dfe61e8528cdcdf3729eeab">recvTimingResp</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1_1_1IcachePort.html#a48dbc674c94ae39c66e0407490a0a88c">recvReqRetry</a>();</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <a class="code" href="classMinor_1_1Fetch1.html#a9a580e68739bb75426782651e6a83fe2">Fetch1</a>(<span class="keyword">const</span> std::string &amp;name_,</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        <a class="code" href="classMinorCPU.html">MinorCPU</a> &amp;cpu_,</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        MinorCPUParams &amp;params,</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        <a class="code" href="classMinor_1_1Latch_1_1Output.html">Latch&lt;BranchData&gt;::Output</a> inp_,</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        <a class="code" href="classMinor_1_1Latch_1_1Input.html">Latch&lt;ForwardLineData&gt;::Input</a> out_,</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        <a class="code" href="classMinor_1_1Latch_1_1Output.html">Latch&lt;BranchData&gt;::Output</a> prediction_,</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        <a class="code" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="code" href="classMinor_1_1InputBuffer.html">InputBuffer&lt;ForwardLineData&gt;</a>&gt; &amp;next_stage_input_buffer);</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch1.html#a4ea972613ef7d09f2400ac792c0f13a6">  395</a></span>&#160;    <a class="code" href="classMinorCPU_1_1MinorCPUPort.html">MinorCPU::MinorCPUPort</a> &amp;<a class="code" href="classMinor_1_1Fetch1.html#a4ea972613ef7d09f2400ac792c0f13a6">getIcachePort</a>() { <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1Fetch1.html#a59ab39197283b07b184db89c5a308a72">icachePort</a>; }</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#a68a0a88ce6ee3dd170c977318cfb4ca9">evaluate</a>();</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#add3d3947e059ca92b80392d39c026877">wakeupFetch</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#a9b13846434cab735358f60d57767c4b3">minorTrace</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classMinor_1_1Fetch1.html#a564fdb4f2d22684578a7037dff41455a">isDrained</a>();</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;};</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;}</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CPU_MINOR_FETCH1_HH__ */</span><span class="preprocessor"></span></div><div class="ttc" id="classMinor_1_1Fetch1_html_a35fb0baab66af2c18fb0566bc62de837"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a35fb0baab66af2c18fb0566bc62de837">Minor::Fetch1::threadPriority</a></div><div class="ttdeci">ThreadID threadPriority</div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00284">fetch1.hh:284</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_1_1IcachePort_html"><div class="ttname"><a href="classMinor_1_1Fetch1_1_1IcachePort.html">Minor::Fetch1::IcachePort</a></div><div class="ttdoc">Exposable fetch port. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00065">fetch1.hh:65</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_adbc9751a36d4682f5781e5caee4272f8"><div class="ttname"><a href="classMinor_1_1Fetch1.html#adbc9751a36d4682f5781e5caee4272f8">Minor::Fetch1::processResponse</a></div><div class="ttdeci">void processResponse(FetchRequestPtr response, ForwardLineData &amp;line)</div><div class="ttdoc">Convert a response to a ForwardLineData. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8cc_source.html#l00539">fetch1.cc:539</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_ae34320ca7aa1c1cc9929ae8b2e3d466d"><div class="ttname"><a href="classMinor_1_1Fetch1.html#ae34320ca7aa1c1cc9929ae8b2e3d466d">Minor::Fetch1::fetchInfo</a></div><div class="ttdeci">std::vector&lt; Fetch1ThreadInfo &gt; fetchInfo</div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00283">fetch1.hh:283</a></div></div>
<div class="ttc" id="classMinorCPU_1_1MinorCPUPort_html_a7004d87d1a19db47f83db03a560a2e63"><div class="ttname"><a href="classMinorCPU_1_1MinorCPUPort.html#a7004d87d1a19db47f83db03a560a2e63">MinorCPU::MinorCPUPort::cpu</a></div><div class="ttdeci">MinorCPU &amp; cpu</div><div class="ttdoc">The enclosing cpu. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2minor_2cpu_8hh_source.html#l00104">cpu.hh:104</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a017e190252de98bcb9d29249a374468f"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a017e190252de98bcb9d29249a374468f">Minor::Fetch1::IcacheState</a></div><div class="ttdeci">IcacheState</div><div class="ttdoc">State of memory access for head instruction fetch. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00287">fetch1.hh:287</a></div></div>
<div class="ttc" id="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo_html_ab374dee75b2b8421a84dcf3a7ff7b010"><div class="ttname"><a href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#ab374dee75b2b8421a84dcf3a7ff7b010">Minor::Fetch1::Fetch1ThreadInfo::predictionSeqNum</a></div><div class="ttdeci">InstSeqNum predictionSeqNum</div><div class="ttdoc">Prediction sequence number. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00274">fetch1.hh:274</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a9a8e39bac375fb9c112b3741e3928fb8"><div class="ttname"><a href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a></div><div class="ttdeci">decltype(nullptr) constexpr NoFault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00245">types.hh:245</a></div></div>
<div class="ttc" id="pipe__data_8hh_html"><div class="ttname"><a href="pipe__data_8hh.html">pipe_data.hh</a></div><div class="ttdoc">Contains class definitions for data flowing between pipeline stages in the top-level structure portio...</div></div>
<div class="ttc" id="namespaceTheISA_html"><div class="ttname"><a href="namespaceTheISA.html">TheISA</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2decode__cache_8hh_source.html#l00039">decode_cache.hh:39</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_ac4dd4ae6a12e368200abaafec2e9e6eb"><div class="ttname"><a href="classMinor_1_1Fetch1.html#ac4dd4ae6a12e368200abaafec2e9e6eb">Minor::Fetch1::fetchLine</a></div><div class="ttdeci">void fetchLine(ThreadID tid)</div><div class="ttdoc">Insert a line fetch into the requests. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8cc_source.html#l00148">fetch1.cc:148</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_ad1f4c049c613ee93bb1da6eb6950396aa18da5cb1b6d1a0fe8adcbfac2f03e472"><div class="ttname"><a href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396aa18da5cb1b6d1a0fe8adcbfac2f03e472">Minor::Fetch1::FetchRunning</a></div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00233">fetch1.hh:233</a></div></div>
<div class="ttc" id="classMinor_1_1InputBuffer_html"><div class="ttname"><a href="classMinor_1_1InputBuffer.html">Minor::InputBuffer</a></div><div class="ttdoc">Like a Queue but with a restricted interface and a setTail function which, when the queue is empty...</div><div class="ttdef"><b>Definition:</b> <a href="buffers_8hh_source.html#l00567">buffers.hh:567</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_ac143710b93ec9f55bfc3e2882ef2fe4c"><div class="ttname"><a href="classMinor_1_1Fetch1.html#ac143710b93ec9f55bfc3e2882ef2fe4c">Minor::Fetch1::stepQueues</a></div><div class="ttdeci">void stepQueues()</div><div class="ttdoc">Step requests along between requests and transfers queues. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8cc_source.html#l00359">fetch1.cc:359</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_1_1FetchRequest_html"><div class="ttname"><a href="classMinor_1_1Fetch1_1_1FetchRequest.html">Minor::Fetch1::FetchRequest</a></div><div class="ttdoc">Memory access queuing. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00101">fetch1.hh:101</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a36a47e0e7486db47242305dbd01e7d6c"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a36a47e0e7486db47242305dbd01e7d6c">Minor::Fetch1::tryToSend</a></div><div class="ttdeci">bool tryToSend(FetchRequestPtr request)</div><div class="ttdoc">Try to send (or resend) a memory request&amp;#39;s next/only packet to the memory system. ...</div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8cc_source.html#l00331">fetch1.cc:331</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_1_1FetchRequest_html_ad6f00af739be60b2ffb58ceb376e2d78"><div class="ttname"><a href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78">Minor::Fetch1::FetchRequest::FetchRequestState</a></div><div class="ttdeci">FetchRequestState</div><div class="ttdoc">Progress of this request through address translation and memory. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00112">fetch1.hh:112</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_ab4b7a157f22995b896c1142a60649631"><div class="ttname"><a href="classMinor_1_1Fetch1.html#ab4b7a157f22995b896c1142a60649631">Minor::Fetch1::FetchQueue</a></div><div class="ttdeci">Queue&lt; FetchRequestPtr, ReportTraitsPtrAdaptor&lt; FetchRequestPtr &gt;, NoBubbleTraits&lt; FetchRequestPtr &gt; &gt; FetchQueue</div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00296">fetch1.hh:296</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_1_1FetchRequest_html_ad6f00af739be60b2ffb58ceb376e2d78a25e5018ad2198b97f2b64babe5da5bc7"><div class="ttname"><a href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78a25e5018ad2198b97f2b64babe5da5bc7">Minor::Fetch1::FetchRequest::Translated</a></div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00116">fetch1.hh:116</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_ac36b47f227dd8b8f12d3558c3f6ad410"><div class="ttname"><a href="classMinor_1_1Fetch1.html#ac36b47f227dd8b8f12d3558c3f6ad410">Minor::Fetch1::nextStageReserve</a></div><div class="ttdeci">std::vector&lt; InputBuffer&lt; ForwardLineData &gt; &gt; &amp; nextStageReserve</div><div class="ttdoc">Interface to reserve space in the next stage. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00202">fetch1.hh:202</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_af477b2228d53002b9587784aee68f892"><div class="ttname"><a href="classMinor_1_1Fetch1.html#af477b2228d53002b9587784aee68f892">Minor::Fetch1::lineSnap</a></div><div class="ttdeci">unsigned int lineSnap</div><div class="ttdoc">Line snap size in bytes. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00211">fetch1.hh:211</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a6d07c9b4ce4503d73e426fc3b23fedf0"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a6d07c9b4ce4503d73e426fc3b23fedf0">Minor::Fetch1::numFetchesInMemorySystem</a></div><div class="ttdeci">unsigned int numFetchesInMemorySystem</div><div class="ttdoc">Count of the number fetches which have left the transfers queue and are in the &amp;#39;wild&amp;#39; in the memory s...</div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00314">fetch1.hh:314</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_1_1FetchRequest_html_a82b8884846ebf2cea033ec31e35326bb"><div class="ttname"><a href="classMinor_1_1Fetch1_1_1FetchRequest.html#a82b8884846ebf2cea033ec31e35326bb">Minor::Fetch1::FetchRequest::id</a></div><div class="ttdeci">InstId id</div><div class="ttdoc">Identity of the line that this request will generate. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00124">fetch1.hh:124</a></div></div>
<div class="ttc" id="request_8hh_html_a7b4f6e20c8b9ccdc4518bb61c20fc81c"><div class="ttname"><a href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a></div><div class="ttdeci">std::shared_ptr&lt; Request &gt; RequestPtr</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00082">request.hh:82</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a94df7f8249cb85765b3d61e4287c7f0a"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a94df7f8249cb85765b3d61e4287c7f0a">Minor::Fetch1::popAndDiscard</a></div><div class="ttdeci">void popAndDiscard(FetchQueue &amp;queue)</div><div class="ttdoc">Pop a request from the given queue and correctly deallocate and discard it. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8cc_source.html#l00381">fetch1.cc:381</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_ae982f97f14ca82288bf09cfe97c635dd"><div class="ttname"><a href="classMinor_1_1Fetch1.html#ae982f97f14ca82288bf09cfe97c635dd">Minor::Fetch1::changeStream</a></div><div class="ttdeci">void changeStream(const BranchData &amp;branch)</div><div class="ttdoc">Start fetching from a new address. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8cc_source.html#l00489">fetch1.cc:489</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a3dca5fe4f4dcdc26da5b875467a62f73"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a3dca5fe4f4dcdc26da5b875467a62f73">Minor::Fetch1::updateExpectedSeqNums</a></div><div class="ttdeci">void updateExpectedSeqNums(const BranchData &amp;branch)</div><div class="ttdoc">Update streamSeqNum and predictionSeqNum from the given branch (and assume these have changed and dis...</div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8cc_source.html#l00521">fetch1.cc:521</a></div></div>
<div class="ttc" id="classMinor_1_1ForwardLineData_html"><div class="ttname"><a href="classMinor_1_1ForwardLineData.html">Minor::ForwardLineData</a></div><div class="ttdoc">Line fetch data in the forward direction. </div><div class="ttdef"><b>Definition:</b> <a href="pipe__data_8hh_source.html#l00173">pipe_data.hh:173</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo_html"><div class="ttname"><a href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html">Minor::Fetch1::Fetch1ThreadInfo</a></div><div class="ttdoc">Stage cycle-by-cycle state. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00238">fetch1.hh:238</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a03aa0813eb54c7f54d8bf6389f4464de"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a03aa0813eb54c7f54d8bf6389f4464de">Minor::Fetch1::icacheState</a></div><div class="ttdeci">IcacheState icacheState</div><div class="ttdoc">Retry state of icache_port. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00305">fetch1.hh:305</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_1_1FetchRequest_html_ae7a84b8849e5a156cacdd63c5888dcdb"><div class="ttname"><a href="classMinor_1_1Fetch1_1_1FetchRequest.html#ae7a84b8849e5a156cacdd63c5888dcdb">Minor::Fetch1::FetchRequest::pc</a></div><div class="ttdeci">TheISA::PCState pc</div><div class="ttdoc">PC to fixup with line address. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00136">fetch1.hh:136</a></div></div>
<div class="ttc" id="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo_html_a8e2eacf670d32e555176c4f193aa8962"><div class="ttname"><a href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#a8e2eacf670d32e555176c4f193aa8962">Minor::Fetch1::Fetch1ThreadInfo::Fetch1ThreadInfo</a></div><div class="ttdeci">Fetch1ThreadInfo(const Fetch1ThreadInfo &amp;other)</div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00250">fetch1.hh:250</a></div></div>
<div class="ttc" id="classMinor_1_1InstId_html"><div class="ttname"><a href="classMinor_1_1InstId.html">Minor::InstId</a></div><div class="ttdoc">Id for lines and instructions. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8hh_source.html#l00070">dyn_inst.hh:70</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a017e190252de98bcb9d29249a374468fa5f52d9fc976f4cc478f16cb2819b65fb"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a017e190252de98bcb9d29249a374468fa5f52d9fc976f4cc478f16cb2819b65fb">Minor::Fetch1::IcacheRunning</a></div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00289">fetch1.hh:289</a></div></div>
<div class="ttc" id="classMinorCPU_1_1MinorCPUPort_html_a44bf248a5d436de66456121112017dad"><div class="ttname"><a href="classMinorCPU_1_1MinorCPUPort.html#a44bf248a5d436de66456121112017dad">MinorCPU::MinorCPUPort::MinorCPUPort</a></div><div class="ttdeci">MinorCPUPort(const std::string &amp;name_, MinorCPU &amp;cpu_)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2minor_2cpu_8hh_source.html#l00107">cpu.hh:107</a></div></div>
<div class="ttc" id="namespaceMinor_html"><div class="ttname"><a href="namespaceMinor.html">Minor</a></div><div class="ttdoc">Minor contains all the definitions within the MinorCPU apart from the CPU class itself. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2activity_8cc_source.html#l00046">activity.cc:46</a></div></div>
<div class="ttc" id="classMinor_1_1NoBubbleTraits_html"><div class="ttname"><a href="classMinor_1_1NoBubbleTraits.html">Minor::NoBubbleTraits</a></div><div class="ttdoc">... </div><div class="ttdef"><b>Definition:</b> <a href="buffers_8hh_source.html#l00117">buffers.hh:117</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a9a580e68739bb75426782651e6a83fe2"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a9a580e68739bb75426782651e6a83fe2">Minor::Fetch1::Fetch1</a></div><div class="ttdeci">Fetch1(const std::string &amp;name_, MinorCPU &amp;cpu_, MinorCPUParams &amp;params, Latch&lt; BranchData &gt;::Output inp_, Latch&lt; ForwardLineData &gt;::Input out_, Latch&lt; BranchData &gt;::Output prediction_, std::vector&lt; InputBuffer&lt; ForwardLineData &gt;&gt; &amp;next_stage_input_buffer)</div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8cc_source.html#l00055">fetch1.cc:55</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a5a6b905593e55b24c21f64888b1a49bd"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a5a6b905593e55b24c21f64888b1a49bd">Minor::Fetch1::inp</a></div><div class="ttdeci">Latch&lt; BranchData &gt;::Output inp</div><div class="ttdoc">Input port carrying branch requests from Execute. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00195">fetch1.hh:195</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aab42c0db74065d35a4e8809e56f72f97"><div class="ttname"><a href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">ArmISA::mode</a></div><div class="ttdeci">Bitfield&lt; 4, 0 &gt; mode</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00073">miscregs_types.hh:73</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_ad1f4c049c613ee93bb1da6eb6950396aa19a9bc105f38eb8b560e93c6a3f2e1ec"><div class="ttname"><a href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396aa19a9bc105f38eb8b560e93c6a3f2e1ec">Minor::Fetch1::FetchHalted</a></div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00228">fetch1.hh:228</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_1_1IcachePort_html_a122bd1bb5bf3a01e45fa47ca283a4dda"><div class="ttname"><a href="classMinor_1_1Fetch1_1_1IcachePort.html#a122bd1bb5bf3a01e45fa47ca283a4dda">Minor::Fetch1::IcachePort::fetch</a></div><div class="ttdeci">Fetch1 &amp; fetch</div><div class="ttdoc">My owner. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00069">fetch1.hh:69</a></div></div>
<div class="ttc" id="classMinor_1_1Queue_html"><div class="ttname"><a href="classMinor_1_1Queue.html">Minor::Queue</a></div><div class="ttdoc">Wrapper for a queue type to act as a pipeline stage input queue. </div><div class="ttdef"><b>Definition:</b> <a href="buffers_8hh_source.html#l00399">buffers.hh:399</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aea9fbab71662ba06cf536e05edfaaad1"><div class="ttname"><a href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">X86ISA::os</a></div><div class="ttdeci">Bitfield&lt; 17 &gt; os</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00805">misc.hh:805</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector</a></div><div class="ttdoc">STL vector class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00040">stl.hh:40</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a9019b8dee589adff65fbda85e4a1a421"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a9019b8dee589adff65fbda85e4a1a421">Minor::Fetch1::handleTLBResponse</a></div><div class="ttdeci">void handleTLBResponse(FetchRequestPtr response)</div><div class="ttdoc">Handle pushing a TLB response onto the right queue. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8cc_source.html#l00253">fetch1.cc:253</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_ac56d337ea3205bd6e1b6b1b7501329b3"><div class="ttname"><a href="classMinor_1_1Fetch1.html#ac56d337ea3205bd6e1b6b1b7501329b3">Minor::Fetch1::cpu</a></div><div class="ttdeci">MinorCPU &amp; cpu</div><div class="ttdoc">Construction-assigned data members. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00192">fetch1.hh:192</a></div></div>
<div class="ttc" id="classMinorCPU_1_1MinorCPUPort_html"><div class="ttname"><a href="classMinorCPU_1_1MinorCPUPort.html">MinorCPU::MinorCPUPort</a></div><div class="ttdoc">Provide a non-protected base class for Minor&amp;#39;s Ports as derived classes are created by Fetch1 and Exe...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2minor_2cpu_8hh_source.html#l00100">cpu.hh:100</a></div></div>
<div class="ttc" id="classMinor_1_1Latch_1_1Output_html"><div class="ttname"><a href="classMinor_1_1Latch_1_1Output.html">Minor::Latch::Output</a></div><div class="ttdef"><b>Definition:</b> <a href="buffers_8hh_source.html#l00258">buffers.hh:258</a></div></div>
<div class="ttc" id="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo_html_a320a10e1126ea68d640b3f33a3ae30e8"><div class="ttname"><a href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#a320a10e1126ea68d640b3f33a3ae30e8">Minor::Fetch1::Fetch1ThreadInfo::blocked</a></div><div class="ttdeci">bool blocked</div><div class="ttdoc">Blocked indication for report. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00277">fetch1.hh:277</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_1_1IcachePort_html_aec62b3d89dfe61e8528cdcdf3729eeab"><div class="ttname"><a href="classMinor_1_1Fetch1_1_1IcachePort.html#aec62b3d89dfe61e8528cdcdf3729eeab">Minor::Fetch1::IcachePort::recvTimingResp</a></div><div class="ttdeci">bool recvTimingResp(PacketPtr pkt)</div><div class="ttdoc">Receive a timing response from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00077">fetch1.hh:77</a></div></div>
<div class="ttc" id="classNamed_html"><div class="ttname"><a href="classNamed.html">Named</a></div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00143">trace.hh:143</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_1_1FetchRequest_html_a6523e2e87a061108743d5ba406b68928"><div class="ttname"><a href="classMinor_1_1Fetch1_1_1FetchRequest.html#a6523e2e87a061108743d5ba406b68928">Minor::Fetch1::FetchRequest::markDelayed</a></div><div class="ttdeci">void markDelayed()</div><div class="ttdoc">BaseTLB::Translation interface. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00161">fetch1.hh:161</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_ad1f4c049c613ee93bb1da6eb6950396aabc1a54a4b6d3fa62ef29e92729658f4a"><div class="ttname"><a href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396aabc1a54a4b6d3fa62ef29e92729658f4a">Minor::Fetch1::FetchWaitingForPC</a></div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00230">fetch1.hh:230</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="classMinor_1_1ReportTraitsPtrAdaptor_html"><div class="ttname"><a href="classMinor_1_1ReportTraitsPtrAdaptor.html">Minor::ReportTraitsPtrAdaptor</a></div><div class="ttdoc">A similar adaptor but for elements held by pointer ElemType should implement ReportIF. </div><div class="ttdef"><b>Definition:</b> <a href="buffers_8hh_source.html#l00103">buffers.hh:103</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a8ba7906ca2a1e8cc09393ec45dba8883"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a8ba7906ca2a1e8cc09393ec45dba8883">Minor::Fetch1::minorTraceResponseLine</a></div><div class="ttdeci">void minorTraceResponseLine(const std::string &amp;name, FetchRequestPtr response) const</div><div class="ttdoc">Print the appropriate MinorLine line for a fetch response. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8cc_source.html#l00398">fetch1.cc:398</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_1_1FetchRequest_html_a293e4ada3e7fe5537d2ed10113caf117"><div class="ttname"><a href="classMinor_1_1Fetch1_1_1FetchRequest.html#a293e4ada3e7fe5537d2ed10113caf117">Minor::Fetch1::FetchRequest::FetchRequest</a></div><div class="ttdeci">FetchRequest(Fetch1 &amp;fetch_, InstId id_, TheISA::PCState pc_)</div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00170">fetch1.hh:170</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_1_1FetchRequest_html_ad6f00af739be60b2ffb58ceb376e2d78a946f48e5e060f527c61f15c9fdac73ec"><div class="ttname"><a href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78a946f48e5e060f527c61f15c9fdac73ec">Minor::Fetch1::FetchRequest::NotIssued</a></div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00114">fetch1.hh:114</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a4ea972613ef7d09f2400ac792c0f13a6"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a4ea972613ef7d09f2400ac792c0f13a6">Minor::Fetch1::getIcachePort</a></div><div class="ttdeci">MinorCPU::MinorCPUPort &amp; getIcachePort()</div><div class="ttdoc">Returns the IcachePort owned by this Fetch1. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00395">fetch1.hh:395</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a3695451d93858bab53f2293ec01c672b"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a3695451d93858bab53f2293ec01c672b">Minor::Fetch1::FetchRequestPtr</a></div><div class="ttdeci">FetchRequest * FetchRequestPtr</div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00186">fetch1.hh:186</a></div></div>
<div class="ttc" id="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo_html_a1acadeb26365c5a7e9d777e03d622c73"><div class="ttname"><a href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#a1acadeb26365c5a7e9d777e03d622c73">Minor::Fetch1::Fetch1ThreadInfo::wakeupGuard</a></div><div class="ttdeci">bool wakeupGuard</div><div class="ttdoc">Signal to guard against sleeping first cycle of wakeup. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00280">fetch1.hh:280</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a9546a44ee769acfefd116ea0997c61be"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a9546a44ee769acfefd116ea0997c61be">Minor::Fetch1::prediction</a></div><div class="ttdeci">Latch&lt; BranchData &gt;::Output prediction</div><div class="ttdoc">Input port carrying branch predictions from Fetch2. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00199">fetch1.hh:199</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_acde80e8c25dfc087763ab86ce71054ca"><div class="ttname"><a href="classMinor_1_1Fetch1.html#acde80e8c25dfc087763ab86ce71054ca">Minor::Fetch1::requests</a></div><div class="ttdeci">FetchQueue requests</div><div class="ttdoc">Queue of address translated requests from Fetch1. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00299">fetch1.hh:299</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_afbd19ec6f53a978de12d4b26ad8fd8e4"><div class="ttname"><a href="classMinor_1_1Fetch1.html#afbd19ec6f53a978de12d4b26ad8fd8e4">Minor::Fetch1::moveFromRequestsToTransfers</a></div><div class="ttdeci">void moveFromRequestsToTransfers(FetchRequestPtr request)</div><div class="ttdoc">Move a request between queues. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8cc_source.html#l00322">fetch1.cc:322</a></div></div>
<div class="ttc" id="inst__seq_8hh_html_a258d93d98edaedee089435c19ea2ea2e"><div class="ttname"><a href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a></div><div class="ttdeci">uint64_t InstSeqNum</div><div class="ttdef"><b>Definition:</b> <a href="inst__seq_8hh_source.html#l00040">inst_seq.hh:40</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_abd33d029c531a4456dfbc61292b0ba56"><div class="ttname"><a href="classMinor_1_1Fetch1.html#abd33d029c531a4456dfbc61292b0ba56">Minor::Fetch1::out</a></div><div class="ttdeci">Latch&lt; ForwardLineData &gt;::Input out</div><div class="ttdoc">Output port carrying read lines to Fetch2. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00197">fetch1.hh:197</a></div></div>
<div class="ttc" id="buffers_8hh_html"><div class="ttname"><a href="buffers_8hh.html">buffers.hh</a></div><div class="ttdoc">Classes for buffer, queue and FIFO behaviour. </div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a3610e3e08037ed8642dc1521daa0e355"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a3610e3e08037ed8642dc1521daa0e355">Minor::Fetch1::numFetchesInITLB</a></div><div class="ttdeci">unsigned int numFetchesInITLB</div><div class="ttdoc">Number of requests inside the ITLB rather than in the queues. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00318">fetch1.hh:318</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_aced39dac4d2185966fe6184d46cea0ce"><div class="ttname"><a href="classMinor_1_1Fetch1.html#aced39dac4d2185966fe6184d46cea0ce">Minor::Fetch1::numInFlightFetches</a></div><div class="ttdeci">unsigned int numInFlightFetches()</div><div class="ttdoc">Returns the total number of queue occupancy, in-ITLB and in-memory system fetches. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8cc_source.html#l00390">fetch1.cc:390</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a017e190252de98bcb9d29249a374468fafe4b09359f8a9ccf143df55b43f641ae"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a017e190252de98bcb9d29249a374468fafe4b09359f8a9ccf143df55b43f641ae">Minor::Fetch1::IcacheNeedsRetry</a></div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00290">fetch1.hh:290</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html"><div class="ttname"><a href="classMinor_1_1Fetch1.html">Minor::Fetch1</a></div><div class="ttdoc">A stage responsible for fetching &quot;lines&quot; from memory and passing them to Fetch2. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00061">fetch1.hh:61</a></div></div>
<div class="ttc" id="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo_html_a21e7f1ad14258944d08b977a0d0213e0"><div class="ttname"><a href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#a21e7f1ad14258944d08b977a0d0213e0">Minor::Fetch1::Fetch1ThreadInfo::streamSeqNum</a></div><div class="ttdeci">InstSeqNum streamSeqNum</div><div class="ttdoc">Stream sequence number. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00268">fetch1.hh:268</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_ad1f4c049c613ee93bb1da6eb6950396a"><div class="ttname"><a href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396a">Minor::Fetch1::FetchState</a></div><div class="ttdeci">FetchState</div><div class="ttdoc">Cycle-by-cycle state. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00226">fetch1.hh:226</a></div></div>
<div class="ttc" id="structPacket_1_1SenderState_html"><div class="ttname"><a href="structPacket_1_1SenderState.html">Packet::SenderState</a></div><div class="ttdoc">A virtual base opaque structure used to hold state associated with the packet (e.g., an MSHR), specific to a SimObject that sees the packet. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00403">packet.hh:403</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_1_1FetchRequest_html_ad1ac8317c4b5c69a85c501384c99130a"><div class="ttname"><a href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad1ac8317c4b5c69a85c501384c99130a">Minor::Fetch1::FetchRequest::fault</a></div><div class="ttdeci">Fault fault</div><div class="ttdoc">Fill in a fault if one happens during fetch, check this by picking apart the response packet...</div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00140">fetch1.hh:140</a></div></div>
<div class="ttc" id="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo_html_aff4762861c35483f4ba7001930617bf3"><div class="ttname"><a href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#aff4762861c35483f4ba7001930617bf3">Minor::Fetch1::Fetch1ThreadInfo::state</a></div><div class="ttdeci">FetchState state</div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00258">fetch1.hh:258</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a737f49421df735252b032a0e01ffda0b"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a737f49421df735252b032a0e01ffda0b">Minor::Fetch1::maxLineWidth</a></div><div class="ttdeci">unsigned int maxLineWidth</div><div class="ttdoc">Maximum fetch width in bytes. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00217">fetch1.hh:217</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_1_1FetchRequest_html_a0bccd6fab68b7eb8b8fb39c25a3d706f"><div class="ttname"><a href="classMinor_1_1Fetch1_1_1FetchRequest.html#a0bccd6fab68b7eb8b8fb39c25a3d706f">Minor::Fetch1::FetchRequest::state</a></div><div class="ttdeci">FetchRequestState state</div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00121">fetch1.hh:121</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585e"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">BaseTLB::Mode</a></div><div class="ttdeci">Mode</div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_accd4396525fb5a78e383de747de5a648"><div class="ttname"><a href="classMinor_1_1Fetch1.html#accd4396525fb5a78e383de747de5a648">Minor::Fetch1::operator&lt;&lt;</a></div><div class="ttdeci">friend std::ostream &amp; operator&lt;&lt;(std::ostream &amp;os, Fetch1::FetchState state)</div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8cc_source.html#l00469">fetch1.cc:469</a></div></div>
<div class="ttc" id="structRubyTester_1_1SenderState_html"><div class="ttname"><a href="structRubyTester_1_1SenderState.html">RubyTester::SenderState</a></div><div class="ttdef"><b>Definition:</b> <a href="RubyTester_8hh_source.html#l00086">RubyTester.hh:86</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_1_1FetchRequest_html_a310722026c62282ddc0add5353fde8b2"><div class="ttname"><a href="classMinor_1_1Fetch1_1_1FetchRequest.html#a310722026c62282ddc0add5353fde8b2">Minor::Fetch1::FetchRequest::request</a></div><div class="ttdeci">RequestPtr request</div><div class="ttdoc">The underlying request that this fetch represents. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00133">fetch1.hh:133</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ab39b1a4f9dad884694c7a74ed69e6a6b"><div class="ttname"><a href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a></div><div class="ttdeci">int16_t ThreadID</div><div class="ttdoc">Thread index/ID type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00227">types.hh:227</a></div></div>
<div class="ttc" id="classMinor_1_1BranchData_html"><div class="ttname"><a href="classMinor_1_1BranchData.html">Minor::BranchData</a></div><div class="ttdoc">Forward data betwen Execute and Fetch1 carrying change-of-address/stream information. </div><div class="ttdef"><b>Definition:</b> <a href="pipe__data_8hh_source.html#l00064">pipe_data.hh:64</a></div></div>
<div class="ttc" id="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo_html_a393344ce68284aa4cc4a062a8c533e2b"><div class="ttname"><a href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#a393344ce68284aa4cc4a062a8c533e2b">Minor::Fetch1::Fetch1ThreadInfo::Fetch1ThreadInfo</a></div><div class="ttdeci">Fetch1ThreadInfo()</div><div class="ttdoc">Consturctor to initialize all fields. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00241">fetch1.hh:241</a></div></div>
<div class="ttc" id="packet_8hh_html"><div class="ttname"><a href="packet_8hh.html">packet.hh</a></div><div class="ttdoc">Declaration of the Packet class. </div></div>
<div class="ttc" id="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo_html_a4d6c241614c2b6adff347c9b5d9b8e37"><div class="ttname"><a href="structMinor_1_1Fetch1_1_1Fetch1ThreadInfo.html#a4d6c241614c2b6adff347c9b5d9b8e37">Minor::Fetch1::Fetch1ThreadInfo::pc</a></div><div class="ttdeci">TheISA::PCState pc</div><div class="ttdoc">Fetch PC value. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00263">fetch1.hh:263</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_1_1FetchRequest_html_a98b987f01d197a3c259a6e7c8723c6db"><div class="ttname"><a href="classMinor_1_1Fetch1_1_1FetchRequest.html#a98b987f01d197a3c259a6e7c8723c6db">Minor::Fetch1::FetchRequest::isComplete</a></div><div class="ttdeci">bool isComplete() const</div><div class="ttdoc">Is this a complete read line or fault. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00154">fetch1.hh:154</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a2113cc468418b7509cc81a7472122dd7"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a2113cc468418b7509cc81a7472122dd7">Minor::Fetch1::recvTimingResp</a></div><div class="ttdeci">virtual bool recvTimingResp(PacketPtr pkt)</div><div class="ttdoc">Memory interface. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8cc_source.html#l00417">fetch1.cc:417</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_1_1IcachePort_html_a48dbc674c94ae39c66e0407490a0a88c"><div class="ttname"><a href="classMinor_1_1Fetch1_1_1IcachePort.html#a48dbc674c94ae39c66e0407490a0a88c">Minor::Fetch1::IcachePort::recvReqRetry</a></div><div class="ttdeci">void recvReqRetry()</div><div class="ttdoc">Called by the peer if sendTimingReq was called on this peer (causing recvTimingReq to be called on th...</div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00080">fetch1.hh:80</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="classBaseTLB_1_1Translation_html"><div class="ttname"><a href="classBaseTLB_1_1Translation.html">BaseTLB::Translation</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00061">tlb.hh:61</a></div></div>
<div class="ttc" id="cpu_2minor_2cpu_8hh_html"><div class="ttname"><a href="cpu_2minor_2cpu_8hh.html">cpu.hh</a></div><div class="ttdoc">Top level definition of the Minor in-order CPU model. </div></div>
<div class="ttc" id="classMinor_1_1Fetch1_1_1FetchRequest_html_ad6f00af739be60b2ffb58ceb376e2d78a1ad9aa57690e117bbac2348275ebad41"><div class="ttname"><a href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78a1ad9aa57690e117bbac2348275ebad41">Minor::Fetch1::FetchRequest::RequestIssuing</a></div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00117">fetch1.hh:117</a></div></div>
<div class="ttc" id="classPort_html_a18a1938a97583fef5c9cb8433df30ceb"><div class="ttname"><a href="classPort.html#a18a1938a97583fef5c9cb8433df30ceb">Port::name</a></div><div class="ttdeci">const std::string name() const</div><div class="ttdoc">Return port name (for DPRINTF). </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00106">port.hh:106</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_1_1IcachePort_html_aefd95345fa93d0b12cad92d0a2146f06"><div class="ttname"><a href="classMinor_1_1Fetch1_1_1IcachePort.html#aefd95345fa93d0b12cad92d0a2146f06">Minor::Fetch1::IcachePort::IcachePort</a></div><div class="ttdeci">IcachePort(std::string name, Fetch1 &amp;fetch_, MinorCPU &amp;cpu)</div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00072">fetch1.hh:72</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_add3d3947e059ca92b80392d39c026877"><div class="ttname"><a href="classMinor_1_1Fetch1.html#add3d3947e059ca92b80392d39c026877">Minor::Fetch1::wakeupFetch</a></div><div class="ttdeci">void wakeupFetch(ThreadID tid)</div><div class="ttdoc">Initiate fetch1 fetching. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8cc_source.html#l00714">fetch1.cc:714</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a9ace21e8131caf360190ea876cfa2934"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a9ace21e8131caf360190ea876cfa2934">Minor::Fetch1::tryToSendToTransfers</a></div><div class="ttdeci">void tryToSendToTransfers(FetchRequestPtr request)</div><div class="ttdoc">Try and issue a fetch for a translated request at the head of the requests queue. ...</div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8cc_source.html#l00283">fetch1.cc:283</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a564fdb4f2d22684578a7037dff41455a"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a564fdb4f2d22684578a7037dff41455a">Minor::Fetch1::isDrained</a></div><div class="ttdeci">bool isDrained()</div><div class="ttdoc">Is this stage drained? For Fetch1, draining is initiated by Execute signalling a branch with the reas...</div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8cc_source.html#l00728">fetch1.cc:728</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a114e5fb7bb415b69a655df1d8c088629"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a114e5fb7bb415b69a655df1d8c088629">Minor::Fetch1::lineSeqNum</a></div><div class="ttdeci">InstSeqNum lineSeqNum</div><div class="ttdoc">Sequence number for line fetch used for ordering lines to flush. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00308">fetch1.hh:308</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_1_1FetchRequest_html_ad6f00af739be60b2ffb58ceb376e2d78ae223b1f3a650445cb614ac3033991dce"><div class="ttname"><a href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78ae223b1f3a650445cb614ac3033991dce">Minor::Fetch1::FetchRequest::InTranslation</a></div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00115">fetch1.hh:115</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_1_1FetchRequest_html_a13a71ed3c97c084923198f47d5a3d2f9"><div class="ttname"><a href="classMinor_1_1Fetch1_1_1FetchRequest.html#a13a71ed3c97c084923198f47d5a3d2f9">Minor::Fetch1::FetchRequest::packet</a></div><div class="ttdeci">PacketPtr packet</div><div class="ttdoc">FetchRequests carry packets while they&amp;#39;re in the requests and transfers responses queues...</div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00130">fetch1.hh:130</a></div></div>
<div class="ttc" id="classMinorCPU_html"><div class="ttname"><a href="classMinorCPU.html">MinorCPU</a></div><div class="ttdoc">MinorCPU is an in-order CPU model with four fixed pipeline stages: </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2minor_2cpu_8hh_source.html#l00079">cpu.hh:79</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a68a0a88ce6ee3dd170c977318cfb4ca9"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a68a0a88ce6ee3dd170c977318cfb4ca9">Minor::Fetch1::evaluate</a></div><div class="ttdeci">void evaluate()</div><div class="ttdoc">Pass on input/buffer data to the output if you can. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8cc_source.html#l00573">fetch1.cc:573</a></div></div>
<div class="ttc" id="classMinor_1_1Latch_1_1Input_html"><div class="ttname"><a href="classMinor_1_1Latch_1_1Input.html">Minor::Latch::Input</a></div><div class="ttdoc">Encapsulate wires on either input or output of the latch. </div><div class="ttdef"><b>Definition:</b> <a href="buffers_8hh_source.html#l00247">buffers.hh:247</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_aee94137a22f4a3f6a761f2fa5cd13da2"><div class="ttname"><a href="classMinor_1_1Fetch1.html#aee94137a22f4a3f6a761f2fa5cd13da2">Minor::Fetch1::transfers</a></div><div class="ttdeci">FetchQueue transfers</div><div class="ttdoc">Queue of in-memory system requests and responses. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00302">fetch1.hh:302</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a9b13846434cab735358f60d57767c4b3"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a9b13846434cab735358f60d57767c4b3">Minor::Fetch1::minorTrace</a></div><div class="ttdeci">void minorTrace() const</div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8cc_source.html#l00762">fetch1.cc:762</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_a59ab39197283b07b184db89c5a308a72"><div class="ttname"><a href="classMinor_1_1Fetch1.html#a59ab39197283b07b184db89c5a308a72">Minor::Fetch1::icachePort</a></div><div class="ttdeci">IcachePort icachePort</div><div class="ttdoc">IcachePort to pass to the CPU. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00206">fetch1.hh:206</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_ace8a5001e1ead292cd20867e92c65bcd"><div class="ttname"><a href="classMinor_1_1Fetch1.html#ace8a5001e1ead292cd20867e92c65bcd">Minor::Fetch1::fetchLimit</a></div><div class="ttdeci">unsigned int fetchLimit</div><div class="ttdoc">Maximum number of fetches allowed in flight (in queues or memory) </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00220">fetch1.hh:220</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_1_1FetchRequest_html_ae6e6d20f96342113baf593c006788f41"><div class="ttname"><a href="classMinor_1_1Fetch1_1_1FetchRequest.html#ae6e6d20f96342113baf593c006788f41">Minor::Fetch1::FetchRequest::fetch</a></div><div class="ttdeci">Fetch1 &amp; fetch</div><div class="ttdoc">Owning fetch unit. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8hh_source.html#l00107">fetch1.hh:107</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_aaf045b18b5e37ab8a308fe4708d404a7"><div class="ttname"><a href="classMinor_1_1Fetch1.html#aaf045b18b5e37ab8a308fe4708d404a7">Minor::Fetch1::getScheduledThread</a></div><div class="ttdeci">ThreadID getScheduledThread()</div><div class="ttdoc">Use the current threading policy to determine the next thread to fetch from. </div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8cc_source.html#l00116">fetch1.cc:116</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch1_html_aa3a850d9e7a3469e1af95792c736c6b8"><div class="ttname"><a href="classMinor_1_1Fetch1.html#aa3a850d9e7a3469e1af95792c736c6b8">Minor::Fetch1::recvReqRetry</a></div><div class="ttdeci">virtual void recvReqRetry()</div><div class="ttdef"><b>Definition:</b> <a href="fetch1_8cc_source.html#l00454">fetch1.cc:454</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:07 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
