Analysis & Synthesis report for Complete_Processor
Fri Dec 15 10:32:15 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |Complete_Processor|nxt_state
 11. State Machine - |Complete_Processor|state
 12. User-Specified and Inferred Latches
 13. Logic Cells Representing Combinational Loops
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated
 19. Source assignments for RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated
 20. Parameter Settings for User Entity Instance: Top-level Entity: |Complete_Processor
 21. Parameter Settings for User Entity Instance: RAM_Register:pro_rr
 22. Parameter Settings for User Entity Instance: ALU:pro_alu
 23. Parameter Settings for User Entity Instance: pro_7segment_decoder:pro_7sd
 24. Parameter Settings for User Entity Instance: pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component
 25. Parameter Settings for Inferred Entity Instance: RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0
 26. Parameter Settings for Inferred Entity Instance: RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1
 27. Parameter Settings for Inferred Entity Instance: ALU:pro_alu|lpm_divide:Div0
 28. Parameter Settings for Inferred Entity Instance: ALU:pro_alu|lpm_mult:Mult0
 29. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div0
 30. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div2
 31. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div3
 32. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div4
 33. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div5
 34. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div6
 35. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div8
 36. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div9
 37. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div10
 38. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div13
 39. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div12
 40. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div14
 41. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_mult:Mult0
 42. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_mult:Mult1
 43. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_mult:Mult3
 44. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_mult:Mult4
 45. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_mult:Mult6
 46. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_mult:Mult7
 47. altpll Parameter Settings by Entity Instance
 48. altsyncram Parameter Settings by Entity Instance
 49. lpm_mult Parameter Settings by Entity Instance
 50. Port Connectivity Checks: "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen"
 51. Port Connectivity Checks: "ALU:pro_alu"
 52. Analysis & Synthesis Messages
 53. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 15 10:32:15 2017   ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name                      ; Complete_Processor                      ;
; Top-level Entity Name              ; Complete_Processor                      ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 1,610                                   ;
;     Total combinational functions  ; 1,598                                   ;
;     Dedicated logic registers      ; 46                                      ;
; Total registers                    ; 46                                      ;
; Total pins                         ; 50                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 512                                     ;
; Embedded Multiplier 9-bit elements ; 2                                       ;
; Total PLLs                         ; 1                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; Complete_Processor ; Complete_Processor ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                 ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                      ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; pro_7segment_decoder.v                                   ; yes             ; User Verilog HDL File                                 ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v                                   ;
; RAM_Register.v                                           ; yes             ; User Verilog HDL File                                 ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/RAM_Register.v                                           ;
; ALU.v                                                    ; yes             ; User Verilog HDL File                                 ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/ALU.v                                                    ;
; Complete_Processor.v                                     ; yes             ; User Verilog HDL File                                 ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Complete_Processor.v                                     ;
; Output_Multiplexer.v                                     ; yes             ; User Verilog HDL File                                 ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v                                     ;
; bcd_7segment.v                                           ; yes             ; User Verilog HDL File                                 ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/bcd_7segment.v                                           ;
; my_clock_gen.v                                           ; yes             ; User Wizard-Generated File                            ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/my_clock_gen.v                                           ;
; altpll.tdf                                               ; yes             ; Megafunction                                          ; c:/altera/91/quartus/libraries/megafunctions/altpll.tdf                                                           ;
; altsyncram.tdf                                           ; yes             ; Megafunction                                          ; c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf                                                       ;
; db/altsyncram_f3n1.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/altsyncram_f3n1.tdf                                   ;
; db/complete_processor.ram0_ram_register_bc29ae60.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/complete_processor.ram0_ram_register_bc29ae60.hdl.mif ;
; lpm_divide.tdf                                           ; yes             ; Megafunction                                          ; c:/altera/91/quartus/libraries/megafunctions/lpm_divide.tdf                                                       ;
; db/lpm_divide_3gm.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/lpm_divide_3gm.tdf                                    ;
; db/sign_div_unsign_dnh.tdf                               ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/sign_div_unsign_dnh.tdf                               ;
; db/alt_u_div_s5f.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/alt_u_div_s5f.tdf                                     ;
; db/add_sub_lkc.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/add_sub_lkc.tdf                                       ;
; db/add_sub_mkc.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/add_sub_mkc.tdf                                       ;
; lpm_mult.tdf                                             ; yes             ; Megafunction                                          ; c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf                                                         ;
; db/mult_l8t.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/mult_l8t.tdf                                          ;
; db/lpm_divide_1gm.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/lpm_divide_1gm.tdf                                    ;
; db/sign_div_unsign_bnh.tdf                               ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/sign_div_unsign_bnh.tdf                               ;
; db/alt_u_div_o5f.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/alt_u_div_o5f.tdf                                     ;
; db/lpm_divide_rfm.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/lpm_divide_rfm.tdf                                    ;
; db/sign_div_unsign_5nh.tdf                               ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/sign_div_unsign_5nh.tdf                               ;
; db/alt_u_div_c5f.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/alt_u_div_c5f.tdf                                     ;
; db/lpm_divide_nfm.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/lpm_divide_nfm.tdf                                    ;
; db/sign_div_unsign_1nh.tdf                               ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/sign_div_unsign_1nh.tdf                               ;
; db/alt_u_div_45f.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/alt_u_div_45f.tdf                                     ;
; db/lpm_divide_tcm.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/lpm_divide_tcm.tdf                                    ;
; db/sign_div_unsign_7kh.tdf                               ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/sign_div_unsign_7kh.tdf                               ;
; db/alt_u_div_gve.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/alt_u_div_gve.tdf                                     ;
; db/lpm_divide_hem.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/lpm_divide_hem.tdf                                    ;
; db/sign_div_unsign_rlh.tdf                               ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/sign_div_unsign_rlh.tdf                               ;
; db/alt_u_div_o2f.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/alt_u_div_o2f.tdf                                     ;
; db/lpm_divide_dem.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/lpm_divide_dem.tdf                                    ;
; db/sign_div_unsign_nlh.tdf                               ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/sign_div_unsign_nlh.tdf                               ;
; db/alt_u_div_g2f.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/alt_u_div_g2f.tdf                                     ;
; db/lpm_divide_aem.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/lpm_divide_aem.tdf                                    ;
; db/sign_div_unsign_klh.tdf                               ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/sign_div_unsign_klh.tdf                               ;
; db/alt_u_div_a2f.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/alt_u_div_a2f.tdf                                     ;
; db/lpm_divide_0dm.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/lpm_divide_0dm.tdf                                    ;
; db/sign_div_unsign_akh.tdf                               ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/sign_div_unsign_akh.tdf                               ;
; db/alt_u_div_mve.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/alt_u_div_mve.tdf                                     ;
; multcore.tdf                                             ; yes             ; Megafunction                                          ; c:/altera/91/quartus/libraries/megafunctions/multcore.tdf                                                         ;
; mpar_add.tdf                                             ; yes             ; Megafunction                                          ; c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf                                                         ;
; lpm_add_sub.tdf                                          ; yes             ; Megafunction                                          ; c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                      ;
; db/add_sub_9ch.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/add_sub_9ch.tdf                                       ;
; db/add_sub_4ch.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/add_sub_4ch.tdf                                       ;
; altshift.tdf                                             ; yes             ; Megafunction                                          ; c:/altera/91/quartus/libraries/megafunctions/altshift.tdf                                                         ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                              ;
+---------------------------------------------+--------------------------------------------+
; Resource                                    ; Usage                                      ;
+---------------------------------------------+--------------------------------------------+
; Estimated Total logic elements              ; 1,610                                      ;
;                                             ;                                            ;
; Total combinational functions               ; 1598                                       ;
; Logic element usage by number of LUT inputs ;                                            ;
;     -- 4 input functions                    ; 584                                        ;
;     -- 3 input functions                    ; 632                                        ;
;     -- <=2 input functions                  ; 382                                        ;
;                                             ;                                            ;
; Logic elements by mode                      ;                                            ;
;     -- normal mode                          ; 1089                                       ;
;     -- arithmetic mode                      ; 509                                        ;
;                                             ;                                            ;
; Total registers                             ; 46                                         ;
;     -- Dedicated logic registers            ; 46                                         ;
;     -- I/O registers                        ; 0                                          ;
;                                             ;                                            ;
; I/O pins                                    ; 50                                         ;
; Total memory bits                           ; 512                                        ;
; Embedded Multiplier 9-bit elements          ; 2                                          ;
; Total PLLs                                  ; 1                                          ;
; Maximum fan-out node                        ; pro_7segment_decoder:pro_7sd|mod_1000[6]~6 ;
; Maximum fan-out                             ; 105                                        ;
; Total fan-out                               ; 5422                                       ;
; Average fan-out                             ; 3.14                                       ;
+---------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                   ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Complete_Processor                       ; 1598 (124)        ; 46 (20)      ; 512         ; 2            ; 0       ; 1         ; 50   ; 0            ; |Complete_Processor                                                                                                                                   ; work         ;
;    |ALU:pro_alu|                          ; 423 (130)         ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Complete_Processor|ALU:pro_alu                                                                                                                       ;              ;
;       |lpm_divide:Div0|                   ; 293 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|ALU:pro_alu|lpm_divide:Div0                                                                                                       ;              ;
;          |lpm_divide_3gm:auto_generated|  ; 293 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_dnh:divider| ; 293 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider                                             ;              ;
;                |alt_u_div_s5f:divider|    ; 293 (291)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider                       ;              ;
;                   |add_sub_lkc:add_sub_0| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_lkc:add_sub_0 ;              ;
;                   |add_sub_mkc:add_sub_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_mkc:add_sub_1 ;              ;
;       |lpm_mult:Mult0|                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Complete_Processor|ALU:pro_alu|lpm_mult:Mult0                                                                                                        ;              ;
;          |mult_l8t:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Complete_Processor|ALU:pro_alu|lpm_mult:Mult0|mult_l8t:auto_generated                                                                                ;              ;
;    |RAM_Register:pro_rr|                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|RAM_Register:pro_rr                                                                                                               ;              ;
;       |altsyncram:RAM_REG_rtl_0|          ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0                                                                                      ;              ;
;          |altsyncram_f3n1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated                                                       ; work         ;
;       |altsyncram:RAM_REG_rtl_1|          ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1                                                                                      ;              ;
;          |altsyncram_f3n1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated                                                       ;              ;
;    |pro_7segment_decoder:pro_7sd|         ; 1051 (279)        ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd                                                                                                      ;              ;
;       |bcd_7segment:bcd_7segment_1000|    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|bcd_7segment:bcd_7segment_1000                                                                       ;              ;
;       |bcd_7segment:bcd_7segment_100|     ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|bcd_7segment:bcd_7segment_100                                                                        ;              ;
;       |bcd_7segment:bcd_7segment_10|      ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|bcd_7segment:bcd_7segment_10                                                                         ;              ;
;       |bcd_7segment:bcd_7segment_1|       ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|bcd_7segment:bcd_7segment_1                                                                          ;              ;
;       |lpm_divide:Div0|                   ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div0                                                                                      ;              ;
;          |lpm_divide_1gm:auto_generated|  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated                                                        ;              ;
;             |sign_div_unsign_bnh:divider| ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider                            ;              ;
;                |alt_u_div_o5f:divider|    ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider      ; work         ;
;       |lpm_divide:Div10|                  ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div10                                                                                     ;              ;
;          |lpm_divide_dem:auto_generated|  ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div10|lpm_divide_dem:auto_generated                                                       ;              ;
;             |sign_div_unsign_nlh:divider| ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div10|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider                           ;              ;
;                |alt_u_div_g2f:divider|    ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div10|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider     ;              ;
;       |lpm_divide:Div12|                  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div12                                                                                     ;              ;
;          |lpm_divide_aem:auto_generated|  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated                                                       ;              ;
;             |sign_div_unsign_klh:divider| ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider                           ;              ;
;                |alt_u_div_a2f:divider|    ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider     ;              ;
;       |lpm_divide:Div13|                  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div13                                                                                     ;              ;
;          |lpm_divide_tcm:auto_generated|  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_tcm:auto_generated                                                       ;              ;
;             |sign_div_unsign_7kh:divider| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider                           ;              ;
;                |alt_u_div_gve:divider|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider     ;              ;
;       |lpm_divide:Div14|                  ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div14                                                                                     ;              ;
;          |lpm_divide_0dm:auto_generated|  ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated                                                       ;              ;
;             |sign_div_unsign_akh:divider| ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider                           ;              ;
;                |alt_u_div_mve:divider|    ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider     ;              ;
;       |lpm_divide:Div2|                   ; 115 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div2                                                                                      ;              ;
;          |lpm_divide_rfm:auto_generated|  ; 115 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated                                                        ;              ;
;             |sign_div_unsign_5nh:divider| ; 115 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider                            ;              ;
;                |alt_u_div_c5f:divider|    ; 115 (115)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider      ;              ;
;       |lpm_divide:Div3|                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div3                                                                                      ;              ;
;          |lpm_divide_nfm:auto_generated|  ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div3|lpm_divide_nfm:auto_generated                                                        ;              ;
;             |sign_div_unsign_1nh:divider| ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div3|lpm_divide_nfm:auto_generated|sign_div_unsign_1nh:divider                            ;              ;
;                |alt_u_div_45f:divider|    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div3|lpm_divide_nfm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider      ;              ;
;       |lpm_divide:Div4|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div4                                                                                      ;              ;
;          |lpm_divide_tcm:auto_generated|  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div4|lpm_divide_tcm:auto_generated                                                        ;              ;
;             |sign_div_unsign_7kh:divider| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div4|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider                            ;              ;
;                |alt_u_div_gve:divider|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div4|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider      ;              ;
;       |lpm_divide:Div5|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div5                                                                                      ;              ;
;          |lpm_divide_tcm:auto_generated|  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div5|lpm_divide_tcm:auto_generated                                                        ;              ;
;             |sign_div_unsign_7kh:divider| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div5|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider                            ;              ;
;                |alt_u_div_gve:divider|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div5|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider      ;              ;
;       |lpm_divide:Div6|                   ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div6                                                                                      ;              ;
;          |lpm_divide_rfm:auto_generated|  ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div6|lpm_divide_rfm:auto_generated                                                        ;              ;
;             |sign_div_unsign_5nh:divider| ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div6|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider                            ;              ;
;                |alt_u_div_c5f:divider|    ; 123 (123)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div6|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider      ;              ;
;       |lpm_divide:Div8|                   ; 139 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div8                                                                                      ;              ;
;          |lpm_divide_hem:auto_generated|  ; 139 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated                                                        ;              ;
;             |sign_div_unsign_rlh:divider| ; 139 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider                            ;              ;
;                |alt_u_div_o2f:divider|    ; 139 (139)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider      ;              ;
;       |lpm_divide:Div9|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div9                                                                                      ;              ;
;          |lpm_divide_tcm:auto_generated|  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div9|lpm_divide_tcm:auto_generated                                                        ;              ;
;             |sign_div_unsign_7kh:divider| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div9|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider                            ;              ;
;                |alt_u_div_gve:divider|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_divide:Div9|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider      ;              ;
;       |lpm_mult:Mult0|                    ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_mult:Mult0                                                                                       ;              ;
;          |multcore:mult_core|             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_mult:Mult0|multcore:mult_core                                                                    ;              ;
;       |lpm_mult:Mult1|                    ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_mult:Mult1                                                                                       ;              ;
;          |multcore:mult_core|             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_mult:Mult1|multcore:mult_core                                                                    ;              ;
;       |lpm_mult:Mult3|                    ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_mult:Mult3                                                                                       ;              ;
;          |multcore:mult_core|             ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_mult:Mult3|multcore:mult_core                                                                    ;              ;
;       |lpm_mult:Mult4|                    ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_mult:Mult4                                                                                       ;              ;
;          |multcore:mult_core|             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_mult:Mult4|multcore:mult_core                                                                    ;              ;
;       |lpm_mult:Mult6|                    ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_mult:Mult6                                                                                       ;              ;
;          |multcore:mult_core|             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_mult:Mult6|multcore:mult_core                                                                    ;              ;
;       |lpm_mult:Mult7|                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_mult:Mult7                                                                                       ;              ;
;          |multcore:mult_core|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|lpm_mult:Mult7|multcore:mult_core                                                                    ;              ;
;       |my_clock_gen:clock_gen|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen                                                                               ;              ;
;          |altpll:altpll_component|        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Complete_Processor|pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component                                                       ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+
; Name                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                      ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+
; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256  ; db/Complete_Processor.ram0_RAM_Register_bc29ae60.hdl.mif ;
; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256  ; db/Complete_Processor.ram0_RAM_Register_bc29ae60.hdl.mif ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Complete_Processor|nxt_state                                                                                               ;
+---------------+--------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+
; Name          ; nxt_state.S5 ; nxt_state.S42 ; nxt_state.S41 ; nxt_state.S32 ; nxt_state.S31 ; nxt_state.S22 ; nxt_state.S21 ; nxt_state.S1 ;
+---------------+--------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+
; nxt_state.S1  ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ;
; nxt_state.S21 ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1            ;
; nxt_state.S22 ; 0            ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1            ;
; nxt_state.S31 ; 0            ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1            ;
; nxt_state.S32 ; 0            ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1            ;
; nxt_state.S41 ; 0            ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; nxt_state.S42 ; 0            ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; nxt_state.S5  ; 1            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
+---------------+--------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |Complete_Processor|state                                                               ;
+-----------+----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+
; Name      ; state.S5 ; state.S42 ; state.S41 ; state.S32 ; state.S31 ; state.S22 ; state.S21 ; state.S1 ;
+-----------+----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+
; state.S1  ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ;
; state.S21 ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1        ;
; state.S22 ; 0        ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1        ;
; state.S31 ; 0        ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1        ;
; state.S32 ; 0        ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1        ;
; state.S41 ; 0        ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1        ;
; state.S42 ; 0        ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1        ;
; state.S5  ; 1        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1        ;
+-----------+----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; instr[0]                                            ; state.S42           ; yes                    ;
; instr[6]                                            ; state.S41           ; yes                    ;
; instr[15]                                           ; state.S42           ; yes                    ;
; instr[10]                                           ; state.S41           ; yes                    ;
; instr[9]                                            ; state.S41           ; yes                    ;
; instr[8]                                            ; state.S41           ; yes                    ;
; instr[7]                                            ; state.S41           ; yes                    ;
; instr[5]                                            ; state.S41           ; yes                    ;
; DR[0]                                               ; WideOr17            ; yes                    ;
; DR[1]                                               ; WideOr17            ; yes                    ;
; DR[2]                                               ; WideOr17            ; yes                    ;
; DR[3]                                               ; WideOr17            ; yes                    ;
; SR1[0]                                              ; WideOr18            ; yes                    ;
; SR1[1]                                              ; WideOr18            ; yes                    ;
; SR1[2]                                              ; WideOr18            ; yes                    ;
; SR1[3]                                              ; WideOr18            ; yes                    ;
; SR2[0]                                              ; state.S42           ; yes                    ;
; SR2[1]                                              ; state.S42           ; yes                    ;
; SR2[2]                                              ; state.S42           ; yes                    ;
; SR2[3]                                              ; state.S42           ; yes                    ;
; save_data[9]                                        ; state.S22           ; yes                    ;
; save_data[8]                                        ; state.S22           ; yes                    ;
; save_data[7]                                        ; state.S22           ; yes                    ;
; save_data[6]                                        ; state.S22           ; yes                    ;
; save_data[5]                                        ; state.S22           ; yes                    ;
; save_data[4]                                        ; state.S22           ; yes                    ;
; save_data[3]                                        ; state.S22           ; yes                    ;
; save_data[2]                                        ; state.S22           ; yes                    ;
; save_data[1]                                        ; state.S22           ; yes                    ;
; save_data[0]                                        ; state.S22           ; yes                    ;
; instr[11]                                           ; state.S41           ; yes                    ;
; instr[12]                                           ; state.S41           ; yes                    ;
; instr[13]                                           ; state.S41           ; yes                    ;
; instr[14]                                           ; state.S41           ; yes                    ;
; Number of user-specified and inferred latches = 34  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; pro_7segment_decoder:pro_7sd|digit_10~0                ;   ;
; pro_7segment_decoder:pro_7sd|digit_10~1                ;   ;
; Number of logic cells representing combinational loops ; 2 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; nxt_state~4                           ; Lost fanout        ;
; nxt_state~5                           ; Lost fanout        ;
; nxt_state~6                           ; Lost fanout        ;
; state~4                               ; Lost fanout        ;
; state~5                               ; Lost fanout        ;
; state~6                               ; Lost fanout        ;
; Total Number of Removed Registers = 6 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 46    ;
; Number of registers using Synchronous Clear  ; 3     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 42    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                            ;
+----------------------------------+-------------------------------+------+
; Register Name                    ; Megafunction                  ; Type ;
+----------------------------------+-------------------------------+------+
; RAM_Register:pro_rr|SR1_Data[0]  ; RAM_Register:pro_rr|RAM_REG~0 ; RAM  ;
; RAM_Register:pro_rr|SR1_Data[1]  ; RAM_Register:pro_rr|RAM_REG~0 ; RAM  ;
; RAM_Register:pro_rr|SR1_Data[2]  ; RAM_Register:pro_rr|RAM_REG~0 ; RAM  ;
; RAM_Register:pro_rr|SR1_Data[3]  ; RAM_Register:pro_rr|RAM_REG~0 ; RAM  ;
; RAM_Register:pro_rr|SR1_Data[4]  ; RAM_Register:pro_rr|RAM_REG~0 ; RAM  ;
; RAM_Register:pro_rr|SR1_Data[5]  ; RAM_Register:pro_rr|RAM_REG~0 ; RAM  ;
; RAM_Register:pro_rr|SR1_Data[6]  ; RAM_Register:pro_rr|RAM_REG~0 ; RAM  ;
; RAM_Register:pro_rr|SR1_Data[7]  ; RAM_Register:pro_rr|RAM_REG~0 ; RAM  ;
; RAM_Register:pro_rr|SR1_Data[8]  ; RAM_Register:pro_rr|RAM_REG~0 ; RAM  ;
; RAM_Register:pro_rr|SR1_Data[9]  ; RAM_Register:pro_rr|RAM_REG~0 ; RAM  ;
; RAM_Register:pro_rr|SR1_Data[10] ; RAM_Register:pro_rr|RAM_REG~0 ; RAM  ;
; RAM_Register:pro_rr|SR1_Data[11] ; RAM_Register:pro_rr|RAM_REG~0 ; RAM  ;
; RAM_Register:pro_rr|SR1_Data[12] ; RAM_Register:pro_rr|RAM_REG~0 ; RAM  ;
; RAM_Register:pro_rr|SR1_Data[13] ; RAM_Register:pro_rr|RAM_REG~0 ; RAM  ;
; RAM_Register:pro_rr|SR1_Data[14] ; RAM_Register:pro_rr|RAM_REG~0 ; RAM  ;
; RAM_Register:pro_rr|SR1_Data[15] ; RAM_Register:pro_rr|RAM_REG~0 ; RAM  ;
; RAM_Register:pro_rr|SR2_Data[0]  ; RAM_Register:pro_rr|RAM_REG~1 ; RAM  ;
; RAM_Register:pro_rr|SR2_Data[1]  ; RAM_Register:pro_rr|RAM_REG~1 ; RAM  ;
; RAM_Register:pro_rr|SR2_Data[2]  ; RAM_Register:pro_rr|RAM_REG~1 ; RAM  ;
; RAM_Register:pro_rr|SR2_Data[3]  ; RAM_Register:pro_rr|RAM_REG~1 ; RAM  ;
; RAM_Register:pro_rr|SR2_Data[4]  ; RAM_Register:pro_rr|RAM_REG~1 ; RAM  ;
; RAM_Register:pro_rr|SR2_Data[5]  ; RAM_Register:pro_rr|RAM_REG~1 ; RAM  ;
; RAM_Register:pro_rr|SR2_Data[6]  ; RAM_Register:pro_rr|RAM_REG~1 ; RAM  ;
; RAM_Register:pro_rr|SR2_Data[7]  ; RAM_Register:pro_rr|RAM_REG~1 ; RAM  ;
; RAM_Register:pro_rr|SR2_Data[8]  ; RAM_Register:pro_rr|RAM_REG~1 ; RAM  ;
; RAM_Register:pro_rr|SR2_Data[9]  ; RAM_Register:pro_rr|RAM_REG~1 ; RAM  ;
; RAM_Register:pro_rr|SR2_Data[10] ; RAM_Register:pro_rr|RAM_REG~1 ; RAM  ;
; RAM_Register:pro_rr|SR2_Data[11] ; RAM_Register:pro_rr|RAM_REG~1 ; RAM  ;
; RAM_Register:pro_rr|SR2_Data[12] ; RAM_Register:pro_rr|RAM_REG~1 ; RAM  ;
; RAM_Register:pro_rr|SR2_Data[13] ; RAM_Register:pro_rr|RAM_REG~1 ; RAM  ;
; RAM_Register:pro_rr|SR2_Data[14] ; RAM_Register:pro_rr|RAM_REG~1 ; RAM  ;
; RAM_Register:pro_rr|SR2_Data[15] ; RAM_Register:pro_rr|RAM_REG~1 ; RAM  ;
+----------------------------------+-------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |Complete_Processor|pro_7segment_decoder:pro_7sd|mod_100[7]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Complete_Processor|Write_data[13]                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Complete_Processor|Write_data[9]                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Complete_Processor|pro_7segment_decoder:pro_7sd|mod_10[3]     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Complete_Processor|pro_7segment_decoder:pro_7sd|mod_1000[1]   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Complete_Processor|pro_7segment_decoder:pro_7sd|Add12         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Complete_Processor|pro_7segment_decoder:pro_7sd|mod_10[0]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Complete_Processor|pro_7segment_decoder:pro_7sd|Add12         ;
; 5:1                ; 11 bits   ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; No         ; |Complete_Processor|pro_7segment_decoder:pro_7sd|mod_1000[6]   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Complete_Processor|pro_7segment_decoder:pro_7sd|digit_1[2]    ;
; 10:1               ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |Complete_Processor|pro_7segment_decoder:pro_7sd|digit_100[3]  ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; No         ; |Complete_Processor|pro_7segment_decoder:pro_7sd|digit_10[0]   ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Complete_Processor|pro_7segment_decoder:pro_7sd|digit_1000[1] ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |Complete_Processor|ALU:pro_alu|Mux6                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Complete_Processor ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; IdlE           ; 000   ; Unsigned Binary                                           ;
; donE           ; 001   ; Unsigned Binary                                           ;
; OVF            ; 010   ; Unsigned Binary                                           ;
; SW_FULL        ; 011   ; Unsigned Binary                                           ;
; Src_Adr        ; 100   ; Unsigned Binary                                           ;
; Dst_Adr        ; 101   ; Unsigned Binary                                           ;
; Data_16        ; 110   ; Unsigned Binary                                           ;
; ADDR           ; 111   ; Unsigned Binary                                           ;
; S1             ; 000   ; Unsigned Binary                                           ;
; S21            ; 001   ; Unsigned Binary                                           ;
; S22            ; 010   ; Unsigned Binary                                           ;
; S31            ; 11    ; Unsigned Binary                                           ;
; S32            ; 100   ; Unsigned Binary                                           ;
; S41            ; 101   ; Unsigned Binary                                           ;
; S42            ; 110   ; Unsigned Binary                                           ;
; S5             ; 111   ; Unsigned Binary                                           ;
; Mode2          ; 010   ; Unsigned Binary                                           ;
; Mode3          ; 011   ; Unsigned Binary                                           ;
; Mode4          ; 100   ; Unsigned Binary                                           ;
; READ           ; 00    ; Unsigned Binary                                           ;
; WRITE_sv       ; 01    ; Unsigned Binary                                           ;
; WRITE_mp       ; 11    ; Unsigned Binary                                           ;
; DISABLE        ; 10    ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_Register:pro_rr ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; READ           ; 00    ; Unsigned Binary                         ;
; WRITE_sv       ; 01    ; Unsigned Binary                         ;
; WRITE_mp       ; 11    ; Unsigned Binary                         ;
; DISABLE        ; 10    ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:pro_alu ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; add            ; 00    ; Unsigned Binary                 ;
; sub            ; 01    ; Unsigned Binary                 ;
; mul            ; 10    ; Unsigned Binary                 ;
; div            ; 11    ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pro_7segment_decoder:pro_7sd ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; IdlE           ; 000   ; Unsigned Binary                                  ;
; donE           ; 001   ; Unsigned Binary                                  ;
; OVF            ; 010   ; Unsigned Binary                                  ;
; SW_FULL        ; 011   ; Unsigned Binary                                  ;
; Src_Adr        ; 100   ; Unsigned Binary                                  ;
; Dst_Adr        ; 101   ; Unsigned Binary                                  ;
; Data_16        ; 110   ; Unsigned Binary                                  ;
; ADDR           ; 111   ; Unsigned Binary                                  ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                 ;
+-------------------------------+-------------------+----------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                              ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                              ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                              ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                              ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                              ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                              ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                              ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                              ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                              ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                              ;
; LOCK_LOW                      ; 1                 ; Untyped                                                              ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                              ;
; SKIP_VCO                      ; OFF               ; Untyped                                                              ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                              ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                              ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                              ;
; BANDWIDTH                     ; 0                 ; Untyped                                                              ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                              ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                              ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                              ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                              ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                              ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                              ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                              ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                              ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                              ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                              ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                              ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                              ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                       ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                              ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                              ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                              ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                              ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                              ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                              ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                              ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                              ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                              ;
; CLK0_DIVIDE_BY                ; 5                 ; Signed Integer                                                       ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                              ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                              ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                              ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                              ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                              ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                              ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                              ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                              ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                              ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                              ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                              ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                              ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                              ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                              ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                              ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                              ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                              ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                              ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                              ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                              ;
; VCO_MIN                       ; 0                 ; Untyped                                                              ;
; VCO_MAX                       ; 0                 ; Untyped                                                              ;
; VCO_CENTER                    ; 0                 ; Untyped                                                              ;
; PFD_MIN                       ; 0                 ; Untyped                                                              ;
; PFD_MAX                       ; 0                 ; Untyped                                                              ;
; M_INITIAL                     ; 0                 ; Untyped                                                              ;
; M                             ; 0                 ; Untyped                                                              ;
; N                             ; 1                 ; Untyped                                                              ;
; M2                            ; 1                 ; Untyped                                                              ;
; N2                            ; 1                 ; Untyped                                                              ;
; SS                            ; 1                 ; Untyped                                                              ;
; C0_HIGH                       ; 0                 ; Untyped                                                              ;
; C1_HIGH                       ; 0                 ; Untyped                                                              ;
; C2_HIGH                       ; 0                 ; Untyped                                                              ;
; C3_HIGH                       ; 0                 ; Untyped                                                              ;
; C4_HIGH                       ; 0                 ; Untyped                                                              ;
; C5_HIGH                       ; 0                 ; Untyped                                                              ;
; C6_HIGH                       ; 0                 ; Untyped                                                              ;
; C7_HIGH                       ; 0                 ; Untyped                                                              ;
; C8_HIGH                       ; 0                 ; Untyped                                                              ;
; C9_HIGH                       ; 0                 ; Untyped                                                              ;
; C0_LOW                        ; 0                 ; Untyped                                                              ;
; C1_LOW                        ; 0                 ; Untyped                                                              ;
; C2_LOW                        ; 0                 ; Untyped                                                              ;
; C3_LOW                        ; 0                 ; Untyped                                                              ;
; C4_LOW                        ; 0                 ; Untyped                                                              ;
; C5_LOW                        ; 0                 ; Untyped                                                              ;
; C6_LOW                        ; 0                 ; Untyped                                                              ;
; C7_LOW                        ; 0                 ; Untyped                                                              ;
; C8_LOW                        ; 0                 ; Untyped                                                              ;
; C9_LOW                        ; 0                 ; Untyped                                                              ;
; C0_INITIAL                    ; 0                 ; Untyped                                                              ;
; C1_INITIAL                    ; 0                 ; Untyped                                                              ;
; C2_INITIAL                    ; 0                 ; Untyped                                                              ;
; C3_INITIAL                    ; 0                 ; Untyped                                                              ;
; C4_INITIAL                    ; 0                 ; Untyped                                                              ;
; C5_INITIAL                    ; 0                 ; Untyped                                                              ;
; C6_INITIAL                    ; 0                 ; Untyped                                                              ;
; C7_INITIAL                    ; 0                 ; Untyped                                                              ;
; C8_INITIAL                    ; 0                 ; Untyped                                                              ;
; C9_INITIAL                    ; 0                 ; Untyped                                                              ;
; C0_MODE                       ; BYPASS            ; Untyped                                                              ;
; C1_MODE                       ; BYPASS            ; Untyped                                                              ;
; C2_MODE                       ; BYPASS            ; Untyped                                                              ;
; C3_MODE                       ; BYPASS            ; Untyped                                                              ;
; C4_MODE                       ; BYPASS            ; Untyped                                                              ;
; C5_MODE                       ; BYPASS            ; Untyped                                                              ;
; C6_MODE                       ; BYPASS            ; Untyped                                                              ;
; C7_MODE                       ; BYPASS            ; Untyped                                                              ;
; C8_MODE                       ; BYPASS            ; Untyped                                                              ;
; C9_MODE                       ; BYPASS            ; Untyped                                                              ;
; C0_PH                         ; 0                 ; Untyped                                                              ;
; C1_PH                         ; 0                 ; Untyped                                                              ;
; C2_PH                         ; 0                 ; Untyped                                                              ;
; C3_PH                         ; 0                 ; Untyped                                                              ;
; C4_PH                         ; 0                 ; Untyped                                                              ;
; C5_PH                         ; 0                 ; Untyped                                                              ;
; C6_PH                         ; 0                 ; Untyped                                                              ;
; C7_PH                         ; 0                 ; Untyped                                                              ;
; C8_PH                         ; 0                 ; Untyped                                                              ;
; C9_PH                         ; 0                 ; Untyped                                                              ;
; L0_HIGH                       ; 1                 ; Untyped                                                              ;
; L1_HIGH                       ; 1                 ; Untyped                                                              ;
; G0_HIGH                       ; 1                 ; Untyped                                                              ;
; G1_HIGH                       ; 1                 ; Untyped                                                              ;
; G2_HIGH                       ; 1                 ; Untyped                                                              ;
; G3_HIGH                       ; 1                 ; Untyped                                                              ;
; E0_HIGH                       ; 1                 ; Untyped                                                              ;
; E1_HIGH                       ; 1                 ; Untyped                                                              ;
; E2_HIGH                       ; 1                 ; Untyped                                                              ;
; E3_HIGH                       ; 1                 ; Untyped                                                              ;
; L0_LOW                        ; 1                 ; Untyped                                                              ;
; L1_LOW                        ; 1                 ; Untyped                                                              ;
; G0_LOW                        ; 1                 ; Untyped                                                              ;
; G1_LOW                        ; 1                 ; Untyped                                                              ;
; G2_LOW                        ; 1                 ; Untyped                                                              ;
; G3_LOW                        ; 1                 ; Untyped                                                              ;
; E0_LOW                        ; 1                 ; Untyped                                                              ;
; E1_LOW                        ; 1                 ; Untyped                                                              ;
; E2_LOW                        ; 1                 ; Untyped                                                              ;
; E3_LOW                        ; 1                 ; Untyped                                                              ;
; L0_INITIAL                    ; 1                 ; Untyped                                                              ;
; L1_INITIAL                    ; 1                 ; Untyped                                                              ;
; G0_INITIAL                    ; 1                 ; Untyped                                                              ;
; G1_INITIAL                    ; 1                 ; Untyped                                                              ;
; G2_INITIAL                    ; 1                 ; Untyped                                                              ;
; G3_INITIAL                    ; 1                 ; Untyped                                                              ;
; E0_INITIAL                    ; 1                 ; Untyped                                                              ;
; E1_INITIAL                    ; 1                 ; Untyped                                                              ;
; E2_INITIAL                    ; 1                 ; Untyped                                                              ;
; E3_INITIAL                    ; 1                 ; Untyped                                                              ;
; L0_MODE                       ; BYPASS            ; Untyped                                                              ;
; L1_MODE                       ; BYPASS            ; Untyped                                                              ;
; G0_MODE                       ; BYPASS            ; Untyped                                                              ;
; G1_MODE                       ; BYPASS            ; Untyped                                                              ;
; G2_MODE                       ; BYPASS            ; Untyped                                                              ;
; G3_MODE                       ; BYPASS            ; Untyped                                                              ;
; E0_MODE                       ; BYPASS            ; Untyped                                                              ;
; E1_MODE                       ; BYPASS            ; Untyped                                                              ;
; E2_MODE                       ; BYPASS            ; Untyped                                                              ;
; E3_MODE                       ; BYPASS            ; Untyped                                                              ;
; L0_PH                         ; 0                 ; Untyped                                                              ;
; L1_PH                         ; 0                 ; Untyped                                                              ;
; G0_PH                         ; 0                 ; Untyped                                                              ;
; G1_PH                         ; 0                 ; Untyped                                                              ;
; G2_PH                         ; 0                 ; Untyped                                                              ;
; G3_PH                         ; 0                 ; Untyped                                                              ;
; E0_PH                         ; 0                 ; Untyped                                                              ;
; E1_PH                         ; 0                 ; Untyped                                                              ;
; E2_PH                         ; 0                 ; Untyped                                                              ;
; E3_PH                         ; 0                 ; Untyped                                                              ;
; M_PH                          ; 0                 ; Untyped                                                              ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                              ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                              ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                              ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                              ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                              ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                              ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                              ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                              ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                              ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                              ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                              ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                              ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                              ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                              ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                              ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                              ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                              ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                              ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                              ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                              ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                              ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                              ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                              ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                              ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                              ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                              ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                                                              ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                              ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                              ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                              ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                              ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                              ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                       ;
+-------------------------------+-------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0                  ;
+------------------------------------+----------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                    ; Type           ;
+------------------------------------+----------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                                ; Untyped        ;
; WIDTH_A                            ; 16                                                       ; Untyped        ;
; WIDTHAD_A                          ; 4                                                        ; Untyped        ;
; NUMWORDS_A                         ; 16                                                       ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped        ;
; WIDTH_B                            ; 16                                                       ; Untyped        ;
; WIDTHAD_B                          ; 4                                                        ; Untyped        ;
; NUMWORDS_B                         ; 16                                                       ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                                   ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                        ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped        ;
; BYTE_SIZE                          ; 8                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped        ;
; INIT_FILE                          ; db/Complete_Processor.ram0_RAM_Register_bc29ae60.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_f3n1                                          ; Untyped        ;
+------------------------------------+----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1                  ;
+------------------------------------+----------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                    ; Type           ;
+------------------------------------+----------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                                ; Untyped        ;
; WIDTH_A                            ; 16                                                       ; Untyped        ;
; WIDTHAD_A                          ; 4                                                        ; Untyped        ;
; NUMWORDS_A                         ; 16                                                       ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped        ;
; WIDTH_B                            ; 16                                                       ; Untyped        ;
; WIDTHAD_B                          ; 4                                                        ; Untyped        ;
; NUMWORDS_B                         ; 16                                                       ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                                   ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                        ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped        ;
; BYTE_SIZE                          ; 8                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped        ;
; INIT_FILE                          ; db/Complete_Processor.ram0_RAM_Register_bc29ae60.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_f3n1                                          ; Untyped        ;
+------------------------------------+----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:pro_alu|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                            ;
; LPM_WIDTHD             ; 16             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_3gm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:pro_alu|lpm_mult:Mult0       ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16         ; Untyped             ;
; LPM_WIDTHB                                     ; 16         ; Untyped             ;
; LPM_WIDTHP                                     ; 32         ; Untyped             ;
; LPM_WIDTHR                                     ; 32         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                             ;
; LPM_WIDTHD             ; 14             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_1gm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                             ;
; LPM_WIDTHD             ; 10             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_rfm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                             ;
; LPM_WIDTHD             ; 10             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_nfm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_tcm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div5 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_tcm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div6 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                             ;
; LPM_WIDTHD             ; 10             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_rfm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div8 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                             ;
; LPM_WIDTHD             ; 7              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_hem ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div9 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_tcm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div10 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                              ;
; LPM_WIDTHD             ; 7              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_dem ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div13 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_tcm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div12 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_aem ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div14 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_mult:Mult0 ;
+------------------------------------------------+------------+--------------------------------+
; Parameter Name                                 ; Value      ; Type                           ;
+------------------------------------------------+------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 14         ; Untyped                        ;
; LPM_WIDTHB                                     ; 14         ; Untyped                        ;
; LPM_WIDTHP                                     ; 28         ; Untyped                        ;
; LPM_WIDTHR                                     ; 28         ; Untyped                        ;
; LPM_WIDTHS                                     ; 1          ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                        ;
; LPM_PIPELINE                                   ; 0          ; Untyped                        ;
; LATENCY                                        ; 0          ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                        ;
; USE_EAB                                        ; OFF        ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                        ;
+------------------------------------------------+------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_mult:Mult1 ;
+------------------------------------------------+------------+--------------------------------+
; Parameter Name                                 ; Value      ; Type                           ;
+------------------------------------------------+------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 4          ; Untyped                        ;
; LPM_WIDTHB                                     ; 14         ; Untyped                        ;
; LPM_WIDTHP                                     ; 18         ; Untyped                        ;
; LPM_WIDTHR                                     ; 18         ; Untyped                        ;
; LPM_WIDTHS                                     ; 1          ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                        ;
; LPM_PIPELINE                                   ; 0          ; Untyped                        ;
; LATENCY                                        ; 0          ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                        ;
; USE_EAB                                        ; OFF        ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                        ;
+------------------------------------------------+------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_mult:Mult3 ;
+------------------------------------------------+------------+--------------------------------+
; Parameter Name                                 ; Value      ; Type                           ;
+------------------------------------------------+------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 4          ; Untyped                        ;
; LPM_WIDTHB                                     ; 10         ; Untyped                        ;
; LPM_WIDTHP                                     ; 14         ; Untyped                        ;
; LPM_WIDTHR                                     ; 14         ; Untyped                        ;
; LPM_WIDTHS                                     ; 1          ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                        ;
; LPM_PIPELINE                                   ; 0          ; Untyped                        ;
; LATENCY                                        ; 0          ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                        ;
; USE_EAB                                        ; OFF        ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                        ;
+------------------------------------------------+------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_mult:Mult4 ;
+------------------------------------------------+------------+--------------------------------+
; Parameter Name                                 ; Value      ; Type                           ;
+------------------------------------------------+------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 4          ; Untyped                        ;
; LPM_WIDTHB                                     ; 10         ; Untyped                        ;
; LPM_WIDTHP                                     ; 14         ; Untyped                        ;
; LPM_WIDTHR                                     ; 14         ; Untyped                        ;
; LPM_WIDTHS                                     ; 1          ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                        ;
; LPM_PIPELINE                                   ; 0          ; Untyped                        ;
; LATENCY                                        ; 0          ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                        ;
; USE_EAB                                        ; OFF        ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                        ;
+------------------------------------------------+------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_mult:Mult6 ;
+------------------------------------------------+------------+--------------------------------+
; Parameter Name                                 ; Value      ; Type                           ;
+------------------------------------------------+------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 4          ; Untyped                        ;
; LPM_WIDTHB                                     ; 7          ; Untyped                        ;
; LPM_WIDTHP                                     ; 11         ; Untyped                        ;
; LPM_WIDTHR                                     ; 11         ; Untyped                        ;
; LPM_WIDTHS                                     ; 1          ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                        ;
; LPM_PIPELINE                                   ; 0          ; Untyped                        ;
; LATENCY                                        ; 0          ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                        ;
; USE_EAB                                        ; OFF        ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                        ;
+------------------------------------------------+------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_mult:Mult7 ;
+------------------------------------------------+------------+--------------------------------+
; Parameter Name                                 ; Value      ; Type                           ;
+------------------------------------------------+------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 4          ; Untyped                        ;
; LPM_WIDTHB                                     ; 7          ; Untyped                        ;
; LPM_WIDTHP                                     ; 11         ; Untyped                        ;
; LPM_WIDTHR                                     ; 11         ; Untyped                        ;
; LPM_WIDTHS                                     ; 1          ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                        ;
; LPM_PIPELINE                                   ; 0          ; Untyped                        ;
; LATENCY                                        ; 0          ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                        ;
; USE_EAB                                        ; OFF        ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                        ;
+------------------------------------------------+------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                ;
+-------------------------------+-----------------------------------------------------------------------------+
; Name                          ; Value                                                                       ;
+-------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                           ;
; Entity Instance               ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                      ;
;     -- PLL_TYPE               ; AUTO                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                           ;
+-------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 2                                            ;
; Entity Instance                           ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 16                                           ;
;     -- NUMWORDS_A                         ; 16                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 16                                           ;
;     -- NUMWORDS_B                         ; 16                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ;
; Entity Instance                           ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 16                                           ;
;     -- NUMWORDS_A                         ; 16                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 16                                           ;
;     -- NUMWORDS_B                         ; 16                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ;
+-------------------------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                      ;
+---------------------------------------+---------------------------------------------+
; Name                                  ; Value                                       ;
+---------------------------------------+---------------------------------------------+
; Number of entity instances            ; 7                                           ;
; Entity Instance                       ; ALU:pro_alu|lpm_mult:Mult0                  ;
;     -- LPM_WIDTHA                     ; 16                                          ;
;     -- LPM_WIDTHB                     ; 16                                          ;
;     -- LPM_WIDTHP                     ; 32                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; pro_7segment_decoder:pro_7sd|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 14                                          ;
;     -- LPM_WIDTHB                     ; 14                                          ;
;     -- LPM_WIDTHP                     ; 28                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; pro_7segment_decoder:pro_7sd|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 4                                           ;
;     -- LPM_WIDTHB                     ; 14                                          ;
;     -- LPM_WIDTHP                     ; 18                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                         ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; pro_7segment_decoder:pro_7sd|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 4                                           ;
;     -- LPM_WIDTHB                     ; 10                                          ;
;     -- LPM_WIDTHP                     ; 14                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                         ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; pro_7segment_decoder:pro_7sd|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 4                                           ;
;     -- LPM_WIDTHB                     ; 10                                          ;
;     -- LPM_WIDTHP                     ; 14                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                         ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; pro_7segment_decoder:pro_7sd|lpm_mult:Mult6 ;
;     -- LPM_WIDTHA                     ; 4                                           ;
;     -- LPM_WIDTHB                     ; 7                                           ;
;     -- LPM_WIDTHP                     ; 11                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                         ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; pro_7segment_decoder:pro_7sd|lpm_mult:Mult7 ;
;     -- LPM_WIDTHA                     ; 4                                           ;
;     -- LPM_WIDTHB                     ; 7                                           ;
;     -- LPM_WIDTHP                     ; 11                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                         ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
+---------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen" ;
+--------+--------+----------+----------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                            ;
+--------+--------+----------+----------------------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected                             ;
+--------+--------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:pro_alu"                                                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; opcode ; Input ; Warning  ; Input port expression (3 bits) is wider than the input port (2 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Dec 15 10:32:01 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Complete_Processor -c Complete_Processor
Info: Found 1 design units, including 1 entities, in source file pro_7segment_decoder.v
    Info: Found entity 1: pro_7segment_decoder
Info: Found 1 design units, including 1 entities, in source file ram_register.v
    Info: Found entity 1: RAM_Register
Info: Found 1 design units, including 1 entities, in source file alu.v
    Info: Found entity 1: ALU
Info: Found 1 design units, including 1 entities, in source file complete_processor.v
    Info: Found entity 1: Complete_Processor
Info: Found 1 design units, including 1 entities, in source file output_multiplexer.v
    Info: Found entity 1: Output_Multiplexer
Info: Found 1 design units, including 1 entities, in source file bcd_7segment.v
    Info: Found entity 1: bcd_7segment
Info: Found 1 design units, including 1 entities, in source file my_clock_gen.v
    Info: Found entity 1: my_clock_gen
Info: Found 1 design units, including 1 entities, in source file tb_mips.v
    Info: Found entity 1: tb_MIPS
Info: Elaborating entity "Complete_Processor" for the top level hierarchy
Warning (10240): Verilog HDL Always Construct warning at Complete_Processor.v(267): inferring latch(es) for variable "DR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Complete_Processor.v(267): inferring latch(es) for variable "save_data", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Complete_Processor.v(267): inferring latch(es) for variable "SR1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Complete_Processor.v(267): inferring latch(es) for variable "instr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Complete_Processor.v(267): inferring latch(es) for variable "SR2", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "SR2[0]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "SR2[1]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "SR2[2]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "SR2[3]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "instr[0]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "instr[5]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "instr[6]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "instr[7]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "instr[8]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "instr[9]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "instr[10]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "instr[11]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "instr[12]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "instr[13]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "instr[14]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "instr[15]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "SR1[0]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "SR1[1]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "SR1[2]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "SR1[3]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "save_data[0]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "save_data[1]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "save_data[2]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "save_data[3]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "save_data[4]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "save_data[5]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "save_data[6]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "save_data[7]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "save_data[8]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "save_data[9]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "save_data[10]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "save_data[11]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "save_data[12]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "save_data[13]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "save_data[14]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "save_data[15]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "DR[0]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "DR[1]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "DR[2]" at Complete_Processor.v(267)
Info (10041): Inferred latch for "DR[3]" at Complete_Processor.v(267)
Info: Elaborating entity "RAM_Register" for hierarchy "RAM_Register:pro_rr"
Info: Elaborating entity "ALU" for hierarchy "ALU:pro_alu"
Info: Elaborating entity "Output_Multiplexer" for hierarchy "Output_Multiplexer:pro_om"
Info: Elaborating entity "pro_7segment_decoder" for hierarchy "pro_7segment_decoder:pro_7sd"
Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(51): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(53): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(55): truncated value with size 16 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(57): truncated value with size 16 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(67): truncated value with size 16 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(74): truncated value with size 14 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(84): truncated value with size 14 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(89): truncated value with size 10 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(99): truncated value with size 10 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(106): truncated value with size 7 to match size of target (4)
Info: Elaborating entity "bcd_7segment" for hierarchy "pro_7segment_decoder:pro_7sd|bcd_7segment:bcd_7segment_1000"
Info: Elaborating entity "my_clock_gen" for hierarchy "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen"
Info: Elaborating entity "altpll" for hierarchy "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "5"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=my_clock_gen"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|display_data[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|display_data[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|display_data[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|display_data[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|display_data[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|display_data[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|display_data[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|display_data[7]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|display_data[8]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|display_data[9]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|display_data[10]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|display_data[11]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|display_data[12]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|display_data[13]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|display_data[14]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|display_data[15]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|Write_data[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|Write_data[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|Write_data[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|Write_data[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|Write_data[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|Write_data[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|Write_data[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|Write_data[7]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|Write_data[8]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|Write_data[9]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|Write_data[10]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|Write_data[11]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|Write_data[12]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|Write_data[13]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|Write_data[14]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Output_Multiplexer:pro_om|Write_data[15]" feeding internal logic into a wire
Info: Inferred 2 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "RAM_Register:pro_rr|RAM_REG~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 16
        Info: Parameter WIDTHAD_A set to 4
        Info: Parameter NUMWORDS_A set to 16
        Info: Parameter WIDTH_B set to 16
        Info: Parameter WIDTHAD_B set to 4
        Info: Parameter NUMWORDS_B set to 16
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/Complete_Processor.ram0_RAM_Register_bc29ae60.hdl.mif
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "RAM_Register:pro_rr|RAM_REG~1" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 16
        Info: Parameter WIDTHAD_A set to 4
        Info: Parameter NUMWORDS_A set to 16
        Info: Parameter WIDTH_B set to 16
        Info: Parameter WIDTHAD_B set to 4
        Info: Parameter NUMWORDS_B set to 16
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/Complete_Processor.ram0_RAM_Register_bc29ae60.hdl.mif
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info: Inferred 20 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU:pro_alu|Div0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ALU:pro_alu|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pro_7segment_decoder:pro_7sd|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pro_7segment_decoder:pro_7sd|Div2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pro_7segment_decoder:pro_7sd|Div3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pro_7segment_decoder:pro_7sd|Div4"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pro_7segment_decoder:pro_7sd|Div5"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pro_7segment_decoder:pro_7sd|Div6"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pro_7segment_decoder:pro_7sd|Div8"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pro_7segment_decoder:pro_7sd|Div9"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pro_7segment_decoder:pro_7sd|Div10"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pro_7segment_decoder:pro_7sd|Div13"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pro_7segment_decoder:pro_7sd|Div12"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pro_7segment_decoder:pro_7sd|Div14"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "pro_7segment_decoder:pro_7sd|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "pro_7segment_decoder:pro_7sd|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "pro_7segment_decoder:pro_7sd|Mult3"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "pro_7segment_decoder:pro_7sd|Mult4"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "pro_7segment_decoder:pro_7sd|Mult6"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "pro_7segment_decoder:pro_7sd|Mult7"
Info: Elaborated megafunction instantiation "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0"
Info: Instantiated megafunction "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "16"
    Info: Parameter "WIDTHAD_A" = "4"
    Info: Parameter "NUMWORDS_A" = "16"
    Info: Parameter "WIDTH_B" = "16"
    Info: Parameter "WIDTHAD_B" = "4"
    Info: Parameter "NUMWORDS_B" = "16"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "db/Complete_Processor.ram0_RAM_Register_bc29ae60.hdl.mif"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_f3n1.tdf
    Info: Found entity 1: altsyncram_f3n1
Info: Elaborated megafunction instantiation "ALU:pro_alu|lpm_divide:Div0"
Info: Instantiated megafunction "ALU:pro_alu|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "16"
    Info: Parameter "LPM_WIDTHD" = "16"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_3gm.tdf
    Info: Found entity 1: lpm_divide_3gm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info: Found entity 1: sign_div_unsign_dnh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf
    Info: Found entity 1: alt_u_div_s5f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborated megafunction instantiation "ALU:pro_alu|lpm_mult:Mult0"
Info: Instantiated megafunction "ALU:pro_alu|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "16"
    Info: Parameter "LPM_WIDTHB" = "16"
    Info: Parameter "LPM_WIDTHP" = "32"
    Info: Parameter "LPM_WIDTHR" = "32"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info: Found entity 1: mult_l8t
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_divide:Div0"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "16"
    Info: Parameter "LPM_WIDTHD" = "14"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1gm.tdf
    Info: Found entity 1: lpm_divide_1gm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info: Found entity 1: sign_div_unsign_bnh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_o5f.tdf
    Info: Found entity 1: alt_u_div_o5f
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_divide:Div2"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_divide:Div2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_rfm.tdf
    Info: Found entity 1: lpm_divide_rfm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info: Found entity 1: sign_div_unsign_5nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf
    Info: Found entity 1: alt_u_div_c5f
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_divide:Div3"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_divide:Div3" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "10"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_nfm.tdf
    Info: Found entity 1: lpm_divide_nfm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info: Found entity 1: sign_div_unsign_1nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_45f.tdf
    Info: Found entity 1: alt_u_div_45f
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_divide:Div4"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_divide:Div4" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "4"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf
    Info: Found entity 1: lpm_divide_tcm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info: Found entity 1: sign_div_unsign_7kh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf
    Info: Found entity 1: alt_u_div_gve
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_divide:Div8"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_divide:Div8" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_hem.tdf
    Info: Found entity 1: lpm_divide_hem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info: Found entity 1: sign_div_unsign_rlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info: Found entity 1: alt_u_div_o2f
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_divide:Div10"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_divide:Div10" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "10"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_dem.tdf
    Info: Found entity 1: lpm_divide_dem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info: Found entity 1: sign_div_unsign_nlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf
    Info: Found entity 1: alt_u_div_g2f
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_divide:Div12"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_divide:Div12" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "10"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_aem.tdf
    Info: Found entity 1: lpm_divide_aem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info: Found entity 1: sign_div_unsign_klh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf
    Info: Found entity 1: alt_u_div_a2f
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_divide:Div14"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_divide:Div14" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "7"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf
    Info: Found entity 1: lpm_divide_0dm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info: Found entity 1: sign_div_unsign_akh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info: Found entity 1: alt_u_div_mve
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult0"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "14"
    Info: Parameter "LPM_WIDTHB" = "14"
    Info: Parameter "LPM_WIDTHP" = "28"
    Info: Parameter "LPM_WIDTHR" = "28"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_9ch.tdf
    Info: Found entity 1: add_sub_9ch
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_4ch.tdf
    Info: Found entity 1: add_sub_4ch
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult1"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "4"
    Info: Parameter "LPM_WIDTHB" = "14"
    Info: Parameter "LPM_WIDTHP" = "18"
    Info: Parameter "LPM_WIDTHR" = "18"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult3"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_mult:Mult3" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "4"
    Info: Parameter "LPM_WIDTHB" = "10"
    Info: Parameter "LPM_WIDTHP" = "14"
    Info: Parameter "LPM_WIDTHR" = "14"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult3|multcore:mult_core", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult3"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult3"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult3|altshift:external_latency_ffs", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult3"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult4"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_mult:Mult4" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "4"
    Info: Parameter "LPM_WIDTHB" = "10"
    Info: Parameter "LPM_WIDTHP" = "14"
    Info: Parameter "LPM_WIDTHR" = "14"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult6"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_mult:Mult6" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "4"
    Info: Parameter "LPM_WIDTHB" = "7"
    Info: Parameter "LPM_WIDTHP" = "11"
    Info: Parameter "LPM_WIDTHR" = "11"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult6|multcore:mult_core", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult6"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult6"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult6|altshift:external_latency_ffs", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult6"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult7"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_mult:Mult7" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "4"
    Info: Parameter "LPM_WIDTHB" = "7"
    Info: Parameter "LPM_WIDTHP" = "11"
    Info: Parameter "LPM_WIDTHR" = "11"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Latch DR[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal state.S42
Warning: Latch DR[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal state.S42
Warning: Latch DR[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal state.S42
Warning: Latch DR[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal state.S42
Warning: Latch SR1[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal state.S42
Warning: Latch SR1[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal state.S42
Warning: Latch SR1[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal state.S42
Warning: Latch SR1[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal state.S42
Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below.
    Info: Register "nxt_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "nxt_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "nxt_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "state~4" lost all its fanouts during netlist optimizations.
    Info: Register "state~5" lost all its fanouts during netlist optimizations.
    Info: Register "state~6" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Complete_Processor.map.smsg
Info: Implemented 1695 device resources after synthesis - the final resource count might be different
    Info: Implemented 14 input pins
    Info: Implemented 36 output pins
    Info: Implemented 1610 logic cells
    Info: Implemented 32 RAM segments
    Info: Implemented 1 PLLs
    Info: Implemented 2 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 312 megabytes
    Info: Processing ended: Fri Dec 15 10:32:15 2017
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Complete_Processor.map.smsg.


