
*** Running vivado
    with args -log topmodule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source topmodule.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source topmodule.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
Command: synth_design -top topmodule -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
WARNING: [HDL 9-2994] overwriting previous definition of module design_2 [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/synth/design_2.v:13]
CRITICAL WARNING: [filemgmt 20-1741] File 'design_2.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_2 (C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/hdl/design_2.v)
* design_2 (C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/synth/design_2.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11032 
WARNING: [Synth 8-2490] overwriting previous definition of module design_2 [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/synth/design_2.v:13]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 422.520 ; gain = 118.996
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topmodule' [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/new/topmodule.v:25]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'meta_harden' [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/imports/lab3/meta_harden.v:27]
INFO: [Synth 8-6155] done synthesizing module 'meta_harden' (1#1) [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/imports/lab3/meta_harden.v:27]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/imports/lab3/uart_rx.v:37]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_gen' [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/imports/lab3/uart_baud_gen.v:35]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
	Parameter OVERSAMPLE_RATE bound to: 1843200 - type: integer 
	Parameter DIVIDER bound to: 54 - type: integer 
	Parameter OVERSAMPLE_VALUE bound to: 53 - type: integer 
	Parameter CNT_WID bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_gen' (2#1) [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/imports/lab3/uart_baud_gen.v:35]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_ctl' [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/imports/lab3/uart_rx_ctl.v:52]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_ctl' (3#1) [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/imports/lab3/uart_rx_ctl.v:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (4#1) [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/imports/lab3/uart_rx.v:37]
INFO: [Synth 8-6157] synthesizing module 'StateMachine' [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/new/StateMachine.v:23]
INFO: [Synth 8-4471] merging register 'ap_start_reg' into 'codeidxvld_reg' [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/new/StateMachine.v:114]
WARNING: [Synth 8-6014] Unused sequential element ap_start_reg was removed.  [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/new/StateMachine.v:114]
INFO: [Synth 8-6155] done synthesizing module 'StateMachine' (5#1) [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/new/StateMachine.v:23]
INFO: [Synth 8-6157] synthesizing module 'design_2' [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/synth/design_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_2_rs_erasure_0_0' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ip/design_2_rs_erasure_0_0/synth/design_2_rs_erasure_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:84]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_F_tbl' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_F_tbl.v:252]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_F_tbl_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_F_tbl.v:9]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_F_tbl.v:66]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_F_tbl.v:67]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_F_tbl.v:68]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_F_tbl.v:69]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_F_tbl.v:70]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_F_tbl.v:71]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_F_tbl.v:72]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_F_tbl.v:73]
INFO: [Synth 8-3876] $readmem data file './rs_erasure_F_tbl_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_F_tbl.v:76]
INFO: [Synth 8-3876] $readmem data file './rs_erasure_F_tbl_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_F_tbl.v:77]
INFO: [Synth 8-3876] $readmem data file './rs_erasure_F_tbl_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_F_tbl.v:78]
INFO: [Synth 8-3876] $readmem data file './rs_erasure_F_tbl_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_F_tbl.v:79]
INFO: [Synth 8-3876] $readmem data file './rs_erasure_F_tbl_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_F_tbl.v:80]
INFO: [Synth 8-3876] $readmem data file './rs_erasure_F_tbl_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_F_tbl.v:81]
INFO: [Synth 8-3876] $readmem data file './rs_erasure_F_tbl_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_F_tbl.v:82]
INFO: [Synth 8-3876] $readmem data file './rs_erasure_F_tbl_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_F_tbl.v:83]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_F_tbl_rom' (6#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_F_tbl.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_F_tbl' (7#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_F_tbl.v:252]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATbkb' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATbkb.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATbkb_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATbkb.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATbkb_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATbkb_rom' (8#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATbkb' (9#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATbkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATcud' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATcud.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATcud_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATcud.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATcud_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATcud.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATcud_rom' (10#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATcud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATcud' (11#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATcud.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATdEe' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATdEe.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATdEe_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATdEe.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATdEe_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATdEe.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATdEe_rom' (12#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATdEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATdEe' (13#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATdEe.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATeOg' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATeOg.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATeOg_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATeOg.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATeOg_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATeOg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATeOg_rom' (14#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATeOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATeOg' (15#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATeOg.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATfYi' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATfYi.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATfYi_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATfYi.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATfYi_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATfYi.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATfYi_rom' (16#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATfYi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATfYi' (17#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATfYi.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATg8j' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATg8j.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATg8j_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATg8j.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATg8j_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATg8j.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATg8j_rom' (18#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATg8j.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATg8j' (19#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATg8j.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMAThbi' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMAThbi.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMAThbi_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMAThbi.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMAThbi_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMAThbi.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMAThbi_rom' (20#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMAThbi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMAThbi' (21#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMAThbi.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATibs' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATibs.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATibs_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATibs.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATibs_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATibs.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATibs_rom' (22#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATibs.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATibs' (23#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATibs.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATjbC' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATjbC.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATjbC_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATjbC.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATjbC_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATjbC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATjbC_rom' (24#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATjbC.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATjbC' (25#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATjbC.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATkbM' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATkbM.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATkbM_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATkbM.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATkbM_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATkbM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATkbM_rom' (26#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATkbM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATkbM' (27#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATkbM.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATlbW' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATlbW.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATlbW_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATlbW.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATlbW_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATlbW.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATlbW_rom' (28#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATlbW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATlbW' (29#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATlbW.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATmb6' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATmb6.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATmb6_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATmb6.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATmb6_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATmb6.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATmb6_rom' (30#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATmb6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATmb6' (31#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATmb6.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATncg' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATncg.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATncg_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATncg.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATncg_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATncg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATncg_rom' (32#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATncg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATncg' (33#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATncg.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATocq' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATocq.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATocq_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATocq.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATocq_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATocq.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATocq_rom' (34#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATocq.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATocq' (35#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATocq.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATpcA' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATpcA.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATpcA_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATpcA.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATpcA_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATpcA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATpcA_rom' (36#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATpcA.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATpcA' (37#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATpcA.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATqcK' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATqcK.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATqcK_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATqcK.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATqcK_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATqcK.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATqcK_rom' (38#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATqcK.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATqcK' (39#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATqcK.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATrcU' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATrcU.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATrcU_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATrcU.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATrcU_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATrcU.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATrcU_rom' (40#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATrcU.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATrcU' (41#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATrcU.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATsc4' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATsc4.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATsc4_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATsc4.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATsc4_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATsc4.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATsc4_rom' (42#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATsc4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATsc4' (43#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATsc4.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATtde' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATtde.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATtde_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATtde.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATtde_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATtde.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATtde_rom' (44#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATtde.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATtde' (45#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATtde.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATudo' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATudo.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATudo_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATudo.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATudo_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATudo.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATudo_rom' (46#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATudo.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATudo' (47#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATudo.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATvdy' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATvdy.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATvdy_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATvdy.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATvdy_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATvdy.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATvdy_rom' (48#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATvdy.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATvdy' (49#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATvdy.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATwdI' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATwdI.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATwdI_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATwdI.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATwdI_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATwdI.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATwdI_rom' (50#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATwdI.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATwdI' (51#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATwdI.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATxdS' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATxdS.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATxdS_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATxdS.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATxdS_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATxdS.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATxdS_rom' (52#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATxdS.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATxdS' (53#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATxdS.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATyd2' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATyd2.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATyd2_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATyd2.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATyd2_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATyd2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATyd2_rom' (54#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATyd2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATyd2' (55#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATyd2.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATzec' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATzec.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATzec_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATzec.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATzec_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATzec.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATzec_rom' (56#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATzec.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATzec' (57#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATzec.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATAem' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATAem.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATAem_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATAem.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATAem_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATAem.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATAem_rom' (58#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATAem.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATAem' (59#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATAem.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATBew' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATBew.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATBew_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATBew.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATBew_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATBew.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATBew_rom' (60#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATBew.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATBew' (61#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATBew.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATCeG' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATCeG.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATCeG_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATCeG.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATCeG_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATCeG.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATCeG_rom' (62#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATCeG.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATCeG' (63#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATCeG.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATDeQ' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATDeQ.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATDeQ_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATDeQ.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATDeQ_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATDeQ.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATDeQ_rom' (64#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATDeQ.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATDeQ' (65#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATDeQ.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATEe0' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATEe0.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATEe0_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATEe0.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATEe0_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATEe0.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATEe0_rom' (66#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATEe0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATEe0' (67#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATEe0.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATFfa' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATFfa.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATFfa_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATFfa.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATFfa_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATFfa.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATFfa_rom' (68#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATFfa.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATFfa' (69#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATFfa.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATGfk' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATGfk.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATGfk_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATGfk.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATGfk_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATGfk.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATGfk_rom' (70#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATGfk.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATGfk' (71#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATGfk.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATHfu' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATHfu.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATHfu_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATHfu.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATHfu_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATHfu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATHfu_rom' (72#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATHfu.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATHfu' (73#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATHfu.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATIfE' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATIfE.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATIfE_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATIfE.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATIfE_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATIfE.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATIfE_rom' (74#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATIfE.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATIfE' (75#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATIfE.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATJfO' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATJfO.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATJfO_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATJfO.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATJfO_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATJfO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATJfO_rom' (76#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATJfO.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATJfO' (77#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATJfO.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATKfY' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATKfY.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATKfY_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATKfY.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATKfY_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATKfY.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATKfY_rom' (78#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATKfY.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATKfY' (79#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATKfY.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATLf8' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATLf8.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATLf8_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATLf8.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATLf8_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATLf8.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATLf8_rom' (80#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATLf8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATLf8' (81#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATLf8.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATMgi' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATMgi.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATMgi_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATMgi.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATMgi_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATMgi.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATMgi_rom' (82#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATMgi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATMgi' (83#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATMgi.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATNgs' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATNgs.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATNgs_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATNgs.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATNgs_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATNgs.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATNgs_rom' (84#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATNgs.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATNgs' (85#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATNgs.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATOgC' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATOgC.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATOgC_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATOgC.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATOgC_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATOgC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATOgC_rom' (86#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATOgC.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATOgC' (87#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATOgC.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATPgM' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATPgM.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATPgM_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATPgM.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATPgM_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATPgM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATPgM_rom' (88#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATPgM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATPgM' (89#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATPgM.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATQgW' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATQgW.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATQgW_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATQgW.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATQgW_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATQgW.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATQgW_rom' (90#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATQgW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATQgW' (91#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATQgW.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATRg6' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATRg6.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATRg6_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATRg6.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATRg6_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATRg6.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATRg6_rom' (92#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATRg6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATRg6' (93#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATRg6.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATShg' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATShg.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATShg_rom' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATShg.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATShg_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATShg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATShg_rom' (94#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATShg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATShg' (95#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATShg.v:43]
INFO: [Synth 8-6157] synthesizing module 'rs_erasure_DECMATThq' [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATThq.v:43]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATThq_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATThq.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATThq_rom' (96#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATThq.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATThq' (97#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATThq.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATUhA_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATUhA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATUhA_rom' (98#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATUhA.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATUhA' (99#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATUhA.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATVhK_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATVhK.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rs_erasure_DECMATVhK_rom' (100#1) [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATVhK.v:9]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATWhU_rom.dat' is read successfully [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATWhU.v:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6533]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6535]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6537]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6541]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6543]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6545]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6547]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6549]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6551]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6553]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6555]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6557]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6559]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6561]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6563]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6585]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6587]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6589]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6591]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6597]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6599]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6601]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6603]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6605]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6607]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6609]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6611]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6613]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6615]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6659]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6669]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6675]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6679]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6681]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6683]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6687]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6689]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6693]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6695]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6699]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:7957]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8135]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8137]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8139]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8141]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8143]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8145]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8147]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8149]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8151]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8153]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8155]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8157]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8159]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8161]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8163]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8165]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8167]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8169]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8171]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8173]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8175]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8177]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8179]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8181]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8183]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8185]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8187]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8189]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8191]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8193]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8195]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8197]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8199]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8201]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8203]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8205]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8207]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8209]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8211]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8213]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8217]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8219]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8221]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8223]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8225]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8227]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8229]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8231]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8233]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8235]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8237]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8239]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8241]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8243]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8245]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:8247]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'codeidx_in_sig_reg' and it is trimmed from '8' to '2' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:6272]
WARNING: [Synth 8-3917] design topmodule has port led_pins[7] driven by constant 0
WARNING: [Synth 8-3331] design rs_erasure_DECMATWhU has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATVhK has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATUhA has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATThq has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATShg has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATRg6 has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATQgW has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATPgM has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATOgC has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATNgs has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATMgi has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATLf8 has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATKfY has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATJfO has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATIfE has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATHfu has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATGfk has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATFfa has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATEe0 has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATDeQ has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATCeG has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATBew has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATAem has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATzec has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATyd2 has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATxdS has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATwdI has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATvdy has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATudo has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATtde has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATsc4 has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATrcU has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATqcK has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATpcA has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATocq has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATncg has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATmb6 has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATlbW has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATkbM has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATjbC has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATibs has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMAThbi has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATg8j has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATfYi has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATeOg has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATdEe has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATcud has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATbkb has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_F_tbl has unconnected port reset
WARNING: [Synth 8-3331] design StateMachine has unconnected port rst_clk_rx
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 682.852 ; gain = 379.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 682.852 ; gain = 379.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 682.852 ; gain = 379.328
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/constrs_1/imports/lab3/uart_led_pins_basys3.xdc]
Finished Parsing XDC File [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/constrs_1/imports/lab3/uart_led_pins_basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/constrs_1/imports/lab3/uart_led_pins_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topmodule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topmodule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/constrs_1/imports/lab3/uart_led_timing.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/constrs_1/imports/lab3/uart_led_timing.xdc:6]
Finished Parsing XDC File [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/constrs_1/imports/lab3/uart_led_timing.xdc]
Parsing XDC File [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.runs/synth_4/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.runs/synth_4/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 973.656 ; gain = 0.000
CRITICAL WARNING: [filemgmt 20-1741] File 'design_2.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_2 (C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/hdl/design_2.v)
* design_2 (C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/synth/design_2.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 973.656 ; gain = 670.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 973.656 ; gain = 670.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/rs_erasure_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 973.656 ; gain = 670.133
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx_ctl'
INFO: [Synth 8-5544] ROM "rx_data_rdy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram4". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram4". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram5". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram5". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram6". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram6". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram7". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram7". This will be implemented in logic
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATbkb.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATcud.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATdEe.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATeOg.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATfYi.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATg8j.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMAThbi.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATibs.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATjbC.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATkbM.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATlbW.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATmb6.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATncg.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATocq.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATpcA.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATqcK.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATrcU.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATsc4.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATtde.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATudo.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATvdy.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATwdI.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATxdS.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATyd2.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATzec.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATAem.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATBew.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATCeG.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATDeQ.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATEe0.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATFfa.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATGfk.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATHfu.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATIfE.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATJfO.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATKfY.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATLf8.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATMgi.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATNgs.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATOgC.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATPgM.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATQgW.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATRg6.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATShg.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATThq.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATUhA.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATVhK.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATWhU.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_13_reg_18720_reg' and it is trimmed from '16' to '12' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:4588]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_10_reg_18680_reg' and it is trimmed from '16' to '12' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:4587]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_11_reg_18685_reg' and it is trimmed from '16' to '12' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:4569]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_9_reg_18632_reg' and it is trimmed from '16' to '12' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:4592]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_6_reg_18580_reg' and it is trimmed from '16' to '12' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:4591]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_7_reg_18585_reg' and it is trimmed from '16' to '12' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:4581]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_4_reg_18531_reg' and it is trimmed from '16' to '12' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:4590]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_1_reg_18479_reg' and it is trimmed from '16' to '12' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:4589]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_2_reg_18484_reg' and it is trimmed from '16' to '12' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:4575]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_reg_18453_reg' and it is trimmed from '16' to '12' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:5429]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17575_pp0_iter7_reg_reg' and it is trimmed from '23' to '1' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:4883]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17575_pp0_iter6_reg_reg' and it is trimmed from '23' to '1' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:4882]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17575_pp0_iter5_reg_reg' and it is trimmed from '23' to '1' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:4881]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17575_pp0_iter4_reg_reg' and it is trimmed from '23' to '1' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:4880]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17575_pp0_iter3_reg_reg' and it is trimmed from '23' to '1' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:4879]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17575_pp0_iter2_reg_reg' and it is trimmed from '23' to '1' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:4878]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17575_pp0_iter1_reg_reg' and it is trimmed from '23' to '1' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:5509]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17575_reg' and it is trimmed from '23' to '1' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:5508]
WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17565_pp0_iter7_reg_reg' and it is trimmed from '16' to '1' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:4620]
WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17565_pp0_iter6_reg_reg' and it is trimmed from '16' to '1' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:4619]
WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17565_pp0_iter5_reg_reg' and it is trimmed from '16' to '1' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:4618]
WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17565_pp0_iter4_reg_reg' and it is trimmed from '16' to '1' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:4617]
WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17565_pp0_iter3_reg_reg' and it is trimmed from '16' to '1' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:4616]
WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17565_pp0_iter2_reg_reg' and it is trimmed from '16' to '1' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:4615]
WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17565_pp0_iter1_reg_reg' and it is trimmed from '16' to '1' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:5433]
WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17565_reg' and it is trimmed from '16' to '1' bits. [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v:5432]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx_ctl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 989.648 ; gain = 686.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 6     
	   3 Input     12 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 13    
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 337   
	   3 Input      8 Bit         XORs := 16    
	  12 Input      8 Bit         XORs := 4     
	  48 Input      8 Bit         XORs := 4     
	  30 Input      8 Bit         XORs := 4     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 10    
	                9 Bit    Registers := 22    
	                8 Bit    Registers := 146   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 999   
+---ROMs : 
	                              ROMs := 48    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 722   
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 23    
	   2 Input      4 Bit        Muxes := 20    
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 17    
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module meta_harden 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module uart_baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module uart_rx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module StateMachine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 24    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module rs_erasure_F_tbl_rom 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
Module rs_erasure_DECMATbkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATcud_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATdEe_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATeOg_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATfYi_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATg8j_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMAThbi_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATibs_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATjbC_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATkbM_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATlbW_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATmb6_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATncg_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATocq_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATpcA_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATqcK_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATrcU_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATsc4_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATtde_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATudo_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATvdy_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATwdI_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATxdS_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATyd2_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATzec_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATAem_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATBew_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATCeG_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATDeQ_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATEe0_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATFfa_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATGfk_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATHfu_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATIfE_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATJfO_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATKfY_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATLf8_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATMgi_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATNgs_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATOgC_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATPgM_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATQgW_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATRg6_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATShg_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATThq_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATUhA_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATVhK_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATWhU_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_mux_42Xh4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module rs_erasure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 6     
	   3 Input     12 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 13    
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 337   
	   3 Input      8 Bit         XORs := 16    
	  12 Input      8 Bit         XORs := 4     
	  48 Input      8 Bit         XORs := 4     
	  30 Input      8 Bit         XORs := 4     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 10    
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 73    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 988   
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 720   
	   2 Input      5 Bit        Muxes := 23    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_0_U/rs_erasure_DECMATbkb_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATbkb.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_1_U/rs_erasure_DECMATcud_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATcud.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_2_U/rs_erasure_DECMATdEe_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATdEe.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_3_U/rs_erasure_DECMATeOg_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATeOg.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_4_U/rs_erasure_DECMATfYi_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATfYi.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_5_U/rs_erasure_DECMATg8j_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATg8j.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_6_U/rs_erasure_DECMAThbi_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMAThbi.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_7_U/rs_erasure_DECMATibs_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATibs.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_8_U/rs_erasure_DECMATjbC_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATjbC.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_9_U/rs_erasure_DECMATkbM_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATkbM.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_10_U/rs_erasure_DECMATlbW_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATlbW.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_11_U/rs_erasure_DECMATmb6_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATmb6.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_12_U/rs_erasure_DECMATncg_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATncg.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_13_U/rs_erasure_DECMATocq_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATocq.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_14_U/rs_erasure_DECMATpcA_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATpcA.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_15_U/rs_erasure_DECMATqcK_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATqcK.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_16_U/rs_erasure_DECMATrcU_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATrcU.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_17_U/rs_erasure_DECMATsc4_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATsc4.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_18_U/rs_erasure_DECMATtde_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATtde.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_19_U/rs_erasure_DECMATudo_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATudo.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_20_U/rs_erasure_DECMATvdy_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATvdy.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_21_U/rs_erasure_DECMATwdI_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATwdI.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_22_U/rs_erasure_DECMATxdS_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATxdS.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_23_U/rs_erasure_DECMATyd2_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATyd2.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_24_U/rs_erasure_DECMATzec_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATzec.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_25_U/rs_erasure_DECMATAem_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATAem.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_26_U/rs_erasure_DECMATBew_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATBew.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_27_U/rs_erasure_DECMATCeG_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATCeG.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_28_U/rs_erasure_DECMATDeQ_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATDeQ.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_29_U/rs_erasure_DECMATEe0_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATEe0.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_30_U/rs_erasure_DECMATFfa_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATFfa.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_31_U/rs_erasure_DECMATGfk_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATGfk.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_32_U/rs_erasure_DECMATHfu_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATHfu.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_33_U/rs_erasure_DECMATIfE_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATIfE.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_34_U/rs_erasure_DECMATJfO_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATJfO.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_35_U/rs_erasure_DECMATKfY_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATKfY.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_36_U/rs_erasure_DECMATLf8_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATLf8.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_37_U/rs_erasure_DECMATMgi_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATMgi.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_38_U/rs_erasure_DECMATNgs_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATNgs.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_39_U/rs_erasure_DECMATOgC_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATOgC.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_40_U/rs_erasure_DECMATPgM_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATPgM.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_41_U/rs_erasure_DECMATQgW_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATQgW.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_42_U/rs_erasure_DECMATRg6_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATRg6.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_43_U/rs_erasure_DECMATShg_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATShg.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_44_U/rs_erasure_DECMATThq_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATThq.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_45_U/rs_erasure_DECMATUhA_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATUhA.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_46_U/rs_erasure_DECMATVhK_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATVhK.v:33]
WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_47_U/rs_erasure_DECMATWhU_rom_U/q0_reg was removed.  [c:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATWhU.v:33]
WARNING: [Synth 8-6014] Unused sequential element meta_harden_btn_i0/signal_meta_reg was removed.  [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/imports/lab3/meta_harden.v:53]
WARNING: [Synth 8-6014] Unused sequential element meta_harden_btn_i0/signal_dst_reg was removed.  [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/imports/lab3/meta_harden.v:54]
WARNING: [Synth 8-6014] Unused sequential element uart_rx_i0/uart_rx_ctl_i0/frm_err_reg was removed.  [C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/imports/lab3/uart_rx_ctl.v:257]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "control/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3917] design topmodule has port led_pins[7] driven by constant 0
WARNING: [Synth 8-3331] design topmodule has unconnected port btn_pin
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_35_reg_17602_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/tmp_reg_17570_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_35_reg_17602_reg[0]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_reg_17590_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[0]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[2] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[5] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[6]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_reg_17570_reg[0]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_reg_17590_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_49_reg_18526_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_5_reg_18514_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_49_reg_18526_reg[0]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_5_reg_18514_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q3_reg[2]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q3_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q3_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q3_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q3_reg[5]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q1_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q3_reg[8]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q1_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q2_reg[2]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q2_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q2_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q2_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q2_reg[5]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q1_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q2_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q1_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q1_reg[5]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q1_reg[7] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q5_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q5_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q5_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q4_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q5_reg[8]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q4_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q4_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_3_reg_18489_reg[2]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_3_reg_18489_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q4_reg[2]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q4_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_3_reg_18489_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_3_reg_18489_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_3_reg_18489_reg[5]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_3_reg_18489_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q4_reg[6]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q4_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q4_reg[8] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/p_1_5_reg_18514_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/tmp_47_reg_18521_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_66_reg_18627_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_s_reg_18615_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_66_reg_18627_reg[0]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_s_reg_18615_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q8_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q8_reg[3]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q8_reg[6]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q8_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q8_reg[8]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q7_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q7_reg[6]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q7_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q7_reg[8]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_5_reg_18537_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_5_reg_18537_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_5_reg_18537_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_5_reg_18537_reg[8]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[8] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q10_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q10_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q10_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q10_reg[5]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q10_reg[6]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q10_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q10_reg[8]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_8_reg_18590_reg[3]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[5]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_8_reg_18590_reg[6]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[6]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_8_reg_18590_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_8_reg_18590_reg[8]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[8] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/p_1_s_reg_18615_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/tmp_65_reg_18622_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q13_reg[2]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q13_reg[3]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q13_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q13_reg[5]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q13_reg[6]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q13_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q13_reg[8]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/p_1_11_reg_18663_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/tmp_71_reg_18670_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q12_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q12_reg[2]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q12_reg[3]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q12_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q12_reg[5]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q12_reg[6]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q12_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q12_reg[8]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_10_reg_18638_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_10_reg_18638_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[3]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_10_reg_18638_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_10_reg_18638_reg[5]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[5]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_10_reg_18638_reg[6]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[6]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_10_reg_18638_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_10_reg_18638_reg[8]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[8] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q15_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q15_reg[2]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q15_reg[3]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q15_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q15_reg[5]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q15_reg[6]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q15_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q15_reg[8]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_13_reg_18690_reg[2]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[2]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_13_reg_18690_reg[3]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[3]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_13_reg_18690_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_13_reg_18690_reg[5]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/rs_erasure_0/inst/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\decmat_idx_2_reg_18453_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\decmat_idx_2_reg_18453_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_3_reg_18489_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_8_reg_18590_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_15_reg_18726_reg[8] )
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_load_15_reg_18726_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q12_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q8_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_load_8_reg_18590_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_load_3_reg_18489_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q4_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[5]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[2]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (decmat_idx_2_reg_18453_reg[5]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (decmat_idx_2_reg_18453_reg[4]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (codeidx_preg_reg[7]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (codeidx_preg_reg[6]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (codeidx_preg_reg[5]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (codeidx_preg_reg[4]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (codeidx_preg_reg[3]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (codeidx_preg_reg[2]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (p_1_13_reg_18710_reg[3]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (p_1_13_reg_18710_reg[2]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (p_1_13_reg_18710_reg[1]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (p_1_13_reg_18710_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (p_1_13_reg_18710_pp0_iter7_reg_reg[3]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (p_1_13_reg_18710_pp0_iter7_reg_reg[2]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (p_1_13_reg_18710_pp0_iter7_reg_reg[1]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (p_1_13_reg_18710_pp0_iter7_reg_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q1_reg[7]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q4_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[8]) is unused and will be removed from module rs_erasure.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\tmp_3_reg_17575_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\tmp_3_reg_17575_pp0_iter1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\tmp_3_reg_17575_pp0_iter2_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\tmp_3_reg_17575_pp0_iter3_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\tmp_3_reg_17575_pp0_iter4_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\tmp_3_reg_17575_pp0_iter5_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\tmp_3_reg_17575_pp0_iter6_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\tmp_3_reg_17575_pp0_iter7_reg_reg[0] )
WARNING: [Synth 8-3332] Sequential element (tmp_3_reg_17575_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (tmp_3_reg_17575_pp0_iter1_reg_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (tmp_3_reg_17575_pp0_iter2_reg_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (tmp_3_reg_17575_pp0_iter3_reg_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (tmp_3_reg_17575_pp0_iter4_reg_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (tmp_3_reg_17575_pp0_iter5_reg_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (tmp_3_reg_17575_pp0_iter6_reg_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (tmp_3_reg_17575_pp0_iter7_reg_reg[0]) is unused and will be removed from module rs_erasure.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:57 ; elapsed = 00:04:03 . Memory (MB): peak = 1387.563 ; gain = 1084.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+---------------------------------------------------+---------------+----------------+
|Module Name              | RTL Object                                        | Depth x Width | Implemented As | 
+-------------------------+---------------------------------------------------+---------------+----------------+
|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure_DECMATbkb_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATcud_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATdEe_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATeOg_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATfYi_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATg8j_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMAThbi_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATibs_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATjbC_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATkbM_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATlbW_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATmb6_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATncg_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATocq_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATpcA_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATqcK_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATrcU_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATsc4_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATtde_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATudo_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATvdy_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATwdI_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATxdS_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATyd2_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATzec_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATAem_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATBew_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATCeG_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATDeQ_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATEe0_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATFfa_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATGfk_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATHfu_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATIfE_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATJfO_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATKfY_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATLf8_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATMgi_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATNgs_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATOgC_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATPgM_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATQgW_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATRg6_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATShg_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATThq_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATUhA_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATVhK_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATWhU_rom | q0_reg                                            | 4096x8        | Block RAM      | 
|rs_erasure               | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                                           | 64x9          | LUT            | 
|rs_erasure               | DECMAT_ROM_1_U/rs_erasure_DECMATcud_rom_U/q0_reg  | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_2_U/rs_erasure_DECMATdEe_rom_U/q0_reg  | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_0_U/rs_erasure_DECMATbkb_rom_U/q0_reg  | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_7_U/rs_erasure_DECMATibs_rom_U/q0_reg  | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_8_U/rs_erasure_DECMATjbC_rom_U/q0_reg  | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_6_U/rs_erasure_DECMAThbi_rom_U/q0_reg  | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_4_U/rs_erasure_DECMATfYi_rom_U/q0_reg  | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_5_U/rs_erasure_DECMATg8j_rom_U/q0_reg  | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_3_U/rs_erasure_DECMATeOg_rom_U/q0_reg  | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_11_U/rs_erasure_DECMATmb6_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_10_U/rs_erasure_DECMATlbW_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_9_U/rs_erasure_DECMATkbM_rom_U/q0_reg  | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_13_U/rs_erasure_DECMATocq_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_14_U/rs_erasure_DECMATpcA_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_12_U/rs_erasure_DECMATncg_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_19_U/rs_erasure_DECMATudo_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_20_U/rs_erasure_DECMATvdy_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_18_U/rs_erasure_DECMATtde_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_16_U/rs_erasure_DECMATrcU_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_17_U/rs_erasure_DECMATsc4_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_15_U/rs_erasure_DECMATqcK_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_22_U/rs_erasure_DECMATxdS_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_23_U/rs_erasure_DECMATyd2_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_21_U/rs_erasure_DECMATwdI_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_25_U/rs_erasure_DECMATAem_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_26_U/rs_erasure_DECMATBew_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_24_U/rs_erasure_DECMATzec_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_31_U/rs_erasure_DECMATGfk_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_32_U/rs_erasure_DECMATHfu_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_30_U/rs_erasure_DECMATFfa_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_28_U/rs_erasure_DECMATDeQ_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_29_U/rs_erasure_DECMATEe0_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_27_U/rs_erasure_DECMATCeG_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_34_U/rs_erasure_DECMATJfO_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_35_U/rs_erasure_DECMATKfY_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_33_U/rs_erasure_DECMATIfE_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_37_U/rs_erasure_DECMATMgi_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_38_U/rs_erasure_DECMATNgs_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_36_U/rs_erasure_DECMATLf8_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_43_U/rs_erasure_DECMATShg_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_44_U/rs_erasure_DECMATThq_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_42_U/rs_erasure_DECMATRg6_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_40_U/rs_erasure_DECMATPgM_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_41_U/rs_erasure_DECMATQgW_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_39_U/rs_erasure_DECMATOgC_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_46_U/rs_erasure_DECMATVhK_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_47_U/rs_erasure_DECMATWhU_rom_U/q0_reg | 4096x8        | Block RAM      | 
|rs_erasure               | DECMAT_ROM_45_U/rs_erasure_DECMATUhA_rom_U/q0_reg | 4096x8        | Block RAM      | 
+-------------------------+---------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_1/DECMAT_ROM_1_U/rs_erasure_DECMATcud_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_2/DECMAT_ROM_2_U/rs_erasure_DECMATdEe_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_3/DECMAT_ROM_0_U/rs_erasure_DECMATbkb_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_4/DECMAT_ROM_7_U/rs_erasure_DECMATibs_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_5/DECMAT_ROM_8_U/rs_erasure_DECMATjbC_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_6/DECMAT_ROM_6_U/rs_erasure_DECMAThbi_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_7/DECMAT_ROM_4_U/rs_erasure_DECMATfYi_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_8/DECMAT_ROM_5_U/rs_erasure_DECMATg8j_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_9/DECMAT_ROM_3_U/rs_erasure_DECMATeOg_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_10/DECMAT_ROM_11_U/rs_erasure_DECMATmb6_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_11/DECMAT_ROM_10_U/rs_erasure_DECMATlbW_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_12/DECMAT_ROM_9_U/rs_erasure_DECMATkbM_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_13/DECMAT_ROM_13_U/rs_erasure_DECMATocq_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_14/DECMAT_ROM_14_U/rs_erasure_DECMATpcA_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_15/DECMAT_ROM_12_U/rs_erasure_DECMATncg_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_16/DECMAT_ROM_19_U/rs_erasure_DECMATudo_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_17/DECMAT_ROM_20_U/rs_erasure_DECMATvdy_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_18/DECMAT_ROM_18_U/rs_erasure_DECMATtde_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_19/DECMAT_ROM_16_U/rs_erasure_DECMATrcU_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_20/DECMAT_ROM_17_U/rs_erasure_DECMATsc4_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_21/DECMAT_ROM_15_U/rs_erasure_DECMATqcK_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_22/DECMAT_ROM_22_U/rs_erasure_DECMATxdS_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_23/DECMAT_ROM_23_U/rs_erasure_DECMATyd2_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_24/DECMAT_ROM_21_U/rs_erasure_DECMATwdI_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_25/DECMAT_ROM_25_U/rs_erasure_DECMATAem_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_26/DECMAT_ROM_26_U/rs_erasure_DECMATBew_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_27/DECMAT_ROM_24_U/rs_erasure_DECMATzec_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_28/DECMAT_ROM_31_U/rs_erasure_DECMATGfk_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_29/DECMAT_ROM_32_U/rs_erasure_DECMATHfu_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_30/DECMAT_ROM_30_U/rs_erasure_DECMATFfa_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_31/DECMAT_ROM_28_U/rs_erasure_DECMATDeQ_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_32/DECMAT_ROM_29_U/rs_erasure_DECMATEe0_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_33/DECMAT_ROM_27_U/rs_erasure_DECMATCeG_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_34/DECMAT_ROM_34_U/rs_erasure_DECMATJfO_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_35/DECMAT_ROM_35_U/rs_erasure_DECMATKfY_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_36/DECMAT_ROM_33_U/rs_erasure_DECMATIfE_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_37/DECMAT_ROM_37_U/rs_erasure_DECMATMgi_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_38/DECMAT_ROM_38_U/rs_erasure_DECMATNgs_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_39/DECMAT_ROM_36_U/rs_erasure_DECMATLf8_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_40/DECMAT_ROM_43_U/rs_erasure_DECMATShg_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_41/DECMAT_ROM_44_U/rs_erasure_DECMATThq_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_42/DECMAT_ROM_42_U/rs_erasure_DECMATRg6_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_43/DECMAT_ROM_40_U/rs_erasure_DECMATPgM_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_44/DECMAT_ROM_41_U/rs_erasure_DECMATQgW_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_45/DECMAT_ROM_39_U/rs_erasure_DECMATOgC_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_46/DECMAT_ROM_46_U/rs_erasure_DECMATVhK_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_47/DECMAT_ROM_47_U/rs_erasure_DECMATWhU_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/i_48/DECMAT_ROM_45_U/rs_erasure_DECMATUhA_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:10 ; elapsed = 00:04:17 . Memory (MB): peak = 1387.563 ; gain = 1084.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:33 ; elapsed = 00:04:40 . Memory (MB): peak = 1387.563 ; gain = 1084.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_1_U/rs_erasure_DECMATcud_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_2_U/rs_erasure_DECMATdEe_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_0_U/rs_erasure_DECMATbkb_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_7_U/rs_erasure_DECMATibs_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_8_U/rs_erasure_DECMATjbC_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_6_U/rs_erasure_DECMAThbi_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_4_U/rs_erasure_DECMATfYi_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_5_U/rs_erasure_DECMATg8j_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_3_U/rs_erasure_DECMATeOg_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_11_U/rs_erasure_DECMATmb6_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_10_U/rs_erasure_DECMATlbW_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_9_U/rs_erasure_DECMATkbM_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_13_U/rs_erasure_DECMATocq_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_14_U/rs_erasure_DECMATpcA_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_12_U/rs_erasure_DECMATncg_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_19_U/rs_erasure_DECMATudo_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_20_U/rs_erasure_DECMATvdy_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_18_U/rs_erasure_DECMATtde_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_16_U/rs_erasure_DECMATrcU_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_17_U/rs_erasure_DECMATsc4_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_15_U/rs_erasure_DECMATqcK_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_22_U/rs_erasure_DECMATxdS_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_23_U/rs_erasure_DECMATyd2_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_21_U/rs_erasure_DECMATwdI_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_25_U/rs_erasure_DECMATAem_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_26_U/rs_erasure_DECMATBew_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_24_U/rs_erasure_DECMATzec_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_31_U/rs_erasure_DECMATGfk_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_32_U/rs_erasure_DECMATHfu_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_30_U/rs_erasure_DECMATFfa_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_28_U/rs_erasure_DECMATDeQ_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_29_U/rs_erasure_DECMATEe0_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_27_U/rs_erasure_DECMATCeG_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_34_U/rs_erasure_DECMATJfO_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_35_U/rs_erasure_DECMATKfY_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_33_U/rs_erasure_DECMATIfE_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_37_U/rs_erasure_DECMATMgi_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_38_U/rs_erasure_DECMATNgs_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_36_U/rs_erasure_DECMATLf8_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_43_U/rs_erasure_DECMATShg_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_44_U/rs_erasure_DECMATThq_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_42_U/rs_erasure_DECMATRg6_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_40_U/rs_erasure_DECMATPgM_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_41_U/rs_erasure_DECMATQgW_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_39_U/rs_erasure_DECMATOgC_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_46_U/rs_erasure_DECMATVhK_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_47_U/rs_erasure_DECMATWhU_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/rs_erasure_0/inst/DECMAT_ROM_45_U/rs_erasure_DECMATUhA_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:36 ; elapsed = 00:04:43 . Memory (MB): peak = 1387.563 ; gain = 1084.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:37 ; elapsed = 00:04:45 . Memory (MB): peak = 1387.563 ; gain = 1084.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:37 ; elapsed = 00:04:45 . Memory (MB): peak = 1387.563 ; gain = 1084.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:38 ; elapsed = 00:04:45 . Memory (MB): peak = 1387.563 ; gain = 1084.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:38 ; elapsed = 00:04:45 . Memory (MB): peak = 1387.563 ; gain = 1084.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:38 ; elapsed = 00:04:45 . Memory (MB): peak = 1387.563 ; gain = 1084.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:38 ; elapsed = 00:04:45 . Memory (MB): peak = 1387.563 ; gain = 1084.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_2_rs_erasure_0_0 | inst/tmp_627_reg_18173_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_636_reg_18181_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_618_reg_18165_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_681_reg_18221_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_690_reg_18229_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_672_reg_18213_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_654_reg_18197_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_663_reg_18205_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_645_reg_18189_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_573_reg_18125_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_582_reg_18133_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_609_reg_18157_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_600_reg_18149_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_564_reg_18117_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_519_reg_18077_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_528_reg_18085_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_546_reg_18101_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_555_reg_18109_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_510_reg_18069_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_591_reg_18141_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_537_reg_18093_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_735_reg_18269_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_744_reg_18277_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_762_reg_18293_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_771_reg_18301_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_726_reg_18261_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_789_reg_18317_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_798_reg_18325_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_825_reg_18349_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_816_reg_18341_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_780_reg_18309_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_753_reg_18285_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_835_reg_18365_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_836_reg_18373_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_838_reg_18389_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_839_reg_18397_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_834_reg_18357_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_841_reg_18413_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_842_reg_18421_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_845_reg_18445_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_844_reg_18437_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_840_reg_18405_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_837_reg_18381_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_807_reg_18333_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_717_reg_18253_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_708_reg_18245_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_699_reg_18237_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_843_reg_18429_pp0_iter9_reg_reg[0]              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_78_reg_17685_pp0_iter8_reg_reg[0]               | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_96_reg_17701_pp0_iter8_reg_reg[0]               | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_114_reg_17717_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_123_reg_17725_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_87_reg_17693_pp0_iter8_reg_reg[0]               | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_141_reg_17741_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_150_reg_17749_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_177_reg_17773_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_168_reg_17765_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_132_reg_17733_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_105_reg_17709_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_195_reg_17789_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_204_reg_17797_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_222_reg_17813_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_231_reg_17821_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_186_reg_17781_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_249_reg_17837_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_258_reg_17845_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_285_reg_17869_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_276_reg_17861_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_240_reg_17829_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_213_reg_17805_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_159_reg_17757_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_303_reg_17885_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_312_reg_17893_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_330_reg_17909_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_339_reg_17917_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_294_reg_17877_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_357_reg_17933_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_366_reg_17941_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_393_reg_17965_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_384_reg_17957_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_348_reg_17925_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_321_reg_17901_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_411_reg_17981_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_420_reg_17989_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_438_reg_18005_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_447_reg_18013_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_402_reg_17973_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_465_reg_18029_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_474_reg_18037_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_501_reg_18061_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_492_reg_18053_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_456_reg_18021_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_429_reg_17997_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_375_reg_17949_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_267_reg_17853_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_483_reg_18045_pp0_iter8_reg_reg[0]              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_73_reg_17679_pp0_iter5_reg_reg[0]               | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_70_reg_17673_pp0_iter5_reg_reg[0]               | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_67_reg_17667_pp0_iter4_reg_reg[0]               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_64_reg_17661_pp0_iter4_reg_reg[0]               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_61_reg_17655_pp0_iter3_reg_reg[0]               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_58_reg_17649_pp0_iter3_reg_reg[0]               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_55_reg_17643_pp0_iter2_reg_reg[0]               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_50_reg_17637_pp0_iter2_reg_reg[0]               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/tmp_46_reg_17631_pp0_iter2_reg_reg[0]               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/survival_pattern_rea_reg_17565_pp0_iter7_reg_reg[0] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |    30|
|3     |LUT1        |    14|
|4     |LUT2        |    87|
|5     |LUT3        |   281|
|6     |LUT4        |   926|
|7     |LUT5        |   240|
|8     |LUT6        |  1000|
|9     |MUXF7       |     1|
|10    |RAMB36E1    |     1|
|11    |RAMB36E1_1  |     1|
|12    |RAMB36E1_10 |     1|
|13    |RAMB36E1_11 |     1|
|14    |RAMB36E1_12 |     1|
|15    |RAMB36E1_13 |     1|
|16    |RAMB36E1_14 |     1|
|17    |RAMB36E1_15 |     1|
|18    |RAMB36E1_16 |     1|
|19    |RAMB36E1_17 |     1|
|20    |RAMB36E1_18 |     1|
|21    |RAMB36E1_19 |     1|
|22    |RAMB36E1_2  |     1|
|23    |RAMB36E1_20 |     1|
|24    |RAMB36E1_21 |     1|
|25    |RAMB36E1_22 |     1|
|26    |RAMB36E1_23 |     1|
|27    |RAMB36E1_24 |     1|
|28    |RAMB36E1_25 |     1|
|29    |RAMB36E1_26 |     1|
|30    |RAMB36E1_27 |     1|
|31    |RAMB36E1_28 |     1|
|32    |RAMB36E1_29 |     1|
|33    |RAMB36E1_3  |     1|
|34    |RAMB36E1_30 |     1|
|35    |RAMB36E1_31 |     1|
|36    |RAMB36E1_32 |     1|
|37    |RAMB36E1_33 |     1|
|38    |RAMB36E1_34 |     1|
|39    |RAMB36E1_35 |     1|
|40    |RAMB36E1_36 |     1|
|41    |RAMB36E1_37 |     1|
|42    |RAMB36E1_38 |     1|
|43    |RAMB36E1_39 |     1|
|44    |RAMB36E1_4  |     1|
|45    |RAMB36E1_40 |     1|
|46    |RAMB36E1_41 |     1|
|47    |RAMB36E1_42 |     1|
|48    |RAMB36E1_43 |     1|
|49    |RAMB36E1_44 |     1|
|50    |RAMB36E1_45 |     1|
|51    |RAMB36E1_46 |     1|
|52    |RAMB36E1_47 |     1|
|53    |RAMB36E1_5  |     1|
|54    |RAMB36E1_6  |     1|
|55    |RAMB36E1_7  |     1|
|56    |RAMB36E1_8  |     1|
|57    |RAMB36E1_9  |     1|
|58    |SRL16E      |   106|
|59    |FDRE        |  1225|
|60    |FDSE        |     4|
|61    |IBUF        |     3|
|62    |OBUF        |     8|
+------+------------+------+

Report Instance Areas: 
+------+-------------------------------------+-------------------------+------+
|      |Instance                             |Module                   |Cells |
+------+-------------------------------------+-------------------------+------+
|1     |top                                  |                         |  3974|
|2     |  design_2_i                         |design_2                 |  3622|
|3     |    rs_erasure_0                     |design_2_rs_erasure_0_0  |  3622|
|4     |      inst                           |rs_erasure               |  3622|
|5     |        DECMAT_ROM_0_U               |rs_erasure_DECMATbkb     |    20|
|6     |          rs_erasure_DECMATbkb_rom_U |rs_erasure_DECMATbkb_rom |    20|
|7     |        DECMAT_ROM_10_U              |rs_erasure_DECMATlbW     |    47|
|8     |          rs_erasure_DECMATlbW_rom_U |rs_erasure_DECMATlbW_rom |    47|
|9     |        DECMAT_ROM_11_U              |rs_erasure_DECMATmb6     |    44|
|10    |          rs_erasure_DECMATmb6_rom_U |rs_erasure_DECMATmb6_rom |    44|
|11    |        DECMAT_ROM_12_U              |rs_erasure_DECMATncg     |    27|
|12    |          rs_erasure_DECMATncg_rom_U |rs_erasure_DECMATncg_rom |    27|
|13    |        DECMAT_ROM_13_U              |rs_erasure_DECMATocq     |    42|
|14    |          rs_erasure_DECMATocq_rom_U |rs_erasure_DECMATocq_rom |    42|
|15    |        DECMAT_ROM_14_U              |rs_erasure_DECMATpcA     |    35|
|16    |          rs_erasure_DECMATpcA_rom_U |rs_erasure_DECMATpcA_rom |    35|
|17    |        DECMAT_ROM_15_U              |rs_erasure_DECMATqcK     |    38|
|18    |          rs_erasure_DECMATqcK_rom_U |rs_erasure_DECMATqcK_rom |    38|
|19    |        DECMAT_ROM_16_U              |rs_erasure_DECMATrcU     |    50|
|20    |          rs_erasure_DECMATrcU_rom_U |rs_erasure_DECMATrcU_rom |    50|
|21    |        DECMAT_ROM_17_U              |rs_erasure_DECMATsc4     |    47|
|22    |          rs_erasure_DECMATsc4_rom_U |rs_erasure_DECMATsc4_rom |    47|
|23    |        DECMAT_ROM_18_U              |rs_erasure_DECMATtde     |    36|
|24    |          rs_erasure_DECMATtde_rom_U |rs_erasure_DECMATtde_rom |    36|
|25    |        DECMAT_ROM_19_U              |rs_erasure_DECMATudo     |    38|
|26    |          rs_erasure_DECMATudo_rom_U |rs_erasure_DECMATudo_rom |    38|
|27    |        DECMAT_ROM_1_U               |rs_erasure_DECMATcud     |    41|
|28    |          rs_erasure_DECMATcud_rom_U |rs_erasure_DECMATcud_rom |    41|
|29    |        DECMAT_ROM_20_U              |rs_erasure_DECMATvdy     |    23|
|30    |          rs_erasure_DECMATvdy_rom_U |rs_erasure_DECMATvdy_rom |    23|
|31    |        DECMAT_ROM_21_U              |rs_erasure_DECMATwdI     |    32|
|32    |          rs_erasure_DECMATwdI_rom_U |rs_erasure_DECMATwdI_rom |    32|
|33    |        DECMAT_ROM_22_U              |rs_erasure_DECMATxdS     |    45|
|34    |          rs_erasure_DECMATxdS_rom_U |rs_erasure_DECMATxdS_rom |    45|
|35    |        DECMAT_ROM_23_U              |rs_erasure_DECMATyd2     |    44|
|36    |          rs_erasure_DECMATyd2_rom_U |rs_erasure_DECMATyd2_rom |    44|
|37    |        DECMAT_ROM_24_U              |rs_erasure_DECMATzec     |    27|
|38    |          rs_erasure_DECMATzec_rom_U |rs_erasure_DECMATzec_rom |    27|
|39    |        DECMAT_ROM_25_U              |rs_erasure_DECMATAem     |    42|
|40    |          rs_erasure_DECMATAem_rom_U |rs_erasure_DECMATAem_rom |    42|
|41    |        DECMAT_ROM_26_U              |rs_erasure_DECMATBew     |    35|
|42    |          rs_erasure_DECMATBew_rom_U |rs_erasure_DECMATBew_rom |    35|
|43    |        DECMAT_ROM_27_U              |rs_erasure_DECMATCeG     |    38|
|44    |          rs_erasure_DECMATCeG_rom_U |rs_erasure_DECMATCeG_rom |    38|
|45    |        DECMAT_ROM_28_U              |rs_erasure_DECMATDeQ     |    50|
|46    |          rs_erasure_DECMATDeQ_rom_U |rs_erasure_DECMATDeQ_rom |    50|
|47    |        DECMAT_ROM_29_U              |rs_erasure_DECMATEe0     |    47|
|48    |          rs_erasure_DECMATEe0_rom_U |rs_erasure_DECMATEe0_rom |    47|
|49    |        DECMAT_ROM_2_U               |rs_erasure_DECMATdEe     |    36|
|50    |          rs_erasure_DECMATdEe_rom_U |rs_erasure_DECMATdEe_rom |    36|
|51    |        DECMAT_ROM_30_U              |rs_erasure_DECMATFfa     |    36|
|52    |          rs_erasure_DECMATFfa_rom_U |rs_erasure_DECMATFfa_rom |    36|
|53    |        DECMAT_ROM_31_U              |rs_erasure_DECMATGfk     |    38|
|54    |          rs_erasure_DECMATGfk_rom_U |rs_erasure_DECMATGfk_rom |    38|
|55    |        DECMAT_ROM_32_U              |rs_erasure_DECMATHfu     |    23|
|56    |          rs_erasure_DECMATHfu_rom_U |rs_erasure_DECMATHfu_rom |    23|
|57    |        DECMAT_ROM_33_U              |rs_erasure_DECMATIfE     |    32|
|58    |          rs_erasure_DECMATIfE_rom_U |rs_erasure_DECMATIfE_rom |    32|
|59    |        DECMAT_ROM_34_U              |rs_erasure_DECMATJfO     |    45|
|60    |          rs_erasure_DECMATJfO_rom_U |rs_erasure_DECMATJfO_rom |    45|
|61    |        DECMAT_ROM_35_U              |rs_erasure_DECMATKfY     |    44|
|62    |          rs_erasure_DECMATKfY_rom_U |rs_erasure_DECMATKfY_rom |    44|
|63    |        DECMAT_ROM_36_U              |rs_erasure_DECMATLf8     |    27|
|64    |          rs_erasure_DECMATLf8_rom_U |rs_erasure_DECMATLf8_rom |    27|
|65    |        DECMAT_ROM_37_U              |rs_erasure_DECMATMgi     |    42|
|66    |          rs_erasure_DECMATMgi_rom_U |rs_erasure_DECMATMgi_rom |    42|
|67    |        DECMAT_ROM_38_U              |rs_erasure_DECMATNgs     |    35|
|68    |          rs_erasure_DECMATNgs_rom_U |rs_erasure_DECMATNgs_rom |    35|
|69    |        DECMAT_ROM_39_U              |rs_erasure_DECMATOgC     |    38|
|70    |          rs_erasure_DECMATOgC_rom_U |rs_erasure_DECMATOgC_rom |    38|
|71    |        DECMAT_ROM_3_U               |rs_erasure_DECMATeOg     |    31|
|72    |          rs_erasure_DECMATeOg_rom_U |rs_erasure_DECMATeOg_rom |    31|
|73    |        DECMAT_ROM_40_U              |rs_erasure_DECMATPgM     |    50|
|74    |          rs_erasure_DECMATPgM_rom_U |rs_erasure_DECMATPgM_rom |    50|
|75    |        DECMAT_ROM_41_U              |rs_erasure_DECMATQgW     |    47|
|76    |          rs_erasure_DECMATQgW_rom_U |rs_erasure_DECMATQgW_rom |    47|
|77    |        DECMAT_ROM_42_U              |rs_erasure_DECMATRg6     |    36|
|78    |          rs_erasure_DECMATRg6_rom_U |rs_erasure_DECMATRg6_rom |    36|
|79    |        DECMAT_ROM_43_U              |rs_erasure_DECMATShg     |    38|
|80    |          rs_erasure_DECMATShg_rom_U |rs_erasure_DECMATShg_rom |    38|
|81    |        DECMAT_ROM_44_U              |rs_erasure_DECMATThq     |    23|
|82    |          rs_erasure_DECMATThq_rom_U |rs_erasure_DECMATThq_rom |    23|
|83    |        DECMAT_ROM_45_U              |rs_erasure_DECMATUhA     |    36|
|84    |          rs_erasure_DECMATUhA_rom_U |rs_erasure_DECMATUhA_rom |    36|
|85    |        DECMAT_ROM_46_U              |rs_erasure_DECMATVhK     |    45|
|86    |          rs_erasure_DECMATVhK_rom_U |rs_erasure_DECMATVhK_rom |    45|
|87    |        DECMAT_ROM_47_U              |rs_erasure_DECMATWhU     |    44|
|88    |          rs_erasure_DECMATWhU_rom_U |rs_erasure_DECMATWhU_rom |    44|
|89    |        DECMAT_ROM_4_U               |rs_erasure_DECMATfYi     |    51|
|90    |          rs_erasure_DECMATfYi_rom_U |rs_erasure_DECMATfYi_rom |    51|
|91    |        DECMAT_ROM_5_U               |rs_erasure_DECMATg8j     |    44|
|92    |          rs_erasure_DECMATg8j_rom_U |rs_erasure_DECMATg8j_rom |    44|
|93    |        DECMAT_ROM_6_U               |rs_erasure_DECMAThbi     |    43|
|94    |          rs_erasure_DECMAThbi_rom_U |rs_erasure_DECMAThbi_rom |    43|
|95    |        DECMAT_ROM_7_U               |rs_erasure_DECMATibs     |    39|
|96    |          rs_erasure_DECMATibs_rom_U |rs_erasure_DECMATibs_rom |    39|
|97    |        DECMAT_ROM_8_U               |rs_erasure_DECMATjbC     |    22|
|98    |          rs_erasure_DECMATjbC_rom_U |rs_erasure_DECMATjbC_rom |    22|
|99    |        DECMAT_ROM_9_U               |rs_erasure_DECMATkbM     |    39|
|100   |          rs_erasure_DECMATkbM_rom_U |rs_erasure_DECMATkbM_rom |    39|
|101   |        F_tbl_U                      |rs_erasure_F_tbl         |   227|
|102   |          rs_erasure_F_tbl_rom_U     |rs_erasure_F_tbl_rom     |   227|
|103   |  control                            |StateMachine             |   271|
|104   |  meta_harden_rst_i0                 |meta_harden              |     2|
|105   |  uart_rx_i0                         |uart_rx                  |    67|
|106   |    meta_harden_rxd_i0               |meta_harden_0            |     2|
|107   |    uart_baud_gen_rx_i0              |uart_baud_gen            |    14|
|108   |    uart_rx_ctl_i0                   |uart_rx_ctl              |    51|
+------+-------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:38 ; elapsed = 00:04:45 . Memory (MB): peak = 1387.563 ; gain = 1084.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 166 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:13 ; elapsed = 00:04:33 . Memory (MB): peak = 1387.563 ; gain = 793.234
Synthesis Optimization Complete : Time (s): cpu = 00:04:38 ; elapsed = 00:04:46 . Memory (MB): peak = 1387.563 ; gain = 1084.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
560 Infos, 321 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:44 ; elapsed = 00:04:53 . Memory (MB): peak = 1387.563 ; gain = 1095.508
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.runs/synth_4/topmodule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file topmodule_utilization_synth.rpt -pb topmodule_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1387.563 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 27 16:03:25 2018...
