Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Apr 26 23:58:36 2016
| Host         : matt-windows running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mf_disp_hw_axi_tb_timing_summary_routed.rpt -rpx mf_disp_hw_axi_tb_timing_summary_routed.rpx
| Design       : mf_disp_hw_axi_tb
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.557        0.000                      0                  802        0.100        0.000                      0                  790        3.000        0.000                       0                   266  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
CLK100MHZ                 {0.000 5.000}      10.000          100.000         
  clk_out1_tb_hw_clk_wiz  {0.000 19.861}     39.722          25.175          
  clk_out2_tb_hw_clk_wiz  {0.000 10.000}     20.000          50.000          
  clkfbout_tb_hw_clk_wiz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_tb_hw_clk_wiz       31.923        0.000                      0                  330        0.116        0.000                      0                  330       19.361        0.000                       0                   142  
  clk_out2_tb_hw_clk_wiz       13.804        0.000                      0                  452        0.100        0.000                      0                  452        8.750        0.000                       0                   120  
  clkfbout_tb_hw_clk_wiz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_tb_hw_clk_wiz  clk_out1_tb_hw_clk_wiz        3.557        0.000                      0                    7                                                                        
clk_out1_tb_hw_clk_wiz  clk_out2_tb_hw_clk_wiz        3.826        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       clk_out1_tb_hw_clk_wiz  clk_out1_tb_hw_clk_wiz       37.547        0.000                      0                    4        0.391        0.000                      0                    4  
**async_default**       clk_out2_tb_hw_clk_wiz  clk_out2_tb_hw_clk_wiz       17.921        0.000                      0                    4        0.409        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tb_hw_clk_wiz
  To Clock:  clk_out1_tb_hw_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       31.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.923ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 1.647ns (22.213%)  route 5.768ns (77.787%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.308 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.612    -0.928    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y135        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDCE (Prop_fdce_C_Q)         0.419    -0.509 r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/Q
                         net (fo=5, routed)           1.117     0.608    mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg_n_0_[3]
    SLICE_X70Y135        LUT5 (Prop_lut5_I4_O)        0.325     0.933 r  mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.567     1.499    mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_10_n_0
    SLICE_X69Y135        LUT6 (Prop_lut6_I1_O)        0.328     1.827 r  mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.504     2.332    mf_disp_axi_top_inst/disp/intf/filler
    SLICE_X69Y135        LUT5 (Prop_lut5_I3_O)        0.119     2.451 f  mf_disp_axi_top_inst/disp/intf/pal_ram_i_3/O
                         net (fo=7, routed)           1.725     4.175    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt
    SLICE_X71Y128        LUT4 (Prop_lut4_I2_O)        0.332     4.507 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_14/O
                         net (fo=2, routed)           1.193     5.700    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt
    SLICE_X76Y128        LUT2 (Prop_lut2_I1_O)        0.124     5.824 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_16/O
                         net (fo=1, routed)           0.662     6.487    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_15
    RAMB36_X3Y25         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.606    38.308    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y25         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.560    38.867    
                         clock uncertainty           -0.098    38.769    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.409    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.409    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                 31.923    

Slack (MET) :             32.172ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        7.171ns  (logic 1.647ns (22.966%)  route 5.524ns (77.034%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 38.314 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.612    -0.928    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y135        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDCE (Prop_fdce_C_Q)         0.419    -0.509 r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/Q
                         net (fo=5, routed)           1.117     0.608    mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg_n_0_[3]
    SLICE_X70Y135        LUT5 (Prop_lut5_I4_O)        0.325     0.933 r  mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.567     1.499    mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_10_n_0
    SLICE_X69Y135        LUT6 (Prop_lut6_I1_O)        0.328     1.827 r  mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.504     2.332    mf_disp_axi_top_inst/disp/intf/filler
    SLICE_X69Y135        LUT5 (Prop_lut5_I3_O)        0.119     2.451 f  mf_disp_axi_top_inst/disp/intf/pal_ram_i_3/O
                         net (fo=7, routed)           1.725     4.175    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt
    SLICE_X71Y128        LUT4 (Prop_lut4_I2_O)        0.332     4.507 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_14/O
                         net (fo=2, routed)           1.042     5.549    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_13
    SLICE_X76Y128        LUT2 (Prop_lut2_I1_O)        0.124     5.673 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.570     6.243    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_14
    RAMB36_X3Y26         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.612    38.314    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y26         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.560    38.873    
                         clock uncertainty           -0.098    38.775    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.415    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.415    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                 32.172    

Slack (MET) :             32.326ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 1.647ns (23.469%)  route 5.371ns (76.531%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 38.314 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.612    -0.928    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y135        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDCE (Prop_fdce_C_Q)         0.419    -0.509 r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/Q
                         net (fo=5, routed)           1.117     0.608    mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg_n_0_[3]
    SLICE_X70Y135        LUT5 (Prop_lut5_I4_O)        0.325     0.933 r  mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.567     1.499    mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_10_n_0
    SLICE_X69Y135        LUT6 (Prop_lut6_I1_O)        0.328     1.827 r  mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.504     2.332    mf_disp_axi_top_inst/disp/intf/filler
    SLICE_X69Y135        LUT5 (Prop_lut5_I3_O)        0.119     2.451 f  mf_disp_axi_top_inst/disp/intf/pal_ram_i_3/O
                         net (fo=7, routed)           1.518     3.968    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt
    SLICE_X70Y128        LUT4 (Prop_lut4_I2_O)        0.332     4.300 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_11/O
                         net (fo=2, routed)           0.921     5.222    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y122        LUT2 (Prop_lut2_I1_O)        0.124     5.346 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.744     6.090    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_12
    RAMB36_X3Y24         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.612    38.314    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y24         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.560    38.873    
                         clock uncertainty           -0.098    38.775    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.415    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.415    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 32.326    

Slack (MET) :             32.337ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 1.647ns (23.533%)  route 5.352ns (76.467%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.306 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.612    -0.928    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y135        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDCE (Prop_fdce_C_Q)         0.419    -0.509 r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/Q
                         net (fo=5, routed)           1.117     0.608    mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg_n_0_[3]
    SLICE_X70Y135        LUT5 (Prop_lut5_I4_O)        0.325     0.933 r  mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.567     1.499    mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_10_n_0
    SLICE_X69Y135        LUT6 (Prop_lut6_I1_O)        0.328     1.827 r  mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.504     2.332    mf_disp_axi_top_inst/disp/intf/filler
    SLICE_X69Y135        LUT5 (Prop_lut5_I3_O)        0.119     2.451 f  mf_disp_axi_top_inst/disp/intf/pal_ram_i_3/O
                         net (fo=7, routed)           1.902     4.352    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X70Y128        LUT4 (Prop_lut4_I2_O)        0.332     4.684 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_3/O
                         net (fo=4, routed)           0.930     5.614    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y122        LUT2 (Prop_lut2_I1_O)        0.124     5.738 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.332     6.071    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_5
    RAMB18_X2Y48         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.604    38.306    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y48         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.560    38.865    
                         clock uncertainty           -0.098    38.767    
    RAMB18_X2Y48         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.407    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.407    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                 32.337    

Slack (MET) :             32.367ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 1.647ns (23.925%)  route 5.237ns (76.075%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.222 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.612    -0.928    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y135        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDCE (Prop_fdce_C_Q)         0.419    -0.509 r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/Q
                         net (fo=5, routed)           1.117     0.608    mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg_n_0_[3]
    SLICE_X70Y135        LUT5 (Prop_lut5_I4_O)        0.325     0.933 r  mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.567     1.499    mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_10_n_0
    SLICE_X69Y135        LUT6 (Prop_lut6_I1_O)        0.328     1.827 r  mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.504     2.332    mf_disp_axi_top_inst/disp/intf/filler
    SLICE_X69Y135        LUT5 (Prop_lut5_I3_O)        0.119     2.451 f  mf_disp_axi_top_inst/disp/intf/pal_ram_i_3/O
                         net (fo=7, routed)           1.518     3.968    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt
    SLICE_X70Y128        LUT4 (Prop_lut4_I2_O)        0.332     4.300 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_11/O
                         net (fo=2, routed)           0.887     5.187    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_10
    SLICE_X68Y122        LUT2 (Prop_lut2_I1_O)        0.124     5.311 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_12/O
                         net (fo=1, routed)           0.645     5.956    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_11
    RAMB36_X1Y24         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.520    38.222    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y24         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.560    38.781    
                         clock uncertainty           -0.098    38.683    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.323    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                          -5.956    
  -------------------------------------------------------------------
                         slack                                 32.367    

Slack (MET) :             32.511ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 1.647ns (24.458%)  route 5.087ns (75.542%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.216 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.612    -0.928    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y135        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDCE (Prop_fdce_C_Q)         0.419    -0.509 r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/Q
                         net (fo=5, routed)           1.117     0.608    mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg_n_0_[3]
    SLICE_X70Y135        LUT5 (Prop_lut5_I4_O)        0.325     0.933 r  mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.567     1.499    mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_10_n_0
    SLICE_X69Y135        LUT6 (Prop_lut6_I1_O)        0.328     1.827 r  mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.504     2.332    mf_disp_axi_top_inst/disp/intf/filler
    SLICE_X69Y135        LUT5 (Prop_lut5_I3_O)        0.119     2.451 f  mf_disp_axi_top_inst/disp/intf/pal_ram_i_3/O
                         net (fo=7, routed)           1.902     4.352    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X70Y128        LUT4 (Prop_lut4_I2_O)        0.332     4.684 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_3/O
                         net (fo=4, routed)           0.332     5.016    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_2
    SLICE_X70Y127        LUT2 (Prop_lut2_I1_O)        0.124     5.140 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_4/O
                         net (fo=1, routed)           0.665     5.806    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_3
    RAMB36_X1Y25         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.514    38.216    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y25         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.560    38.775    
                         clock uncertainty           -0.098    38.677    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.317    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.317    
                         arrival time                          -5.806    
  -------------------------------------------------------------------
                         slack                                 32.511    

Slack (MET) :             32.616ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 1.647ns (24.511%)  route 5.072ns (75.489%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.306 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.612    -0.928    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y135        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDCE (Prop_fdce_C_Q)         0.419    -0.509 r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/Q
                         net (fo=5, routed)           1.117     0.608    mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg_n_0_[3]
    SLICE_X70Y135        LUT5 (Prop_lut5_I4_O)        0.325     0.933 r  mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.567     1.499    mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_10_n_0
    SLICE_X69Y135        LUT6 (Prop_lut6_I1_O)        0.328     1.827 r  mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.504     2.332    mf_disp_axi_top_inst/disp/intf/filler
    SLICE_X69Y135        LUT5 (Prop_lut5_I3_O)        0.119     2.451 f  mf_disp_axi_top_inst/disp/intf/pal_ram_i_3/O
                         net (fo=7, routed)           1.902     4.352    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X70Y128        LUT4 (Prop_lut4_I2_O)        0.332     4.684 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_3/O
                         net (fo=4, routed)           0.651     5.335    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y122        LUT2 (Prop_lut2_I1_O)        0.124     5.459 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.332     5.791    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_4
    RAMB18_X2Y49         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.604    38.306    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y49         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.560    38.865    
                         clock uncertainty           -0.098    38.767    
    RAMB18_X2Y49         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.407    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.407    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                 32.616    

Slack (MET) :             32.706ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 1.647ns (24.826%)  route 4.987ns (75.174%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 38.311 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.612    -0.928    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y135        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDCE (Prop_fdce_C_Q)         0.419    -0.509 r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/Q
                         net (fo=5, routed)           1.117     0.608    mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg_n_0_[3]
    SLICE_X70Y135        LUT5 (Prop_lut5_I4_O)        0.325     0.933 r  mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.567     1.499    mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_10_n_0
    SLICE_X69Y135        LUT6 (Prop_lut6_I1_O)        0.328     1.827 r  mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.504     2.332    mf_disp_axi_top_inst/disp/intf/filler
    SLICE_X69Y135        LUT5 (Prop_lut5_I3_O)        0.119     2.451 f  mf_disp_axi_top_inst/disp/intf/pal_ram_i_3/O
                         net (fo=7, routed)           1.902     4.352    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X70Y128        LUT4 (Prop_lut4_I2_O)        0.332     4.684 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_3/O
                         net (fo=4, routed)           0.320     5.005    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt
    SLICE_X71Y130        LUT2 (Prop_lut2_I1_O)        0.124     5.129 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.577     5.706    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_6
    RAMB18_X2Y53         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.609    38.311    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y53         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.560    38.870    
                         clock uncertainty           -0.098    38.772    
    RAMB18_X2Y53         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    38.412    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                 32.706    

Slack (MET) :             32.792ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 1.647ns (25.496%)  route 4.813ns (74.504%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.222 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.612    -0.928    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y135        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDCE (Prop_fdce_C_Q)         0.419    -0.509 r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/Q
                         net (fo=5, routed)           1.117     0.608    mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg_n_0_[3]
    SLICE_X70Y135        LUT5 (Prop_lut5_I4_O)        0.325     0.933 r  mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.567     1.499    mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_10_n_0
    SLICE_X69Y135        LUT6 (Prop_lut6_I1_O)        0.328     1.827 r  mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.504     2.332    mf_disp_axi_top_inst/disp/intf/filler
    SLICE_X69Y135        LUT5 (Prop_lut5_I3_O)        0.119     2.451 f  mf_disp_axi_top_inst/disp/intf/pal_ram_i_3/O
                         net (fo=7, routed)           1.507     3.957    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X70Y128        LUT4 (Prop_lut4_I2_O)        0.332     4.289 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_8/O
                         net (fo=2, routed)           0.436     4.725    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_7
    SLICE_X68Y129        LUT2 (Prop_lut2_I1_O)        0.124     4.849 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.682     5.532    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_8
    RAMB36_X1Y26         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.520    38.222    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.560    38.781    
                         clock uncertainty           -0.098    38.683    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.323    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                          -5.532    
  -------------------------------------------------------------------
                         slack                                 32.792    

Slack (MET) :             32.897ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 1.647ns (25.605%)  route 4.785ns (74.396%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 38.300 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.612    -0.928    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y135        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDCE (Prop_fdce_C_Q)         0.419    -0.509 r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/Q
                         net (fo=5, routed)           1.117     0.608    mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg_n_0_[3]
    SLICE_X70Y135        LUT5 (Prop_lut5_I4_O)        0.325     0.933 r  mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.567     1.499    mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_10_n_0
    SLICE_X69Y135        LUT6 (Prop_lut6_I1_O)        0.328     1.827 r  mf_disp_axi_top_inst/disp/intf/VGA_RED_O_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.504     2.332    mf_disp_axi_top_inst/disp/intf/filler
    SLICE_X69Y135        LUT5 (Prop_lut5_I3_O)        0.119     2.451 f  mf_disp_axi_top_inst/disp/intf/pal_ram_i_3/O
                         net (fo=7, routed)           1.507     3.957    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X70Y128        LUT4 (Prop_lut4_I2_O)        0.332     4.289 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_8/O
                         net (fo=2, routed)           0.533     4.822    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y127        LUT2 (Prop_lut2_I1_O)        0.124     4.946 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_10/O
                         net (fo=1, routed)           0.558     5.504    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_9
    RAMB36_X2Y25         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.598    38.300    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.560    38.859    
                         clock uncertainty           -0.098    38.761    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.401    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.401    
                         arrival time                          -5.504    
  -------------------------------------------------------------------
                         slack                                 32.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.332%)  route 0.237ns (62.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.554    -0.610    mf_disp_axi_top_inst/disp/fb/CLK
    SLICE_X67Y130        FDRE                                         r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[9]/Q
                         net (fo=10, routed)          0.237    -0.232    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y26         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.866    -0.807    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.532    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.349    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.584    -0.580    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y131        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y131        FDPE (Prop_fdpe_C_Q)         0.141    -0.439 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056    -0.383    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X77Y131        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.855    -0.818    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y131        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.238    -0.580    
    SLICE_X77Y131        FDPE (Hold_fdpe_C_D)         0.075    -0.505    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.587    -0.577    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X77Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y134        FDCE (Prop_fdce_C_Q)         0.141    -0.436 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.380    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X77Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.858    -0.815    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X77Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.238    -0.577    
    SLICE_X77Y134        FDCE (Hold_fdce_C_D)         0.075    -0.502    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.182%)  route 0.249ns (63.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.553    -0.611    mf_disp_axi_top_inst/disp/fb/CLK
    SLICE_X67Y129        FDRE                                         r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[11]/Q
                         net (fo=11, routed)          0.249    -0.221    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y26         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.866    -0.807    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.532    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.349    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].cdc_empty_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.584    -0.580    mf_disp_axi_top_inst/disp/intf_syncs/CLK
    SLICE_X75Y131        FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].cdc_empty_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].cdc_empty_dly_reg[0]/Q
                         net (fo=2, routed)           0.091    -0.348    mf_disp_axi_top_inst/disp/intf/cdc_empty_dly
    SLICE_X74Y131        LUT5 (Prop_lut5_I2_O)        0.048    -0.300 r  mf_disp_axi_top_inst/disp/intf/frame_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.300    mf_disp_axi_top_inst/disp/intf/frame_sel_i_1_n_0
    SLICE_X74Y131        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.855    -0.818    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X74Y131        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                         clock pessimism              0.251    -0.567    
    SLICE_X74Y131        FDCE (Hold_fdce_C_D)         0.131    -0.436    mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].cdc_empty_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/frame_switch_pending_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.584    -0.580    mf_disp_axi_top_inst/disp/intf_syncs/CLK
    SLICE_X75Y131        FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].cdc_empty_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.439 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].cdc_empty_dly_reg[0]/Q
                         net (fo=2, routed)           0.091    -0.348    mf_disp_axi_top_inst/disp/intf/cdc_empty_dly
    SLICE_X74Y131        LUT4 (Prop_lut4_I3_O)        0.045    -0.303 r  mf_disp_axi_top_inst/disp/intf/frame_switch_pending_i_1/O
                         net (fo=1, routed)           0.000    -0.303    mf_disp_axi_top_inst/disp/intf/frame_switch_pending_i_1_n_0
    SLICE_X74Y131        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/frame_switch_pending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.855    -0.818    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X74Y131        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/frame_switch_pending_reg/C
                         clock pessimism              0.251    -0.567    
    SLICE_X74Y131        FDCE (Hold_fdce_C_D)         0.121    -0.446    mf_disp_axi_top_inst/disp/intf/frame_switch_pending_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.587    -0.577    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y131        FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/Q
                         net (fo=2, routed)           0.099    -0.337    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0
    SLICE_X78Y131        LUT2 (Prop_lut2_I1_O)        0.045    -0.292 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1/O
                         net (fo=1, routed)           0.000    -0.292    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0
    SLICE_X78Y131        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.857    -0.816    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y131        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.252    -0.564    
    SLICE_X78Y131        FDPE (Hold_fdpe_C_D)         0.120    -0.444    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.586    -0.578    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X76Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y133        FDCE (Prop_fdce_C_Q)         0.164    -0.414 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.358    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X76Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.857    -0.816    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X76Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.238    -0.578    
    SLICE_X76Y133        FDCE (Hold_fdce_C_D)         0.064    -0.514    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/dm_sync_sp/reg_b_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/dm_sync_sp/reg_b_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.558    -0.606    mf_disp_axi_top_inst/disp/dm_sync_sp/CLK
    SLICE_X70Y134        FDRE                                         r  mf_disp_axi_top_inst/disp/dm_sync_sp/reg_b_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  mf_disp_axi_top_inst/disp/dm_sync_sp/reg_b_0_reg/Q
                         net (fo=1, routed)           0.056    -0.386    mf_disp_axi_top_inst/disp/dm_sync_sp/reg_b_0
    SLICE_X70Y134        FDRE                                         r  mf_disp_axi_top_inst/disp/dm_sync_sp/reg_b_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.828    -0.845    mf_disp_axi_top_inst/disp/dm_sync_sp/CLK
    SLICE_X70Y134        FDRE                                         r  mf_disp_axi_top_inst/disp/dm_sync_sp/reg_b_1_reg/C
                         clock pessimism              0.239    -0.606    
    SLICE_X70Y134        FDRE (Hold_fdre_C_D)         0.060    -0.546    mf_disp_axi_top_inst/disp/dm_sync_sp/reg_b_1_reg
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.586    -0.578    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X76Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y133        FDCE (Prop_fdce_C_Q)         0.164    -0.414 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.358    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X76Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.857    -0.816    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X76Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.238    -0.578    
    SLICE_X76Y133        FDCE (Hold_fdce_C_D)         0.060    -0.518    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_tb_hw_clk_wiz
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { vga_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB18_X2Y49     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.722      37.146     RAMB18_X2Y52     mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X2Y25     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X1Y24     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X3Y24     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X3Y26     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X3Y25     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X1Y25     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB18_X2Y48     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.722      37.146     RAMB18_X2Y53     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X79Y131    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X79Y131    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.861      19.361     SLICE_X78Y131    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X77Y131    mf_disp_axi_top_inst/disp/fb/fs_sync_ps/reg_a_0_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X67Y131    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X66Y131    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X66Y131    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X66Y133    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X67Y129    mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X65Y129    mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X77Y131    mf_disp_axi_top_inst/disp/fb/fs_sync_ps/reg_a_0_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X66Y132    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X66Y132    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X66Y132    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X66Y133    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X70Y134    mf_disp_axi_top_inst/disp/dm_sync_sp/reg_b_0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X70Y134    mf_disp_axi_top_inst/disp/dm_sync_sp/reg_b_1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X70Y134    mf_disp_axi_top_inst/disp/en_sync_sp/reg_b_0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X70Y134    mf_disp_axi_top_inst/disp/en_sync_sp/reg_b_1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X66Y138    mf_disp_axi_top_inst/disp/intf/v_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_tb_hw_clk_wiz
  To Clock:  clk_out2_tb_hw_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       13.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.804ns  (required time - arrival time)
  Source:                 tb_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 0.996ns (18.877%)  route 4.280ns (81.123%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.689    -0.851    sys_clk
    SLICE_X74Y130        FDCE                                         r  tb_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y130        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  tb_ptr_reg[2]/Q
                         net (fo=34, routed)          1.426     1.093    mf_disp_axi_top_inst/disp/fb/tb_ptr_reg[7][2]
    SLICE_X73Y131        LUT2 (Prop_lut2_I1_O)        0.152     1.245 r  mf_disp_axi_top_inst/disp/fb/ram_i_15/O
                         net (fo=3, routed)           0.662     1.907    mf_disp_axi_top_inst/disp/fb/axi_awaddr_reg[10]
    SLICE_X74Y132        LUT6 (Prop_lut6_I3_O)        0.326     2.233 r  mf_disp_axi_top_inst/disp/fb/ram_i_7/O
                         net (fo=28, routed)          2.192     4.425    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X1Y24         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.514    18.493    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    19.053    
                         clock uncertainty           -0.087    18.966    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    18.229    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.229    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                 13.804    

Slack (MET) :             14.097ns  (required time - arrival time)
  Source:                 tb_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 0.996ns (19.988%)  route 3.987ns (80.012%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.689    -0.851    sys_clk
    SLICE_X74Y130        FDCE                                         r  tb_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y130        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  tb_ptr_reg[2]/Q
                         net (fo=34, routed)          1.426     1.093    mf_disp_axi_top_inst/disp/fb/tb_ptr_reg[7][2]
    SLICE_X73Y131        LUT2 (Prop_lut2_I1_O)        0.152     1.245 r  mf_disp_axi_top_inst/disp/fb/ram_i_15/O
                         net (fo=3, routed)           0.662     1.907    mf_disp_axi_top_inst/disp/fb/axi_awaddr_reg[10]
    SLICE_X74Y132        LUT6 (Prop_lut6_I3_O)        0.326     2.233 r  mf_disp_axi_top_inst/disp/fb/ram_i_7/O
                         net (fo=28, routed)          1.899     4.132    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y24         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.514    18.493    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    19.053    
                         clock uncertainty           -0.087    18.966    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    18.229    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.229    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                 14.097    

Slack (MET) :             14.155ns  (required time - arrival time)
  Source:                 tb_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 1.499ns (29.926%)  route 3.510ns (70.074%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 18.577 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.689    -0.851    sys_clk
    SLICE_X74Y130        FDCE                                         r  tb_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y130        FDCE (Prop_fdce_C_Q)         0.478    -0.373 f  tb_ptr_reg[4]/Q
                         net (fo=16, routed)          1.041     0.668    mf_disp_axi_top_inst/disp/fb/tb_ptr_reg[7][4]
    SLICE_X76Y129        LUT4 (Prop_lut4_I3_O)        0.321     0.989 r  mf_disp_axi_top_inst/disp/fb/ram_i_16/O
                         net (fo=14, routed)          0.732     1.721    mf_disp_axi_top_inst/disp/fb/axi_awaddr_reg[9]
    SLICE_X73Y130        LUT5 (Prop_lut5_I4_O)        0.374     2.095 r  mf_disp_axi_top_inst/disp/fb/ram_i_22/O
                         net (fo=1, routed)           0.433     2.528    mf_disp_axi_top_inst/disp/fb/ram_i_22_n_0
    SLICE_X73Y130        LUT6 (Prop_lut6_I4_O)        0.326     2.854 r  mf_disp_axi_top_inst/disp/fb/ram_i_9/O
                         net (fo=3, routed)           1.304     4.158    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[8]
    RAMB18_X2Y48         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.598    18.577    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y48         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.560    19.137    
                         clock uncertainty           -0.087    19.050    
    RAMB18_X2Y48         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[8])
                                                     -0.737    18.313    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.313    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                 14.155    

Slack (MET) :             14.264ns  (required time - arrival time)
  Source:                 tb_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 1.395ns (27.372%)  route 3.701ns (72.628%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.689    -0.851    sys_clk
    SLICE_X74Y130        FDCE                                         r  tb_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y130        FDCE (Prop_fdce_C_Q)         0.478    -0.373 f  tb_ptr_reg[4]/Q
                         net (fo=16, routed)          1.041     0.668    mf_disp_axi_top_inst/disp/fb/tb_ptr_reg[7][4]
    SLICE_X76Y129        LUT4 (Prop_lut4_I3_O)        0.321     0.989 r  mf_disp_axi_top_inst/disp/fb/ram_i_16/O
                         net (fo=14, routed)          0.805     1.795    mf_disp_axi_top_inst/disp/intf_syncs/tb_ptr_reg[7]
    SLICE_X75Y129        LUT6 (Prop_lut6_I2_O)        0.348     2.143 r  mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_11/O
                         net (fo=14, routed)          0.903     3.045    mf_disp_axi_top_inst/disp/intf_syncs/ctl_reg_0_reg[1][0]
    SLICE_X74Y132        LUT5 (Prop_lut5_I0_O)        0.124     3.169 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_4/O
                         net (fo=2, routed)           0.579     3.749    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y135        LUT2 (Prop_lut2_I0_O)        0.124     3.873 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.373     4.245    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WE
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.575    18.554    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
                         clock pessimism              0.576    19.130    
                         clock uncertainty           -0.087    19.043    
    SLICE_X76Y134        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.510    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA
  -------------------------------------------------------------------
                         required time                         18.510    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                 14.264    

Slack (MET) :             14.264ns  (required time - arrival time)
  Source:                 tb_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 1.395ns (27.372%)  route 3.701ns (72.628%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.689    -0.851    sys_clk
    SLICE_X74Y130        FDCE                                         r  tb_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y130        FDCE (Prop_fdce_C_Q)         0.478    -0.373 f  tb_ptr_reg[4]/Q
                         net (fo=16, routed)          1.041     0.668    mf_disp_axi_top_inst/disp/fb/tb_ptr_reg[7][4]
    SLICE_X76Y129        LUT4 (Prop_lut4_I3_O)        0.321     0.989 r  mf_disp_axi_top_inst/disp/fb/ram_i_16/O
                         net (fo=14, routed)          0.805     1.795    mf_disp_axi_top_inst/disp/intf_syncs/tb_ptr_reg[7]
    SLICE_X75Y129        LUT6 (Prop_lut6_I2_O)        0.348     2.143 r  mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_11/O
                         net (fo=14, routed)          0.903     3.045    mf_disp_axi_top_inst/disp/intf_syncs/ctl_reg_0_reg[1][0]
    SLICE_X74Y132        LUT5 (Prop_lut5_I0_O)        0.124     3.169 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_4/O
                         net (fo=2, routed)           0.579     3.749    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y135        LUT2 (Prop_lut2_I0_O)        0.124     3.873 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.373     4.245    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WE
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.575    18.554    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK
                         clock pessimism              0.576    19.130    
                         clock uncertainty           -0.087    19.043    
    SLICE_X76Y134        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.510    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.510    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                 14.264    

Slack (MET) :             14.264ns  (required time - arrival time)
  Source:                 tb_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 1.395ns (27.372%)  route 3.701ns (72.628%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.689    -0.851    sys_clk
    SLICE_X74Y130        FDCE                                         r  tb_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y130        FDCE (Prop_fdce_C_Q)         0.478    -0.373 f  tb_ptr_reg[4]/Q
                         net (fo=16, routed)          1.041     0.668    mf_disp_axi_top_inst/disp/fb/tb_ptr_reg[7][4]
    SLICE_X76Y129        LUT4 (Prop_lut4_I3_O)        0.321     0.989 r  mf_disp_axi_top_inst/disp/fb/ram_i_16/O
                         net (fo=14, routed)          0.805     1.795    mf_disp_axi_top_inst/disp/intf_syncs/tb_ptr_reg[7]
    SLICE_X75Y129        LUT6 (Prop_lut6_I2_O)        0.348     2.143 r  mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_11/O
                         net (fo=14, routed)          0.903     3.045    mf_disp_axi_top_inst/disp/intf_syncs/ctl_reg_0_reg[1][0]
    SLICE_X74Y132        LUT5 (Prop_lut5_I0_O)        0.124     3.169 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_4/O
                         net (fo=2, routed)           0.579     3.749    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y135        LUT2 (Prop_lut2_I0_O)        0.124     3.873 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.373     4.245    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WE
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.575    18.554    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/CLK
                         clock pessimism              0.576    19.130    
                         clock uncertainty           -0.087    19.043    
    SLICE_X76Y134        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.510    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB
  -------------------------------------------------------------------
                         required time                         18.510    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                 14.264    

Slack (MET) :             14.264ns  (required time - arrival time)
  Source:                 tb_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 1.395ns (27.372%)  route 3.701ns (72.628%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.689    -0.851    sys_clk
    SLICE_X74Y130        FDCE                                         r  tb_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y130        FDCE (Prop_fdce_C_Q)         0.478    -0.373 f  tb_ptr_reg[4]/Q
                         net (fo=16, routed)          1.041     0.668    mf_disp_axi_top_inst/disp/fb/tb_ptr_reg[7][4]
    SLICE_X76Y129        LUT4 (Prop_lut4_I3_O)        0.321     0.989 r  mf_disp_axi_top_inst/disp/fb/ram_i_16/O
                         net (fo=14, routed)          0.805     1.795    mf_disp_axi_top_inst/disp/intf_syncs/tb_ptr_reg[7]
    SLICE_X75Y129        LUT6 (Prop_lut6_I2_O)        0.348     2.143 r  mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_11/O
                         net (fo=14, routed)          0.903     3.045    mf_disp_axi_top_inst/disp/intf_syncs/ctl_reg_0_reg[1][0]
    SLICE_X74Y132        LUT5 (Prop_lut5_I0_O)        0.124     3.169 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_4/O
                         net (fo=2, routed)           0.579     3.749    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y135        LUT2 (Prop_lut2_I0_O)        0.124     3.873 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.373     4.245    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WE
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.575    18.554    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/CLK
                         clock pessimism              0.576    19.130    
                         clock uncertainty           -0.087    19.043    
    SLICE_X76Y134        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.510    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                         18.510    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                 14.264    

Slack (MET) :             14.264ns  (required time - arrival time)
  Source:                 tb_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 1.395ns (27.372%)  route 3.701ns (72.628%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.689    -0.851    sys_clk
    SLICE_X74Y130        FDCE                                         r  tb_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y130        FDCE (Prop_fdce_C_Q)         0.478    -0.373 f  tb_ptr_reg[4]/Q
                         net (fo=16, routed)          1.041     0.668    mf_disp_axi_top_inst/disp/fb/tb_ptr_reg[7][4]
    SLICE_X76Y129        LUT4 (Prop_lut4_I3_O)        0.321     0.989 r  mf_disp_axi_top_inst/disp/fb/ram_i_16/O
                         net (fo=14, routed)          0.805     1.795    mf_disp_axi_top_inst/disp/intf_syncs/tb_ptr_reg[7]
    SLICE_X75Y129        LUT6 (Prop_lut6_I2_O)        0.348     2.143 r  mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_11/O
                         net (fo=14, routed)          0.903     3.045    mf_disp_axi_top_inst/disp/intf_syncs/ctl_reg_0_reg[1][0]
    SLICE_X74Y132        LUT5 (Prop_lut5_I0_O)        0.124     3.169 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_4/O
                         net (fo=2, routed)           0.579     3.749    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y135        LUT2 (Prop_lut2_I0_O)        0.124     3.873 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.373     4.245    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WE
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.575    18.554    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/CLK
                         clock pessimism              0.576    19.130    
                         clock uncertainty           -0.087    19.043    
    SLICE_X76Y134        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.510    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC
  -------------------------------------------------------------------
                         required time                         18.510    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                 14.264    

Slack (MET) :             14.264ns  (required time - arrival time)
  Source:                 tb_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 1.395ns (27.372%)  route 3.701ns (72.628%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.689    -0.851    sys_clk
    SLICE_X74Y130        FDCE                                         r  tb_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y130        FDCE (Prop_fdce_C_Q)         0.478    -0.373 f  tb_ptr_reg[4]/Q
                         net (fo=16, routed)          1.041     0.668    mf_disp_axi_top_inst/disp/fb/tb_ptr_reg[7][4]
    SLICE_X76Y129        LUT4 (Prop_lut4_I3_O)        0.321     0.989 r  mf_disp_axi_top_inst/disp/fb/ram_i_16/O
                         net (fo=14, routed)          0.805     1.795    mf_disp_axi_top_inst/disp/intf_syncs/tb_ptr_reg[7]
    SLICE_X75Y129        LUT6 (Prop_lut6_I2_O)        0.348     2.143 r  mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_11/O
                         net (fo=14, routed)          0.903     3.045    mf_disp_axi_top_inst/disp/intf_syncs/ctl_reg_0_reg[1][0]
    SLICE_X74Y132        LUT5 (Prop_lut5_I0_O)        0.124     3.169 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_4/O
                         net (fo=2, routed)           0.579     3.749    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y135        LUT2 (Prop_lut2_I0_O)        0.124     3.873 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.373     4.245    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WE
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.575    18.554    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/CLK
                         clock pessimism              0.576    19.130    
                         clock uncertainty           -0.087    19.043    
    SLICE_X76Y134        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.510    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.510    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                 14.264    

Slack (MET) :             14.264ns  (required time - arrival time)
  Source:                 tb_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 1.395ns (27.372%)  route 3.701ns (72.628%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.689    -0.851    sys_clk
    SLICE_X74Y130        FDCE                                         r  tb_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y130        FDCE (Prop_fdce_C_Q)         0.478    -0.373 f  tb_ptr_reg[4]/Q
                         net (fo=16, routed)          1.041     0.668    mf_disp_axi_top_inst/disp/fb/tb_ptr_reg[7][4]
    SLICE_X76Y129        LUT4 (Prop_lut4_I3_O)        0.321     0.989 r  mf_disp_axi_top_inst/disp/fb/ram_i_16/O
                         net (fo=14, routed)          0.805     1.795    mf_disp_axi_top_inst/disp/intf_syncs/tb_ptr_reg[7]
    SLICE_X75Y129        LUT6 (Prop_lut6_I2_O)        0.348     2.143 r  mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_11/O
                         net (fo=14, routed)          0.903     3.045    mf_disp_axi_top_inst/disp/intf_syncs/ctl_reg_0_reg[1][0]
    SLICE_X74Y132        LUT5 (Prop_lut5_I0_O)        0.124     3.169 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_4/O
                         net (fo=2, routed)           0.579     3.749    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y135        LUT2 (Prop_lut2_I0_O)        0.124     3.873 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.373     4.245    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WE
    SLICE_X76Y134        RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.575    18.554    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X76Y134        RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/CLK
                         clock pessimism              0.576    19.130    
                         clock uncertainty           -0.087    19.043    
    SLICE_X76Y134        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    18.510    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD
  -------------------------------------------------------------------
                         required time                         18.510    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                 14.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.266%)  route 0.190ns (53.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.587    -0.577    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=10, routed)          0.190    -0.223    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD3
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.858    -0.815    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
                         clock pessimism              0.252    -0.563    
    SLICE_X76Y134        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.323    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.266%)  route 0.190ns (53.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.587    -0.577    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=10, routed)          0.190    -0.223    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD3
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.858    -0.815    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK
                         clock pessimism              0.252    -0.563    
    SLICE_X76Y134        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.323    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.266%)  route 0.190ns (53.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.587    -0.577    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=10, routed)          0.190    -0.223    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD3
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.858    -0.815    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/CLK
                         clock pessimism              0.252    -0.563    
    SLICE_X76Y134        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.323    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.266%)  route 0.190ns (53.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.587    -0.577    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=10, routed)          0.190    -0.223    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD3
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.858    -0.815    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/CLK
                         clock pessimism              0.252    -0.563    
    SLICE_X76Y134        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.323    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.266%)  route 0.190ns (53.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.587    -0.577    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=10, routed)          0.190    -0.223    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD3
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.858    -0.815    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/CLK
                         clock pessimism              0.252    -0.563    
    SLICE_X76Y134        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.323    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.266%)  route 0.190ns (53.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.587    -0.577    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=10, routed)          0.190    -0.223    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD3
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.858    -0.815    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/CLK
                         clock pessimism              0.252    -0.563    
    SLICE_X76Y134        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.323    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.266%)  route 0.190ns (53.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.587    -0.577    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=10, routed)          0.190    -0.223    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD3
    SLICE_X76Y134        RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.858    -0.815    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X76Y134        RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/CLK
                         clock pessimism              0.252    -0.563    
    SLICE_X76Y134        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.323    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.266%)  route 0.190ns (53.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.587    -0.577    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=10, routed)          0.190    -0.223    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD3
    SLICE_X76Y134        RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.858    -0.815    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X76Y134        RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1/CLK
                         clock pessimism              0.252    -0.563    
    SLICE_X76Y134        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.323    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.268%)  route 0.206ns (55.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.587    -0.577    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.206    -0.207    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD2
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.858    -0.815    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
                         clock pessimism              0.252    -0.563    
    SLICE_X76Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.309    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.268%)  route 0.206ns (55.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.587    -0.577    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.206    -0.207    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD2
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.858    -0.815    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X76Y134        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK
                         clock pessimism              0.252    -0.563    
    SLICE_X76Y134        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.309    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_tb_hw_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { vga_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y49     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y25     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y24     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y24     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y26     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y25     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y25     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y48     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y52     mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y53     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y134    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y134    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y134    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y134    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y134    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y134    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y134    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y134    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y134    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y134    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y134    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y134    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y134    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y134    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y134    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y134    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y134    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y134    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y134    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y134    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_tb_hw_clk_wiz
  To Clock:  clkfbout_tb_hw_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_tb_hw_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   vga_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_tb_hw_clk_wiz
  To Clock:  clk_out1_tb_hw_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        3.557ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/tm_sync_sp/reg_a_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/tm_sync_sp/reg_b_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.204ns  (logic 0.419ns (34.800%)  route 0.785ns (65.200%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132                                     0.000     0.000 r  mf_disp_axi_top_inst/disp/tm_sync_sp/reg_a_0_reg/C
    SLICE_X73Y132        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  mf_disp_axi_top_inst/disp/tm_sync_sp/reg_a_0_reg/Q
                         net (fo=1, routed)           0.785     1.204    mf_disp_axi_top_inst/disp/tm_sync_sp/reg_a_0_reg_n_0
    SLICE_X72Y132        FDRE                                         r  mf_disp_axi_top_inst/disp/tm_sync_sp/reg_b_0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X72Y132        FDRE (Setup_fdre_C_D)       -0.239     4.761    mf_disp_axi_top_inst/disp/tm_sync_sp/reg_b_0_reg
  -------------------------------------------------------------------
                         required time                          4.761    
                         arrival time                          -1.204    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/dm_sync_sp/reg_a_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/dm_sync_sp/reg_b_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.311ns  (logic 0.518ns (39.497%)  route 0.793ns (60.503%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y132                                     0.000     0.000 r  mf_disp_axi_top_inst/disp/dm_sync_sp/reg_a_0_reg/C
    SLICE_X70Y132        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mf_disp_axi_top_inst/disp/dm_sync_sp/reg_a_0_reg/Q
                         net (fo=1, routed)           0.793     1.311    mf_disp_axi_top_inst/disp/dm_sync_sp/reg_a_0_reg_n_0
    SLICE_X70Y134        FDRE                                         r  mf_disp_axi_top_inst/disp/dm_sync_sp/reg_b_0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X70Y134        FDRE (Setup_fdre_C_D)       -0.047     4.953    mf_disp_axi_top_inst/disp/dm_sync_sp/reg_b_0_reg
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -1.311    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/en_sync_sp/reg_a_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/en_sync_sp/reg_b_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.982ns  (logic 0.456ns (46.435%)  route 0.526ns (53.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y134                                     0.000     0.000 r  mf_disp_axi_top_inst/disp/en_sync_sp/reg_a_0_reg/C
    SLICE_X72Y134        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mf_disp_axi_top_inst/disp/en_sync_sp/reg_a_0_reg/Q
                         net (fo=1, routed)           0.526     0.982    mf_disp_axi_top_inst/disp/en_sync_sp/reg_a_0_reg_n_0
    SLICE_X70Y134        FDRE                                         r  mf_disp_axi_top_inst/disp/en_sync_sp/reg_b_0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X70Y134        FDRE (Setup_fdre_C_D)       -0.043     4.957    mf_disp_axi_top_inst/disp/en_sync_sp/reg_b_0_reg
  -------------------------------------------------------------------
                         required time                          4.957    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             18.342ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.441ns  (logic 0.478ns (33.181%)  route 0.963ns (66.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y135                                     0.000     0.000 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X76Y135        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.963     1.441    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X76Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X76Y133        FDCE (Setup_fdce_C_D)       -0.217    19.783    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.783    
                         arrival time                          -1.441    
  -------------------------------------------------------------------
                         slack                                 18.342    

Slack (MET) :             18.716ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.239ns  (logic 0.456ns (36.797%)  route 0.783ns (63.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y134                                     0.000     0.000 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X75Y134        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.783     1.239    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X76Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X76Y133        FDCE (Setup_fdce_C_D)       -0.045    19.955    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.955    
                         arrival time                          -1.239    
  -------------------------------------------------------------------
                         slack                                 18.716    

Slack (MET) :             18.845ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.108ns  (logic 0.518ns (46.754%)  route 0.590ns (53.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y135                                     0.000     0.000 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X76Y135        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.590     1.108    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X76Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X76Y133        FDCE (Setup_fdce_C_D)       -0.047    19.953    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                 18.845    

Slack (MET) :             18.965ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.940ns  (logic 0.456ns (48.504%)  route 0.484ns (51.496%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y135                                     0.000     0.000 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X77Y135        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.484     0.940    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X77Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X77Y134        FDCE (Setup_fdce_C_D)       -0.095    19.905    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 18.965    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tb_hw_clk_wiz
  To Clock:  clk_out2_tb_hw_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        3.826ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.826ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/fb/fs_sync_ps/reg_a_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fs_sync_ps/reg_b_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.268%)  route 0.623ns (57.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y131                                     0.000     0.000 r  mf_disp_axi_top_inst/disp/fb/fs_sync_ps/reg_a_0_reg/C
    SLICE_X77Y131        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mf_disp_axi_top_inst/disp/fb/fs_sync_ps/reg_a_0_reg/Q
                         net (fo=1, routed)           0.623     1.079    mf_disp_axi_top_inst/disp/fb/fs_sync_ps/reg_a_0
    SLICE_X77Y130        FDRE                                         r  mf_disp_axi_top_inst/disp/fb/fs_sync_ps/reg_b_0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X77Y130        FDRE (Setup_fdre_C_D)       -0.095     4.905    mf_disp_axi_top_inst/disp/fb/fs_sync_ps/reg_b_0_reg
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                  3.826    

Slack (MET) :             38.192ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (MaxDelay Path 39.722ns)
  Data Path Delay:        1.437ns  (logic 0.456ns (31.732%)  route 0.981ns (68.268%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.722ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y134                                     0.000     0.000 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X77Y134        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.981     1.437    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X77Y135        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.722    39.722    
    SLICE_X77Y135        FDCE (Setup_fdce_C_D)       -0.093    39.629    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.629    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                 38.192    

Slack (MET) :             38.273ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (MaxDelay Path 39.722ns)
  Data Path Delay:        1.179ns  (logic 0.419ns (35.549%)  route 0.760ns (64.451%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.722ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y134                                     0.000     0.000 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X77Y134        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.760     1.179    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X75Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.722    39.722    
    SLICE_X75Y134        FDCE (Setup_fdce_C_D)       -0.270    39.452    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.452    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                 38.273    

Slack (MET) :             38.555ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (MaxDelay Path 39.722ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.440%)  route 0.483ns (53.560%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.722ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y134                                     0.000     0.000 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X77Y134        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.483     0.902    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X77Y135        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.722    39.722    
    SLICE_X77Y135        FDCE (Setup_fdce_C_D)       -0.265    39.457    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.457    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                 38.555    

Slack (MET) :             38.561ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (MaxDelay Path 39.722ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.763%)  route 0.610ns (57.237%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.722ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y134                                     0.000     0.000 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X77Y134        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.610     1.066    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X77Y135        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.722    39.722    
    SLICE_X77Y135        FDCE (Setup_fdce_C_D)       -0.095    39.627    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.627    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 38.561    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_tb_hw_clk_wiz
  To Clock:  clk_out1_tb_hw_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       37.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.547ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.642ns (38.405%)  route 1.030ns (61.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.272 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.694    -0.846    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y131        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y131        FDPE (Prop_fdpe_C_Q)         0.518    -0.328 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.541     0.213    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X78Y131        LUT2 (Prop_lut2_I0_O)        0.124     0.337 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.489     0.826    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X76Y131        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.571    38.272    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X76Y131        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.560    38.832    
                         clock uncertainty           -0.098    38.734    
    SLICE_X76Y131        FDPE (Recov_fdpe_C_PRE)     -0.361    38.373    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.373    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                 37.547    

Slack (MET) :             37.547ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.642ns (38.405%)  route 1.030ns (61.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.272 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.694    -0.846    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y131        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y131        FDPE (Prop_fdpe_C_Q)         0.518    -0.328 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.541     0.213    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X78Y131        LUT2 (Prop_lut2_I0_O)        0.124     0.337 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.489     0.826    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X76Y131        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.571    38.272    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X76Y131        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.560    38.832    
                         clock uncertainty           -0.098    38.734    
    SLICE_X76Y131        FDPE (Recov_fdpe_C_PRE)     -0.361    38.373    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.373    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                 37.547    

Slack (MET) :             37.547ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.642ns (38.405%)  route 1.030ns (61.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.272 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.694    -0.846    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y131        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y131        FDPE (Prop_fdpe_C_Q)         0.518    -0.328 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.541     0.213    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X78Y131        LUT2 (Prop_lut2_I0_O)        0.124     0.337 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.489     0.826    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X76Y131        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.571    38.272    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X76Y131        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.560    38.832    
                         clock uncertainty           -0.098    38.734    
    SLICE_X76Y131        FDPE (Recov_fdpe_C_PRE)     -0.361    38.373    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.373    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                 37.547    

Slack (MET) :             38.141ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.043%)  route 0.491ns (53.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.275 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.690    -0.850    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y131        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y131        FDPE (Prop_fdpe_C_Q)         0.419    -0.431 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.491     0.060    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X78Y131        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         1.574    38.275    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y131        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.560    38.835    
                         clock uncertainty           -0.098    38.737    
    SLICE_X78Y131        FDPE (Recov_fdpe_C_PRE)     -0.536    38.201    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         38.201    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                 38.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.965%)  route 0.177ns (58.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.584    -0.580    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y131        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y131        FDPE (Prop_fdpe_C_Q)         0.128    -0.452 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.177    -0.275    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X78Y131        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.857    -0.816    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y131        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.275    -0.541    
    SLICE_X78Y131        FDPE (Remov_fdpe_C_PRE)     -0.125    -0.666    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.376%)  route 0.312ns (62.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.587    -0.577    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y131        FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.139    -0.297    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X78Y131        LUT2 (Prop_lut2_I1_O)        0.045    -0.252 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.173    -0.080    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X76Y131        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.855    -0.818    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X76Y131        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.275    -0.543    
    SLICE_X76Y131        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.614    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.376%)  route 0.312ns (62.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.587    -0.577    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y131        FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.139    -0.297    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X78Y131        LUT2 (Prop_lut2_I1_O)        0.045    -0.252 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.173    -0.080    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X76Y131        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.855    -0.818    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X76Y131        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.275    -0.543    
    SLICE_X76Y131        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.614    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.376%)  route 0.312ns (62.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.587    -0.577    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y131        FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.139    -0.297    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X78Y131        LUT2 (Prop_lut2_I1_O)        0.045    -0.252 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.173    -0.080    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X76Y131        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=140, routed)         0.855    -0.818    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X76Y131        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.275    -0.543    
    SLICE_X76Y131        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.614    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.535    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_tb_hw_clk_wiz
  To Clock:  clk_out2_tb_hw_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       17.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.921ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.580ns (36.021%)  route 1.030ns (63.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.691    -0.849    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y133        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDPE (Prop_fdpe_C_Q)         0.456    -0.393 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.520     0.127    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X73Y133        LUT2 (Prop_lut2_I0_O)        0.124     0.251 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.510     0.761    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X73Y134        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.573    18.552    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y134        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.576    19.128    
                         clock uncertainty           -0.087    19.041    
    SLICE_X73Y134        FDPE (Recov_fdpe_C_PRE)     -0.359    18.682    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.682    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                 17.921    

Slack (MET) :             17.921ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.580ns (36.021%)  route 1.030ns (63.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.691    -0.849    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y133        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDPE (Prop_fdpe_C_Q)         0.456    -0.393 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.520     0.127    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X73Y133        LUT2 (Prop_lut2_I0_O)        0.124     0.251 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.510     0.761    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X73Y134        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.573    18.552    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y134        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.576    19.128    
                         clock uncertainty           -0.087    19.041    
    SLICE_X73Y134        FDPE (Recov_fdpe_C_PRE)     -0.359    18.682    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.682    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                 17.921    

Slack (MET) :             18.343ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.478ns (47.883%)  route 0.520ns (52.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.693    -0.847    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y133        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y133        FDPE (Prop_fdpe_C_Q)         0.478    -0.369 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.520     0.151    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y133        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.572    18.551    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y133        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.560    19.111    
                         clock uncertainty           -0.087    19.024    
    SLICE_X73Y133        FDPE (Recov_fdpe_C_PRE)     -0.530    18.494    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         18.494    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                 18.343    

Slack (MET) :             18.366ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.419ns (43.101%)  route 0.553ns (56.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.694    -0.846    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y135        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y135        FDPE (Prop_fdpe_C_Q)         0.419    -0.427 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.553     0.126    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X74Y135        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         1.576    18.555    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X74Y135        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.560    19.115    
                         clock uncertainty           -0.087    19.028    
    SLICE_X74Y135        FDPE (Recov_fdpe_C_PRE)     -0.536    18.492    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         18.492    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                 18.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.490%)  route 0.196ns (60.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.585    -0.579    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y135        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y135        FDPE (Prop_fdpe_C_Q)         0.128    -0.451 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.196    -0.255    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X74Y135        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.859    -0.814    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X74Y135        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.275    -0.539    
    SLICE_X74Y135        FDPE (Remov_fdpe_C_PRE)     -0.125    -0.664    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.677%)  route 0.183ns (55.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.586    -0.578    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y133        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y133        FDPE (Prop_fdpe_C_Q)         0.148    -0.430 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.183    -0.247    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y133        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.854    -0.819    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y133        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.275    -0.544    
    SLICE_X73Y133        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.692    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.832%)  route 0.319ns (63.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.584    -0.580    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y133        FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.137    -0.302    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X73Y133        LUT2 (Prop_lut2_I1_O)        0.045    -0.257 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.182    -0.075    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X73Y134        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.855    -0.818    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y134        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.253    -0.565    
    SLICE_X73Y134        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.660    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.832%)  route 0.319ns (63.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.584    -0.580    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y133        FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.137    -0.302    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X73Y133        LUT2 (Prop_lut2_I1_O)        0.045    -0.257 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.182    -0.075    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X73Y134        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=118, routed)         0.855    -0.818    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y134        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.253    -0.565    
    SLICE_X73Y134        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.660    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.585    





