timestamp 1699065267
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
parameters sky130_fd_pr__nfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__nfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8_hvt l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__res_high_po l=l w=w
parameters sky130_fd_pr__res_high_po_5p73 l=l
parameters sky130_fd_pr__res_high_po_2p85 l=l
parameters sky130_fd_pr__res_high_po_1p41 l=l
parameters sky130_fd_pr__res_high_po_0p69 l=l
parameters sky130_fd_pr__res_high_po_0p35 l=l
parameters sky130_fd_pr__res_xhigh_po l=l w=w
parameters sky130_fd_pr__res_xhigh_po_5p73 l=l
parameters sky130_fd_pr__res_xhigh_po_2p85 l=l
parameters sky130_fd_pr__res_xhigh_po_1p41 l=l
parameters sky130_fd_pr__res_xhigh_po_0p69 l=l
parameters sky130_fd_pr__res_xhigh_po_0p35 l=l
parameters sky130_fd_pr__cap_mim_m3_1 w=w l=l
port "gnd_spi" 71 193000 521000 195000 523000 m1
port "reset" 64 614 378318 1894 378430 m3
port "sdi" 63 600 421540 1880 421652 m3
port "ss" 61 600 507984 1880 508096 m3
port "sclk" 62 600 464762 1880 464874 m3
port "ib" 37 1400 680242 3100 685242 m3
port "inp" 46 16194 700900 21194 703400 m3
port "out" 44 120194 700900 125194 703400 m3
port "inn" 45 68194 700900 73194 703400 m3
port "vd_spi" 73 193000 524000 195000 526000 m1
port "vd_ota" 68 193000 537356 195000 539356 m1
port "gnd_ota" 70 193000 540036 195000 542036 m1
node "dpga_flat_0.sr_0.input1.clkbuf_4" 0 0 186378 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_27_Right_27.decap_3" 0 0 187482 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_26_Right_26.decap_3" 0 0 187482 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_27_160.decap_3" 0 0 186930 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_27_153.fill_1" 0 0 186286 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_26_161.fill_2" 0 0 187022 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_26_153.decap_8" 0 0 186286 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_27_130.tapvpwrvgnd_1" 0 0 185090 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_26_125.tapvpwrvgnd_1" 0 0 185090 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_27_141.decap_12" 0 0 185182 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_27_137.decap_3" 0 0 184814 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_26_141.decap_12" 0 0 185182 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_26_139.fill_1" 0 0 184998 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_26_133.decap_6" 0 0 184446 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.input2.buf_1" 0 0 182330 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_27_129.tapvpwrvgnd_1" 0 0 182514 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_27_125.decap_12" 0 0 183710 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_27_113.decap_12" 0 0 182606 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_27_110.fill_2" 0 0 182330 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_27_105.fill_2" 0 0 181870 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_26_121.decap_12" 0 0 183342 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_26_109.decap_12" 0 0 182238 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_27_128.tapvpwrvgnd_1" 0 0 179938 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_26_124.tapvpwrvgnd_1" 0 0 179938 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_27_97.decap_8" 0 0 181134 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_27_85.decap_12" 0 0 180030 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_26_97.decap_12" 0 0 181134 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_26_85.decap_12" 0 0 180030 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_27_81.decap_3" 0 0 179662 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_27_69.decap_12" 0 0 178558 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_26_83.fill_1" 0 0 179846 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_26_77.decap_6" 0 0 179294 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_26_65.decap_12" 0 0 178190 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_27_127.tapvpwrvgnd_1" 0 0 177362 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_27_57.decap_12" 0 0 177454 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_27_53.decap_3" 0 0 177086 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_26_53.decap_12" 0 0 177086 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_27_126.tapvpwrvgnd_1" 0 0 174786 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_26_123.tapvpwrvgnd_1" 0 0 174786 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_27_41.decap_12" 0 0 175982 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_27_29.decap_12" 0 0 174878 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_27_27.fill_1" 0 0 174694 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_26_41.decap_12" 0 0 175982 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_26_29.decap_12" 0 0 174878 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_26_27.fill_1" 0 0 174694 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.input3.clkbuf_4" 0 0 173406 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_27_Left_55.decap_3" 0 0 172210 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_26_Left_54.decap_3" 0 0 172210 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_27_19.decap_8" 0 0 173958 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_27_11.fill_2" 0 0 173222 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_27_3.decap_8" 0 0 172486 515379 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_26_15.decap_12" 0 0 173590 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_26_3.decap_12" 0 0 172486 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_25_Right_25.decap_3" 0 0 187482 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_25_161.fill_2" 0 0 187022 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_25_149.decap_12" 0 0 185918 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_25_137.decap_12" 0 0 184814 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_25_122.tapvpwrvgnd_1" 0 0 182514 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_25_125.decap_12" 0 0 183710 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_25_113.decap_12" 0 0 182606 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_25_111.fill_1" 0 0 182422 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_25_105.decap_6" 0 0 181870 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_25_93.decap_12" 0 0 180766 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_25_81.decap_12" 0 0 179662 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_25_69.decap_12" 0 0 178558 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_25_121.tapvpwrvgnd_1" 0 0 177362 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_25_57.decap_12" 0 0 177454 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_25_55.fill_1" 0 0 177270 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_25_51.decap_4" 0 0 176902 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_25_39.decap_12" 0 0 175798 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_25_27.decap_12" 0 0 174694 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_25_Left_53.decap_3" 0 0 172210 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_25_15.decap_12" 0 0 173590 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_25_3.decap_12" 0 0 172486 516467 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_24_Right_24.decap_3" 0 0 187482 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_24_161.fill_2" 0 0 187022 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_24_153.decap_8" 0 0 186286 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_24_120.tapvpwrvgnd_1" 0 0 185090 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_24_141.decap_12" 0 0 185182 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_24_139.fill_1" 0 0 184998 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_24_133.decap_6" 0 0 184446 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_24_121.decap_12" 0 0 183342 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_24_109.decap_12" 0 0 182238 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_24_119.tapvpwrvgnd_1" 0 0 179938 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_24_97.decap_12" 0 0 181134 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_24_85.decap_12" 0 0 180030 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_24_83.fill_1" 0 0 179846 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_24_77.decap_6" 0 0 179294 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_24_65.decap_12" 0 0 178190 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_24_53.decap_12" 0 0 177086 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_24_118.tapvpwrvgnd_1" 0 0 174786 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_24_41.decap_12" 0 0 175982 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_24_29.decap_12" 0 0 174878 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_24_27.fill_1" 0 0 174694 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_24_Left_52.decap_3" 0 0 172210 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_24_15.decap_12" 0 0 173590 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_24_3.decap_12" 0 0 172486 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_23_Right_23.decap_3" 0 0 187482 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_23_161.fill_2" 0 0 187022 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_23_149.decap_12" 0 0 185918 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_23_137.decap_12" 0 0 184814 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_23_117.tapvpwrvgnd_1" 0 0 182514 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_23_125.decap_12" 0 0 183710 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_23_113.decap_12" 0 0 182606 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_23_111.fill_1" 0 0 182422 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_23_105.decap_6" 0 0 181870 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_23_93.decap_12" 0 0 180766 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_23_81.decap_12" 0 0 179662 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_23_69.decap_12" 0 0 178558 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_23_116.tapvpwrvgnd_1" 0 0 177362 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_23_57.decap_12" 0 0 177454 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_23_55.fill_1" 0 0 177270 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_23_51.decap_4" 0 0 176902 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_23_39.decap_12" 0 0 175798 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_23_27.decap_12" 0 0 174694 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_23_Left_51.decap_3" 0 0 172210 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_23_15.decap_12" 0 0 173590 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_23_3.decap_12" 0 0 172486 517555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_22_Right_22.decap_3" 0 0 187482 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_22_161.fill_2" 0 0 187022 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_22_153.decap_8" 0 0 186286 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_22_115.tapvpwrvgnd_1" 0 0 185090 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_22_141.decap_12" 0 0 185182 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_22_139.fill_1" 0 0 184998 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_22_133.decap_6" 0 0 184446 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_22_121.decap_12" 0 0 183342 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_22_109.decap_12" 0 0 182238 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_22_114.tapvpwrvgnd_1" 0 0 179938 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_22_97.decap_12" 0 0 181134 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_22_85.decap_12" 0 0 180030 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_22_83.fill_1" 0 0 179846 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_22_77.decap_6" 0 0 179294 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_22_65.decap_12" 0 0 178190 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_22_53.decap_12" 0 0 177086 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_22_113.tapvpwrvgnd_1" 0 0 174786 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_22_41.decap_12" 0 0 175982 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_22_29.decap_12" 0 0 174878 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_22_27.fill_1" 0 0 174694 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_22_Left_50.decap_3" 0 0 172210 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_22_15.decap_12" 0 0 173590 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_22_3.decap_12" 0 0 172486 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_21_Right_21.decap_3" 0 0 187482 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_21_161.fill_2" 0 0 187022 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_21_149.decap_12" 0 0 185918 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_21_137.decap_12" 0 0 184814 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_21_112.tapvpwrvgnd_1" 0 0 182514 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_21_125.decap_12" 0 0 183710 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_21_113.decap_12" 0 0 182606 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_21_111.fill_1" 0 0 182422 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_21_105.decap_6" 0 0 181870 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_21_93.decap_12" 0 0 180766 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_21_81.decap_12" 0 0 179662 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_21_69.decap_12" 0 0 178558 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_21_111.tapvpwrvgnd_1" 0 0 177362 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_21_57.decap_12" 0 0 177454 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_21_55.fill_1" 0 0 177270 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_21_51.decap_4" 0 0 176902 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_21_39.decap_12" 0 0 175798 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_21_27.decap_12" 0 0 174694 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_21_Left_49.decap_3" 0 0 172210 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_21_15.decap_12" 0 0 173590 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_21_3.decap_12" 0 0 172486 518643 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_20_Right_20.decap_3" 0 0 187482 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_19_Right_19.decap_3" 0 0 187482 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_20_161.fill_2" 0 0 187022 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_20_153.decap_8" 0 0 186286 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_19_161.fill_2" 0 0 187022 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_19_149.decap_12" 0 0 185918 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_20_110.tapvpwrvgnd_1" 0 0 185090 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_20_141.decap_12" 0 0 185182 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_20_139.fill_1" 0 0 184998 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_20_133.decap_6" 0 0 184446 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_19_137.decap_12" 0 0 184814 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_19_107.tapvpwrvgnd_1" 0 0 182514 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_20_121.decap_12" 0 0 183342 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_20_109.decap_12" 0 0 182238 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_19_125.decap_12" 0 0 183710 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_19_113.decap_12" 0 0 182606 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_19_111.fill_1" 0 0 182422 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_19_105.decap_6" 0 0 181870 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_20_109.tapvpwrvgnd_1" 0 0 179938 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_20_97.decap_12" 0 0 181134 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_20_85.decap_12" 0 0 180030 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_19_93.decap_12" 0 0 180766 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_20_83.fill_1" 0 0 179846 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_20_77.decap_6" 0 0 179294 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_20_65.decap_12" 0 0 178190 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_19_81.decap_12" 0 0 179662 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_19_69.decap_12" 0 0 178558 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_19_106.tapvpwrvgnd_1" 0 0 177362 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_20_53.decap_12" 0 0 177086 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_19_57.decap_12" 0 0 177454 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_19_55.fill_1" 0 0 177270 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_19_51.decap_4" 0 0 176902 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_20_108.tapvpwrvgnd_1" 0 0 174786 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_20_41.decap_12" 0 0 175982 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_20_29.decap_12" 0 0 174878 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_20_27.fill_1" 0 0 174694 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_19_39.decap_12" 0 0 175798 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_19_27.decap_12" 0 0 174694 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_20_Left_48.decap_3" 0 0 172210 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_19_Left_47.decap_3" 0 0 172210 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_20_15.decap_12" 0 0 173590 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_20_3.decap_12" 0 0 172486 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_19_15.decap_12" 0 0 173590 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_19_3.decap_12" 0 0 172486 519731 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_18_Right_18.decap_3" 0 0 187482 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_18_161.fill_2" 0 0 187022 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_18_153.decap_8" 0 0 186286 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_18_105.tapvpwrvgnd_1" 0 0 185090 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_18_141.decap_12" 0 0 185182 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_18_139.fill_1" 0 0 184998 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_18_133.decap_6" 0 0 184446 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_18_121.decap_12" 0 0 183342 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_18_109.decap_12" 0 0 182238 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_18_104.tapvpwrvgnd_1" 0 0 179938 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_18_97.decap_12" 0 0 181134 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_18_85.decap_12" 0 0 180030 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_18_83.fill_1" 0 0 179846 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_18_77.decap_6" 0 0 179294 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_18_65.decap_12" 0 0 178190 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_18_53.decap_12" 0 0 177086 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_18_103.tapvpwrvgnd_1" 0 0 174786 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_18_41.decap_12" 0 0 175982 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_18_29.decap_12" 0 0 174878 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_18_27.fill_1" 0 0 174694 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_18_Left_46.decap_3" 0 0 172210 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_18_15.decap_12" 0 0 173590 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_18_3.decap_12" 0 0 172486 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_17_Right_17.decap_3" 0 0 187482 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_17_161.fill_2" 0 0 187022 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_17_149.decap_12" 0 0 185918 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_17_137.decap_12" 0 0 184814 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_17_102.tapvpwrvgnd_1" 0 0 182514 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_17_125.decap_12" 0 0 183710 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_17_113.decap_12" 0 0 182606 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_17_111.fill_1" 0 0 182422 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_17_105.decap_6" 0 0 181870 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_17_93.decap_12" 0 0 180766 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_17_81.decap_12" 0 0 179662 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_17_69.decap_12" 0 0 178558 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_17_101.tapvpwrvgnd_1" 0 0 177362 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_17_57.decap_12" 0 0 177454 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_17_55.fill_1" 0 0 177270 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_17_51.decap_4" 0 0 176902 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_17_39.decap_12" 0 0 175798 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_17_27.decap_12" 0 0 174694 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_17_Left_45.decap_3" 0 0 172210 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_17_15.decap_12" 0 0 173590 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_17_3.decap_12" 0 0 172486 520819 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_16_Right_16.decap_3" 0 0 187482 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_16_161.fill_2" 0 0 187022 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_16_153.decap_8" 0 0 186286 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_16_100.tapvpwrvgnd_1" 0 0 185090 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_16_141.decap_12" 0 0 185182 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_16_139.fill_1" 0 0 184998 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_16_133.decap_6" 0 0 184446 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_16_121.decap_12" 0 0 183342 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_16_109.decap_12" 0 0 182238 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_16_99.tapvpwrvgnd_1" 0 0 179938 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_16_97.decap_12" 0 0 181134 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_16_85.decap_12" 0 0 180030 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_16_83.fill_1" 0 0 179846 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_16_77.decap_6" 0 0 179294 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_16_65.decap_12" 0 0 178190 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_16_53.decap_12" 0 0 177086 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_16_98.tapvpwrvgnd_1" 0 0 174786 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_16_41.decap_12" 0 0 175982 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_16_29.decap_12" 0 0 174878 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_16_27.fill_1" 0 0 174694 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_16_Left_44.decap_3" 0 0 172210 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_16_15.decap_12" 0 0 173590 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_16_3.decap_12" 0 0 172486 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_15_Right_15.decap_3" 0 0 187482 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_15_161.fill_2" 0 0 187022 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_15_149.decap_12" 0 0 185918 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_15_137.decap_12" 0 0 184814 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_15_97.tapvpwrvgnd_1" 0 0 182514 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_15_125.decap_12" 0 0 183710 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_15_113.decap_12" 0 0 182606 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_15_111.fill_1" 0 0 182422 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_15_105.decap_6" 0 0 181870 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_15_93.decap_12" 0 0 180766 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_15_81.decap_12" 0 0 179662 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_15_69.decap_12" 0 0 178558 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_15_96.tapvpwrvgnd_1" 0 0 177362 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_15_57.decap_12" 0 0 177454 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_15_55.fill_1" 0 0 177270 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_15_51.decap_4" 0 0 176902 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_15_39.decap_12" 0 0 175798 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_15_27.decap_12" 0 0 174694 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_15_Left_43.decap_3" 0 0 172210 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_15_15.decap_12" 0 0 173590 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_15_3.decap_12" 0 0 172486 521907 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_14_Right_14.decap_3" 0 0 187482 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_13_Right_13.decap_3" 0 0 187482 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_14_161.fill_2" 0 0 187022 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_14_153.decap_8" 0 0 186286 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_13_161.fill_2" 0 0 187022 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_13_149.decap_12" 0 0 185918 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_14_95.tapvpwrvgnd_1" 0 0 185090 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_14_141.decap_12" 0 0 185182 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_14_139.fill_1" 0 0 184998 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_14_133.decap_6" 0 0 184446 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_13_137.decap_12" 0 0 184814 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_13_92.tapvpwrvgnd_1" 0 0 182514 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_14_121.decap_12" 0 0 183342 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_14_109.decap_12" 0 0 182238 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_13_125.decap_12" 0 0 183710 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_13_113.decap_12" 0 0 182606 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_13_111.fill_1" 0 0 182422 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_13_105.decap_6" 0 0 181870 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_14_94.tapvpwrvgnd_1" 0 0 179938 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_14_97.decap_12" 0 0 181134 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_14_85.decap_12" 0 0 180030 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_13_93.decap_12" 0 0 180766 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_14_83.fill_1" 0 0 179846 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_14_77.decap_6" 0 0 179294 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_14_65.decap_12" 0 0 178190 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_13_81.decap_12" 0 0 179662 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_13_69.decap_12" 0 0 178558 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_13_91.tapvpwrvgnd_1" 0 0 177362 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_14_53.decap_12" 0 0 177086 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_13_57.decap_12" 0 0 177454 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_13_55.fill_1" 0 0 177270 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_13_51.decap_4" 0 0 176902 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_14_93.tapvpwrvgnd_1" 0 0 174786 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_14_41.decap_12" 0 0 175982 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_14_29.decap_12" 0 0 174878 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_14_27.fill_1" 0 0 174694 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_13_39.decap_12" 0 0 175798 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_13_27.decap_12" 0 0 174694 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_14_Left_42.decap_3" 0 0 172210 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_13_Left_41.decap_3" 0 0 172210 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_14_15.decap_12" 0 0 173590 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_14_3.decap_12" 0 0 172486 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_13_15.decap_12" 0 0 173590 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_13_3.decap_12" 0 0 172486 522995 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_12_Right_12.decap_3" 0 0 187482 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_12_161.fill_2" 0 0 187022 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_12_153.decap_8" 0 0 186286 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_12_90.tapvpwrvgnd_1" 0 0 185090 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_12_141.decap_12" 0 0 185182 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_12_139.fill_1" 0 0 184998 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_12_133.decap_6" 0 0 184446 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_12_121.decap_12" 0 0 183342 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_12_109.decap_12" 0 0 182238 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_12_89.tapvpwrvgnd_1" 0 0 179938 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_12_97.decap_12" 0 0 181134 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_12_85.decap_12" 0 0 180030 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_12_83.fill_1" 0 0 179846 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_12_77.decap_6" 0 0 179294 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_12_65.decap_12" 0 0 178190 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_12_53.decap_12" 0 0 177086 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_12_88.tapvpwrvgnd_1" 0 0 174786 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_12_41.decap_12" 0 0 175982 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_12_29.decap_12" 0 0 174878 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_12_27.fill_1" 0 0 174694 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_12_Left_40.decap_3" 0 0 172210 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_12_15.decap_12" 0 0 173590 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_12_3.decap_12" 0 0 172486 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_11_Right_11.decap_3" 0 0 187482 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_11_161.fill_2" 0 0 187022 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_11_149.decap_12" 0 0 185918 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_11_137.decap_12" 0 0 184814 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_11_87.tapvpwrvgnd_1" 0 0 182514 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_11_125.decap_12" 0 0 183710 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_11_113.decap_12" 0 0 182606 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_11_111.fill_1" 0 0 182422 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_11_105.decap_6" 0 0 181870 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_11_93.decap_12" 0 0 180766 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_11_81.decap_12" 0 0 179662 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_11_69.decap_12" 0 0 178558 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_11_86.tapvpwrvgnd_1" 0 0 177362 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_11_57.decap_12" 0 0 177454 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_11_55.fill_1" 0 0 177270 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_11_51.decap_4" 0 0 176902 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_11_39.decap_12" 0 0 175798 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_11_27.decap_12" 0 0 174694 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_11_Left_39.decap_3" 0 0 172210 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_11_15.decap_12" 0 0 173590 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_11_3.decap_12" 0 0 172486 524083 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_10_Right_10.decap_3" 0 0 187482 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_10_161.fill_2" 0 0 187022 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_10_153.decap_8" 0 0 186286 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_10_85.tapvpwrvgnd_1" 0 0 185090 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_10_141.decap_12" 0 0 185182 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_10_139.fill_1" 0 0 184998 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_10_133.decap_6" 0 0 184446 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_10_121.decap_12" 0 0 183342 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_10_109.decap_12" 0 0 182238 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_10_84.tapvpwrvgnd_1" 0 0 179938 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_10_97.decap_12" 0 0 181134 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_10_85.decap_12" 0 0 180030 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_10_83.fill_1" 0 0 179846 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_10_77.decap_6" 0 0 179294 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_10_65.decap_12" 0 0 178190 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_10_53.decap_12" 0 0 177086 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_10_83.tapvpwrvgnd_1" 0 0 174786 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_10_41.decap_12" 0 0 175982 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_10_29.decap_12" 0 0 174878 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_10_27.fill_1" 0 0 174694 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_10_Left_38.decap_3" 0 0 172210 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_10_15.decap_12" 0 0 173590 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_10_3.decap_12" 0 0 172486 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_9_Right_9.decap_3" 0 0 187482 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_9_161.fill_2" 0 0 187022 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_9_149.decap_12" 0 0 185918 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_9_137.decap_12" 0 0 184814 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_9_82.tapvpwrvgnd_1" 0 0 182514 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_9_125.decap_12" 0 0 183710 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_9_113.decap_12" 0 0 182606 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_9_111.fill_1" 0 0 182422 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_9_105.decap_6" 0 0 181870 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_9_93.decap_12" 0 0 180766 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_9_81.decap_12" 0 0 179662 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_9_69.decap_12" 0 0 178558 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_9_81.tapvpwrvgnd_1" 0 0 177362 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_9_57.decap_12" 0 0 177454 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_9_55.fill_1" 0 0 177270 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_9_51.decap_4" 0 0 176902 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_9_39.decap_12" 0 0 175798 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_9_27.decap_12" 0 0 174694 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_9_Left_37.decap_3" 0 0 172210 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_9_15.decap_12" 0 0 173590 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_9_3.decap_12" 0 0 172486 525171 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_8_Right_8.decap_3" 0 0 187482 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_8_161.fill_2" 0 0 187022 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_8_153.decap_8" 0 0 186286 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_8_80.tapvpwrvgnd_1" 0 0 185090 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_8_141.decap_12" 0 0 185182 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_8_139.fill_1" 0 0 184998 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_8_133.decap_6" 0 0 184446 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_8_121.decap_12" 0 0 183342 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_8_109.decap_12" 0 0 182238 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_8_79.tapvpwrvgnd_1" 0 0 179938 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_8_97.decap_12" 0 0 181134 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_8_85.decap_12" 0 0 180030 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_8_83.fill_1" 0 0 179846 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_8_77.decap_6" 0 0 179294 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_8_65.decap_12" 0 0 178190 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_8_53.decap_12" 0 0 177086 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_8_78.tapvpwrvgnd_1" 0 0 174786 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_8_41.decap_12" 0 0 175982 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_8_29.decap_12" 0 0 174878 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_8_27.fill_1" 0 0 174694 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_8_Left_36.decap_3" 0 0 172210 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_8_15.decap_12" 0 0 173590 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_8_3.decap_12" 0 0 172486 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_7_Right_7.decap_3" 0 0 187482 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_6_Right_6.decap_3" 0 0 187482 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_7_161.fill_2" 0 0 187022 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_7_149.decap_12" 0 0 185918 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_6_161.fill_2" 0 0 187022 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_6_153.decap_8" 0 0 186286 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_6_75.tapvpwrvgnd_1" 0 0 185090 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_7_137.decap_12" 0 0 184814 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_6_141.decap_12" 0 0 185182 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_6_139.fill_1" 0 0 184998 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_6_133.decap_6" 0 0 184446 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_7_77.tapvpwrvgnd_1" 0 0 182514 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_7_125.decap_12" 0 0 183710 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_7_113.decap_12" 0 0 182606 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_7_111.fill_1" 0 0 182422 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_7_105.decap_6" 0 0 181870 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_6_121.decap_12" 0 0 183342 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_6_109.decap_12" 0 0 182238 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_6_74.tapvpwrvgnd_1" 0 0 179938 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_7_93.decap_12" 0 0 180766 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_6_97.decap_12" 0 0 181134 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_6_85.decap_12" 0 0 180030 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_7_81.decap_12" 0 0 179662 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_7_69.decap_12" 0 0 178558 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_6_83.fill_1" 0 0 179846 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_6_77.decap_6" 0 0 179294 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_6_65.decap_12" 0 0 178190 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_7_76.tapvpwrvgnd_1" 0 0 177362 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_7_57.decap_12" 0 0 177454 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_7_55.fill_1" 0 0 177270 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_7_51.decap_4" 0 0 176902 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_6_53.decap_12" 0 0 177086 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_6_73.tapvpwrvgnd_1" 0 0 174786 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_7_39.decap_12" 0 0 175798 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_7_27.decap_12" 0 0 174694 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_6_41.decap_12" 0 0 175982 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_6_29.decap_12" 0 0 174878 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_6_27.fill_1" 0 0 174694 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_7_Left_35.decap_3" 0 0 172210 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_6_Left_34.decap_3" 0 0 172210 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_7_15.decap_12" 0 0 173590 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_7_3.decap_12" 0 0 172486 526259 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_6_15.decap_12" 0 0 173590 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_6_3.decap_12" 0 0 172486 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_5_Right_5.decap_3" 0 0 187482 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_5_161.fill_2" 0 0 187022 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_5_149.decap_12" 0 0 185918 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_5_137.decap_12" 0 0 184814 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_5_72.tapvpwrvgnd_1" 0 0 182514 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_5_125.decap_12" 0 0 183710 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_5_113.decap_12" 0 0 182606 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_5_111.fill_1" 0 0 182422 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_5_105.decap_6" 0 0 181870 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_5_93.decap_12" 0 0 180766 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.hold4.dlygate4sd3_1" 0 0 179662 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_5_81.decap_12" 0 0 179662 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_5_69.decap_4" 0 0 178558 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.hold3.dlygate4sd3_1" 0 0 177086 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_5_71.tapvpwrvgnd_1" 0 0 177362 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_5_57.decap_12" 0 0 177454 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_5_53.decap_3" 0 0 177086 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_5_39.decap_6" 0 0 175798 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_5_27.decap_12" 0 0 174694 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_5_Left_33.decap_3" 0 0 172210 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_5_15.decap_12" 0 0 173590 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_5_3.decap_12" 0 0 172486 527347 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_4_Right_4.decap_3" 0 0 187482 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_4_161.fill_2" 0 0 187022 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_4_153.decap_8" 0 0 186286 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_4_70.tapvpwrvgnd_1" 0 0 185090 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_4_141.decap_12" 0 0 185182 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_4_128.decap_12" 0 0 183986 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_4_116.decap_12" 0 0 182882 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._26_.mux2_1" 0 0 180950 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_4_69.tapvpwrvgnd_1" 0 0 179938 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_4_104.decap_12" 0 0 181778 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_4_93.fill_2" 0 0 180766 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_4_85.decap_8" 0 0 180030 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._20_.mux2_1" 0 0 178926 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_4_82.fill_2" 0 0 179754 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_4_65.decap_8" 0 0 178190 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._29_.dfrtp_1" 0 0 176074 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._19_.clkbuf_1" 0 0 177914 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_4_68.tapvpwrvgnd_1" 0 0 174786 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_4_41.fill_1" 0 0 175982 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_4_29.decap_12" 0 0 174878 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_4_27.fill_1" 0 0 174694 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_4_Left_32.decap_3" 0 0 172210 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_4_15.decap_12" 0 0 173590 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_4_3.decap_12" 0 0 172486 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_3_Right_3.decap_3" 0 0 187482 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_3_161.fill_2" 0 0 187022 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_3_149.decap_12" 0 0 185918 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_3_137.decap_12" 0 0 184814 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_3_67.tapvpwrvgnd_1" 0 0 182514 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_3_125.decap_12" 0 0 183710 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_3_113.decap_12" 0 0 182606 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_3_110.fill_2" 0 0 182330 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._34_.dfrtp_1" 0 0 180490 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._27_.clkbuf_1" 0 0 180490 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.clkbuf_0_sclk.clkbuf_16" 0 0 178374 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_3_65.fill_2" 0 0 178190 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.hold2.dlygate4sd3_1" 0 0 178190 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._17_.clkbuf_1" 0 0 176442 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._16_.mux2_1" 0 0 177270 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_3_66.tapvpwrvgnd_1" 0 0 177362 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_3_55.fill_1" 0 0 177270 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._15_.clkbuf_1" 0 0 176166 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_3_39.fill_1" 0 0 175798 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_3_27.decap_12" 0 0 174694 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_3_Left_31.decap_3" 0 0 172210 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_3_15.decap_12" 0 0 173590 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_3_3.decap_12" 0 0 172486 528435 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_2_Right_2.decap_3" 0 0 187482 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_2_161.fill_2" 0 0 187022 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_2_153.decap_8" 0 0 186286 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_2_65.tapvpwrvgnd_1" 0 0 185090 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_2_141.decap_12" 0 0 185182 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_2_139.fill_1" 0 0 184998 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_2_127.decap_12" 0 0 183894 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._25_.clkbuf_1" 0 0 182514 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_2_115.decap_12" 0 0 182790 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.clkbuf_1_1__f_sclk.clkbuf_16" 0 0 180674 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_2_64.tapvpwrvgnd_1" 0 0 179938 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_2_91.fill_1" 0 0 180582 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_2_85.decap_6" 0 0 180030 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._23_.clkbuf_1" 0 0 179938 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_2_80.fill_1" 0 0 179570 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._31_.dfrtp_1" 0 0 177730 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.clkbuf_1_0__f_sclk.clkbuf_16" 0 0 177730 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._14_.mux2_1" 0 0 175890 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_2_63.tapvpwrvgnd_1" 0 0 174786 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_2_29.fill_2" 0 0 174878 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_2_27.fill_1" 0 0 174694 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_2_Left_30.decap_3" 0 0 172210 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_2_15.decap_12" 0 0 173590 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_2_3.decap_12" 0 0 172486 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.sr_11.no_jumper_check" 0 0 187013 530353 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.sr_11.no_jumper_check" 0 0 187116 530353 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.sr_11.resistive_li1_ok" 0 0 187163 530338 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.sr_11.resistive_li1_ok" 0 0 186975 530338 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.sr_11.conb_1" 0 0 186930 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_1_Right_1.decap_3" 0 0 187482 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_0_Right_0.decap_3" 0 0 187482 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_1_157.decap_6" 0 0 186654 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_0_159.fill_1" 0 0 186838 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_0_147.decap_12" 0 0 185734 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.output10.clkbuf_4" 0 0 185182 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_0_60.tapvpwrvgnd_1" 0 0 185090 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_1_145.decap_12" 0 0 185550 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_1_133.decap_12" 0 0 184446 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_0_136.decap_4" 0 0 184722 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_0_124.decap_12" 0 0 183618 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_1_121.decap_12" 0 0 183342 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_0_117.fill_1" 0 0 182974 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.output9.clkbuf_4" 0 0 183066 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_0_113.decap_4" 0 0 182606 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_1_107.decap_4" 0 0 182054 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_1_111.fill_1" 0 0 182422 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_0_59.tapvpwrvgnd_1" 0 0 182514 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_1_62.tapvpwrvgnd_1" 0 0 182514 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.hold5.dlygate4sd3_1" 0 0 183342 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.output8.clkbuf_4" 0 0 181962 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._33_.dfrtp_1" 0 0 180214 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._24_.mux2_1" 0 0 181962 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._22_.mux2_1" 0 0 180214 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_0_58.tapvpwrvgnd_1" 0 0 179938 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_0_96.fill_1" 0 0 181042 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_0_85.fill_2" 0 0 180030 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.output7.clkbuf_4" 0 0 179202 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.output6.clkbuf_4" 0 0 179202 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._32_.dfrtp_1" 0 0 180214 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._21_.clkbuf_1" 0 0 178374 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_0_82.fill_2" 0 0 179754 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.hold6.dlygate4sd3_1" 0 0 178374 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._18_.mux2_1" 0 0 178374 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_1_61.tapvpwrvgnd_1" 0 0 177362 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_0_57.tapvpwrvgnd_1" 0 0 177362 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_1_57.fill_1" 0 0 177454 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_0_57.fill_2" 0 0 177454 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.output5.clkbuf_4" 0 0 175430 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.hold1.dlygate4sd3_1" 0 0 174786 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._30_.dfrtp_1" 0 0 175522 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._28_.dfrtp_1" 0 0 177362 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.TAP_TAPCELL_ROW_0_56.tapvpwrvgnd_1" 0 0 174786 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_1_27.fill_1" 0 0 174694 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_0_35.fill_1" 0 0 175430 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_0_27.fill_1" 0 0 174694 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_0_21.decap_6" 0 0 174142 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.output4.clkbuf_4" 0 0 173038 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_1_Left_29.decap_3" 0 0 172210 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.PHY_EDGE_ROW_0_Left_28.decap_3" 0 0 172210 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_1_15.decap_12" 0 0 173590 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_1_3.decap_12" 0 0 172486 529523 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.FILLER_0_0_9.decap_12" 0 0 173038 530611 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_192110_522947#" 0 0 192110 522947 rm1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.gndd" 0 0 192140 522947 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "dpga_flat_0.gndd" "gnd_spi"
node "a_186405_515426#" 0 0 186405 515426 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.input1.A" 0 0 186447 515578 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "dpga_flat_0.sr_0.input1.A" "reset"
node "dpga_flat_0.sr_0.input2.A" 0 0 182221 515400 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "dpga_flat_0.sr_0.input2.A" "sdi"
node "a_182131_515591#" 0 0 182131 515591 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_173433_515426#" 0 0 173433 515426 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.input3.A" 0 0 173475 515578 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "dpga_flat_0.sr_0.input3.A" "ss"
node "a_179377_527368#" 0 0 179377 527368 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_179119_527368#" 0 0 179119 527368 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_179023_527546#" 0 0 179023 527546 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176801_527368#" 0 0 176801 527368 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176543_527368#" 0 0 176543 527368 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176447_527546#" 0 0 176447 527546 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181485_527977#" 0 0 181485 527977 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181168_527977#" 0 0 181168 527977 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_179461_527977#" 0 0 179461 527977 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_179144_527977#" 0 0 179144 527977 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181389_528304#" 0 0 181389 528304 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181168_528304#" 0 0 181168 528304 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_177344_527938#" 0 0 177344 527938 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_179365_528304#" 0 0 179365 528304 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_179144_528304#" 0 0 179144 528304 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176725_527938#" 0 0 176725 527938 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_177536_528304#" 0 0 177536 528304 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_177291_528316#" 0 0 177291 528316 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176879_528304#" 0 0 176879 528304 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176713_528316#" 0 0 176713 528316 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176522_528304#" 0 0 176522 528304 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181455_528236#" 0 0 181455 528236 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.input2.X" 0 0 181241 527951 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181026_528170#" 0 0 181026 528170 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_179431_528236#" 0 0 179431 528236 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.hold4.X" 0 0 178972 527394 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_179002_528170#" 0 0 179002 528170 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_177989_528157#" 0 0 177989 528157 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_177182_528316#" 0 0 177182 528316 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_177357_528242#" 0 0 177357 528242 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176617_528316#" 0 0 176617 528316 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176835_527912#" 0 0 176835 527912 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176267_527944#" 0 0 176267 527944 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176101_527944#" 0 0 176101 527944 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181952_528482#" 0 0 181952 528482 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181707_528482#" 0 0 181707 528482 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181295_528482#" 0 0 181295 528482 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181129_528482#" 0 0 181129 528482 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181760_528848#" 0 0 181760 528848 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181141_528848#" 0 0 181141 528848 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_180938_528482#" 0 0 180938 528482 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181598_528482#" 0 0 181598 528482 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181773_528456#" 0 0 181773 528456 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181033_528482#" 0 0 181033 528482 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181251_528724#" 0 0 181251 528724 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_180683_528482#" 0 0 180683 528482 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_180517_528482#" 0 0 180517 528482 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._34_.D" 0 0 180411 528482 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176986_528482#" 0 0 176986 528482 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176765_528482#" 0 0 176765 528482 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.hold3.A" 0 0 176955 527368 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176979_528809#" 0 0 176979 528809 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176693_528809#" 0 0 176693 528809 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.hold2.X" 0 0 176807 528598 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176511_528809#" 0 0 176511 528809 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._29_.D" 0 0 176363 528482 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_180241_528482#" 0 0 180241 528482 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._26_.X" 0 0 180241 528634 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_178484_528482#" 0 0 178484 528482 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.clkbuf_0_sclk.A" 0 0 178395 528615 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "dpga_flat_0.sr_0.clkbuf_0_sclk.A" "sclk"
node "a_177905_528456#" 0 0 177905 528456 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_177647_528456#" 0 0 177647 528456 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_177551_528634#" 0 0 177551 528634 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176765_528809#" 0 0 176765 528809 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176193_528482#" 0 0 176193 528482 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.hold3.X" 0 0 176193 528634 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_175917_528482#" 0 0 175917 528482 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_179000_529026#" 0 0 179000 529026 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_178381_529026#" 0 0 178381 529026 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_179192_529392#" 0 0 179192 529392 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_178947_529404#" 0 0 178947 529404 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_178535_529392#" 0 0 178535 529392 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_175599_529065#" 0 0 175599 529065 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_175313_529065#" 0 0 175313 529065 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_178369_529404#" 0 0 178369 529404 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_178178_529392#" 0 0 178178 529392 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._15_.A" 0 0 175811 529026 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_175606_529392#" 0 0 175606 529392 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_175385_529392#" 0 0 175385 529392 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_182589_529245#" 0 0 182589 529245 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_180784_529026#" 0 0 180784 529026 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_179689_529026#" 0 0 179689 529026 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_178838_529404#" 0 0 178838 529404 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_179013_529330#" 0 0 179013 529330 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_178273_529404#" 0 0 178273 529404 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_178491_529000#" 0 0 178491 529000 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_177923_529032#" 0 0 177923 529032 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_177757_529032#" 0 0 177757 529032 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 0 0 177362 529000 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_175987_529000#" 0 0 175987 529000 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_175385_529065#" 0 0 175385 529065 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_175131_529065#" 0 0 175131 529065 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181676_529570#" 0 0 181676 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181431_529570#" 0 0 181431 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181019_529570#" 0 0 181019 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_180853_529570#" 0 0 180853 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181484_529936#" 0 0 181484 529936 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_179439_529570#" 0 0 179439 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_179367_529570#" 0 0 179367 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_180865_529936#" 0 0 180865 529936 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_180662_529570#" 0 0 180662 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_178931_529570#" 0 0 178931 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_178691_529570#" 0 0 178691 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_183057_529544#" 0 0 183057 529544 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_182799_529544#" 0 0 182799 529544 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_182703_529722#" 0 0 182703 529722 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181322_529570#" 0 0 181322 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181497_529544#" 0 0 181497 529544 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_180757_529570#" 0 0 180757 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_180975_529812#" 0 0 180975 529812 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_180407_529570#" 0 0 180407 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._25_.X" 0 0 180545 529783 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_180241_529570#" 0 0 180241 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._34_.CLK" 0 0 180105 529544 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_179692_529936#" 0 0 179692 529936 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_179274_529936#" 0 0 179274 529936 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_178090_529570#" 0 0 178090 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_177869_529570#" 0 0 177869 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_178890_529936#" 0 0 178890 529936 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._19_.A" 0 0 178081 527912 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176984_529570#" 0 0 176984 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176739_529570#" 0 0 176739 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_178083_529897#" 0 0 178083 529897 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_177797_529897#" 0 0 177797 529897 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_177615_529897#" 0 0 177615 529897 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176327_529570#" 0 0 176327 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176161_529570#" 0 0 176161 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176792_529936#" 0 0 176792 529936 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176173_529936#" 0 0 176173 529936 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_175970_529570#" 0 0 175970 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._23_.X" 0 0 179754 529819 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_179060_529936#" 0 0 179060 529936 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_179129_529807#" 0 0 179129 529807 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_178973_529712#" 0 0 178973 529712 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_178934_529838#" 0 0 178934 529838 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_178656_529822#" 0 0 178656 529822 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_178453_529544#" 0 0 178453 529544 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_177869_529897#" 0 0 177869 529897 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176630_529570#" 0 0 176630 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176805_529544#" 0 0 176805 529544 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176065_529570#" 0 0 176065 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176283_529812#" 0 0 176283 529812 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_175715_529570#" 0 0 175715 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._19_.X" 0 0 175853 529783 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_175549_529570#" 0 0 175549 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._14_.A1" 0 0 175355 529039 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_175177_529570#" 0 0 175177 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_175071_529570#" 0 0 175071 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_174835_529570#" 0 0 174835 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_187089_530370#" 0 0 187089 530370 rmp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181671_530153#" 0 0 181671 530153 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181385_530153#" 0 0 181385 530153 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_180749_530153#" 0 0 180749 530153 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_180432_530153#" 0 0 180432 530153 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_186951_530370#" 0 0 186951 530370 rmp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.sr_11.HI" 0 0 186951 530379 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._25_.A" 0 0 181883 530114 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181678_530480#" 0 0 181678 530480 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181457_530480#" 0 0 181457 530480 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_180653_530480#" 0 0 180653 530480 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_180432_530480#" 0 0 180432 530480 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._23_.A" 0 0 179689 529258 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176422_530114#" 0 0 176422 530114 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._31_.D" 0 0 178061 529197 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.hold6.X" 0 0 177684 530114 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176038_530114#" 0 0 176038 530114 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176840_530114#" 0 0 176840 530114 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176587_530480#" 0 0 176587 530480 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176515_530480#" 0 0 176515 530480 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176079_530480#" 0 0 176079 530480 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_175839_530480#" 0 0 175839 530480 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_185209_530114#" 0 0 185209 530114 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_183093_530114#" 0 0 183093 530114 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.output9.A" 0 0 181975 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181989_530114#" 0 0 181989 530114 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181457_530153#" 0 0 181457 530153 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._26_.A1" 0 0 181234 528206 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_181203_530153#" 0 0 181203 530153 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_180719_530412#" 0 0 180719 530412 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.hold5.X" 0 0 180505 530127 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.hold4.A" 0 0 178401 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.input3.X" 0 0 173612 515676 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_180290_530346#" 0 0 180290 530346 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_179229_530114#" 0 0 179229 530114 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._20_.A1" 0 0 177911 529686 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_178737_530374#" 0 0 178737 530374 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._20_.X" 0 0 178541 530088 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_178449_530333#" 0 0 178449 530333 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.hold2.A" 0 0 177283 529570 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_178089_530088#" 0 0 178089 530088 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_177831_530088#" 0 0 177831 530088 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_177735_530346#" 0 0 177735 530346 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._29_.CLK" 0 0 175544 529722 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._15_.X" 0 0 176087 528482 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176208_530114#" 0 0 176208 530114 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176277_530088#" 0 0 176277 530088 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176082_530230#" 0 0 176082 530230 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_176121_530356#" 0 0 176121 530356 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.input1.X" 0 0 175881 530354 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_175804_530246#" 0 0 175804 530246 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_175601_530088#" 0 0 175601 530088 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0._29_.Q" 0 0 175301 530346 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_174965_530374#" 0 0 174965 530374 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.hold1.A" 0 0 172909 530346 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_172573_530374#" 0 0 172573 530374 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_166514_534125#" 0 0 166514 534125 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_166196_533693#" 0 0 166196 533693 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_166196_534125#" 0 0 166196 534125 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_165878_534125#" 0 0 165878 534125 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_165878_535209#" 0 0 165878 535209 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_165560_533693#" 0 0 165560 533693 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_165560_534125#" 0 0 165560 534125 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_165242_534125#" 0 0 165242 534125 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_165242_535209#" 0 0 165242 535209 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_164924_533693#" 0 0 164924 533693 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_164924_534125#" 0 0 164924 534125 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_164606_534125#" 0 0 164606 534125 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_164606_535209#" 0 0 164606 535209 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_164288_533693#" 0 0 164288 533693 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_164288_534125#" 0 0 164288 534125 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_188844_537349#" 0 0 188844 537349 ppres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_185544_537445#" 0 0 185544 537445 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_182244_537305#" 0 0 182244 537305 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_178944_537025#" 0 0 178944 537025 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_175344_536465#" 0 0 175344 536465 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_172144_536465#" 0 0 172144 536465 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_171826_536033#" 0 0 171826 536033 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_171826_536465#" 0 0 171826 536465 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_169044_536465#" 0 0 169044 536465 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_168726_536033#" 0 0 168726 536033 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_168726_536465#" 0 0 168726 536465 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_168408_536465#" 0 0 168408 536465 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_168408_537549#" 0 0 168408 537549 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_168090_536033#" 0 0 168090 536033 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_168090_536465#" 0 0 168090 536465 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_166544_536465#" 0 0 166544 536465 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_166226_536033#" 0 0 166226 536033 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_166226_536465#" 0 0 166226 536465 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_165908_536465#" 0 0 165908 536465 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_165908_537549#" 0 0 165908 537549 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_165590_536033#" 0 0 165590 536033 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_165590_536465#" 0 0 165590 536465 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_165272_536465#" 0 0 165272 536465 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_165272_537549#" 0 0 165272 537549 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_164954_536033#" 0 0 164954 536033 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_164954_536465#" 0 0 164954 536465 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_164636_536465#" 0 0 164636 536465 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_164636_537549#" 0 0 164636 537549 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_164318_536033#" 0 0 164318 536033 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_164318_536465#" 0 0 164318 536465 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.ota_0.ib" 0 0 158174 535940 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "dpga_flat_0.ota_digpot_0.ota_0.ib" "ib"
node "dpga_flat_0.ota_digpot_0.digpotp_0.n8" 0 0 161892 537688 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.ota_0.inp" 0 0 161490 537677 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "dpga_flat_0.ota_digpot_0.ota_0.inp" "inp"
node "dpga_flat_0.ota_digpot_0.ota_0.b" 0 0 160822 536037 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.ota_0.out" 0 0 158374 536037 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "dpga_flat_0.ota_digpot_0.ota_0.out" "out"
node "dpga_flat_0.ota_digpot_0.ota_0.c" 0 0 161532 538141 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.ota_0.d" 0 0 159088 538141 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.nctrl" 0 0 189425 538467 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 0 0 188844 537549 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.ctrl" 0 0 187089 530088 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.nctrl" 0 0 186125 538467 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 0 0 185544 537549 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.ctrl" 0 0 185388 530114 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.nctrl" 0 0 182825 538467 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 0 0 182244 537549 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.ctrl" 0 0 182821 539998 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.nctrl" 0 0 179525 538467 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 0 0 178944 537549 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.ctrl" 0 0 179521 539998 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.nctrl" 0 0 175925 538467 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 0 0 175344 537549 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.ctrl" 0 0 175921 539998 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.nctrl" 0 0 172425 538467 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 0 0 171826 537549 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.ctrl" 0 0 172421 539998 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.nctrl" 0 0 168725 538467 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 0 0 168090 537549 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.ctrl" 0 0 168721 539998 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.nctrl" 0 0 164925 538467 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 0 0 164318 537549 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 0 0 164674 540079 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" "inn"
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.ctrl" 0 0 164921 539998 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dpga_flat_0.sr_0.input1.VPWR" 0 0 172172 515640 nw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "dpga_flat_0.sr_0.input1.VPWR" "vd_spi"
node "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 0 0 157550 535677 nw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "vd_ota"
substrate "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 157630 537957 ppd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "gnd_ota"
device csubckt sky130_fd_pr__cap_mim_m3_1 157711 538997 157712 538998 w=4800 l=2800 "None" "dpga_flat_0.ota_digpot_0.ota_0.out" 14880 0 "dpga_flat_0.ota_digpot_0.ota_0.d" 1000 0
device devres sky130_fd_pr__res_generic_m1 192110 522947 192111 522948 30 90 "m1_192110_522947#" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 90 0 "dpga_flat_0.gndd" 90 0
device msubckt sky130_fd_pr__nfet_01v8 187285 515426 187286 515427 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187009 515426 187010 515427 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 186813 515426 186814 515427 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_186405_515426#" 60 0 "dpga_flat_0.sr_0.input1.X" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 186727 515426 186728 515427 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_186405_515426#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0.input1.X" 84 0
device msubckt sky130_fd_pr__nfet_01v8 186641 515426 186642 515427 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_186405_515426#" 60 0 "dpga_flat_0.sr_0.input1.X" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 186555 515426 186556 515427 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_186405_515426#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0.input1.X" 84 0
device msubckt sky130_fd_pr__nfet_01v8 186458 515426 186459 515427 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.A" 60 0 "a_186405_515426#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 185261 515426 185262 515427 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184893 515426 184894 515427 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183789 515426 183790 515427 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182685 515426 182686 515427 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182221 515426 182222 515427 l=30 w=104 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input2.A" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 104 0 "a_182131_515591#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 182133 515426 182134 515427 l=30 w=104 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_182131_515591#" 60 0 "dpga_flat_0.sr_0.input2.X" 104 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 104 0
device msubckt sky130_fd_pr__nfet_01v8 181213 515426 181214 515427 l=578 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1156 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180109 515426 180110 515427 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179741 515426 179742 515427 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 178637 515426 178638 515427 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177533 515426 177534 515427 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177165 515426 177166 515427 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176061 515426 176062 515427 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174957 515426 174958 515427 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174037 515426 174038 515427 l=578 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1156 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173841 515426 173842 515427 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_173433_515426#" 60 0 "dpga_flat_0.sr_0.input3.X" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 173755 515426 173756 515427 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_173433_515426#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0.input3.X" 84 0
device msubckt sky130_fd_pr__nfet_01v8 173669 515426 173670 515427 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_173433_515426#" 60 0 "dpga_flat_0.sr_0.input3.X" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 173583 515426 173584 515427 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_173433_515426#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0.input3.X" 84 0
device msubckt sky130_fd_pr__nfet_01v8 173486 515426 173487 515427 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input3.A" 60 0 "a_173433_515426#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 515702 187286 515703 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187009 515702 187010 515703 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 186812 515676 186813 515677 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_186405_515426#" 60 0 "dpga_flat_0.sr_0.input1.X" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 186726 515676 186727 515677 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_186405_515426#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0.input1.X" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 186640 515676 186641 515677 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_186405_515426#" 60 0 "dpga_flat_0.sr_0.input1.X" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 186554 515676 186555 515677 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_186405_515426#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0.input1.X" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 186458 515676 186459 515677 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input1.A" 60 0 "a_186405_515426#" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185261 515702 185262 515703 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184893 515702 184894 515703 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183789 515702 183790 515703 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182685 515702 182686 515703 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182221 515718 182222 515719 l=30 w=158 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input2.A" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 158 0 "a_182131_515591#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182133 515718 182134 515719 l=30 w=158 "dpga_flat_0.sr_0.input1.VPWR" "a_182131_515591#" 60 0 "dpga_flat_0.sr_0.input2.X" 158 0 "dpga_flat_0.sr_0.input1.VPWR" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181213 515702 181214 515703 l=578 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1156 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180109 515702 180110 515703 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179741 515702 179742 515703 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178637 515702 178638 515703 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177533 515702 177534 515703 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 515426 172566 515427 l=578 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1156 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 515426 172290 515427 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177165 515702 177166 515703 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176061 515702 176062 515703 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174957 515702 174958 515703 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174037 515702 174038 515703 l=578 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1156 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173840 515676 173841 515677 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_173433_515426#" 60 0 "dpga_flat_0.sr_0.input3.X" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173754 515676 173755 515677 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_173433_515426#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0.input3.X" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173668 515676 173669 515677 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_173433_515426#" 60 0 "dpga_flat_0.sr_0.input3.X" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173582 515676 173583 515677 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_173433_515426#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0.input3.X" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173486 515676 173487 515677 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input3.A" 60 0 "a_173433_515426#" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 515702 172566 515703 l=578 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1156 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 515702 172290 515703 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 515970 187286 515971 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 186365 515970 186366 515971 l=578 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1156 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185261 515970 185262 515971 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184525 515970 184526 515971 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183421 515970 183422 515971 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182317 515970 182318 515971 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181213 515970 181214 515971 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180109 515970 180110 515971 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179373 515970 179374 515971 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178269 515970 178270 515971 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177165 515970 177166 515971 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176061 515970 176062 515971 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174957 515970 174958 515971 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 515970 173670 515971 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 515970 172566 515971 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 515970 172290 515971 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 516310 187286 516311 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 186365 516310 186366 516311 l=578 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1156 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 185261 516310 185262 516311 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184525 516310 184526 516311 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183421 516310 183422 516311 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182317 516310 182318 516311 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181213 516310 181214 516311 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180109 516310 180110 516311 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179373 516310 179374 516311 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 178269 516310 178270 516311 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177165 516310 177166 516311 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176061 516310 176062 516311 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174957 516310 174958 516311 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 516310 173670 516311 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 516310 172566 516311 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 516310 172290 516311 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 516514 187286 516515 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 185997 516514 185998 516515 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184893 516514 184894 516515 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183789 516514 183790 516515 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182685 516514 182686 516515 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181949 516514 181950 516515 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180845 516514 180846 516515 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179741 516514 179742 516515 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 178637 516514 178638 516515 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177533 516514 177534 516515 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176981 516514 176982 516515 l=210 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 420 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 175877 516514 175878 516515 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174773 516514 174774 516515 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 516514 173670 516515 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 516514 172566 516515 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 516514 172290 516515 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 516790 187286 516791 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185997 516790 185998 516791 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184893 516790 184894 516791 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183789 516790 183790 516791 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182685 516790 182686 516791 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181949 516790 181950 516791 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180845 516790 180846 516791 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179741 516790 179742 516791 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178637 516790 178638 516791 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177533 516790 177534 516791 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176981 516790 176982 516791 l=210 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 420 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175877 516790 175878 516791 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174773 516790 174774 516791 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 516790 173670 516791 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 516790 172566 516791 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 516790 172290 516791 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 517058 187286 517059 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 186365 517058 186366 517059 l=578 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1156 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185261 517058 185262 517059 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184525 517058 184526 517059 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183421 517058 183422 517059 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182317 517058 182318 517059 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181213 517058 181214 517059 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180109 517058 180110 517059 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179373 517058 179374 517059 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178269 517058 178270 517059 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177165 517058 177166 517059 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176061 517058 176062 517059 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174957 517058 174958 517059 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 517058 173670 517059 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 517058 172566 517059 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 517058 172290 517059 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 517398 187286 517399 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 186365 517398 186366 517399 l=578 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1156 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 185261 517398 185262 517399 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184525 517398 184526 517399 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183421 517398 183422 517399 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182317 517398 182318 517399 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181213 517398 181214 517399 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180109 517398 180110 517399 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179373 517398 179374 517399 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 178269 517398 178270 517399 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177165 517398 177166 517399 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176061 517398 176062 517399 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174957 517398 174958 517399 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 517398 173670 517399 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 517398 172566 517399 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 517398 172290 517399 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 517602 187286 517603 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 185997 517602 185998 517603 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184893 517602 184894 517603 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183789 517602 183790 517603 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182685 517602 182686 517603 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181949 517602 181950 517603 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180845 517602 180846 517603 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179741 517602 179742 517603 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 178637 517602 178638 517603 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177533 517602 177534 517603 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176981 517602 176982 517603 l=210 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 420 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 175877 517602 175878 517603 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174773 517602 174774 517603 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 517602 173670 517603 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 517602 172566 517603 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 517602 172290 517603 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 517878 187286 517879 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185997 517878 185998 517879 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184893 517878 184894 517879 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183789 517878 183790 517879 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182685 517878 182686 517879 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181949 517878 181950 517879 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180845 517878 180846 517879 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179741 517878 179742 517879 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178637 517878 178638 517879 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177533 517878 177534 517879 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176981 517878 176982 517879 l=210 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 420 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175877 517878 175878 517879 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174773 517878 174774 517879 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 517878 173670 517879 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 517878 172566 517879 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 517878 172290 517879 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 518146 187286 518147 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 186365 518146 186366 518147 l=578 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1156 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185261 518146 185262 518147 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184525 518146 184526 518147 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183421 518146 183422 518147 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182317 518146 182318 518147 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181213 518146 181214 518147 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180109 518146 180110 518147 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179373 518146 179374 518147 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178269 518146 178270 518147 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177165 518146 177166 518147 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176061 518146 176062 518147 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174957 518146 174958 518147 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 518146 173670 518147 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 518146 172566 518147 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 518146 172290 518147 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 518486 187286 518487 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 186365 518486 186366 518487 l=578 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1156 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 185261 518486 185262 518487 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184525 518486 184526 518487 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183421 518486 183422 518487 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182317 518486 182318 518487 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181213 518486 181214 518487 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180109 518486 180110 518487 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179373 518486 179374 518487 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 178269 518486 178270 518487 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177165 518486 177166 518487 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176061 518486 176062 518487 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174957 518486 174958 518487 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 518486 173670 518487 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 518486 172566 518487 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 518486 172290 518487 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 518690 187286 518691 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 185997 518690 185998 518691 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184893 518690 184894 518691 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183789 518690 183790 518691 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182685 518690 182686 518691 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181949 518690 181950 518691 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180845 518690 180846 518691 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179741 518690 179742 518691 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 178637 518690 178638 518691 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177533 518690 177534 518691 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176981 518690 176982 518691 l=210 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 420 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 175877 518690 175878 518691 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174773 518690 174774 518691 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 518690 173670 518691 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 518690 172566 518691 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 518690 172290 518691 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 518966 187286 518967 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185997 518966 185998 518967 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184893 518966 184894 518967 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183789 518966 183790 518967 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182685 518966 182686 518967 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181949 518966 181950 518967 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180845 518966 180846 518967 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179741 518966 179742 518967 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178637 518966 178638 518967 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177533 518966 177534 518967 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176981 518966 176982 518967 l=210 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 420 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175877 518966 175878 518967 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174773 518966 174774 518967 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 518966 173670 518967 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 518966 172566 518967 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 518966 172290 518967 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 519234 187286 519235 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 186365 519234 186366 519235 l=578 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1156 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185261 519234 185262 519235 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184525 519234 184526 519235 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183421 519234 183422 519235 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182317 519234 182318 519235 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181213 519234 181214 519235 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180109 519234 180110 519235 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179373 519234 179374 519235 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178269 519234 178270 519235 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177165 519234 177166 519235 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176061 519234 176062 519235 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174957 519234 174958 519235 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 519234 173670 519235 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 519234 172566 519235 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 519234 172290 519235 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 519574 187286 519575 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 186365 519574 186366 519575 l=578 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1156 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 185261 519574 185262 519575 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184525 519574 184526 519575 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183421 519574 183422 519575 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182317 519574 182318 519575 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181213 519574 181214 519575 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180109 519574 180110 519575 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179373 519574 179374 519575 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 178269 519574 178270 519575 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177165 519574 177166 519575 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176061 519574 176062 519575 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174957 519574 174958 519575 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 519574 173670 519575 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 519574 172566 519575 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 519574 172290 519575 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 519778 187286 519779 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 185997 519778 185998 519779 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184893 519778 184894 519779 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183789 519778 183790 519779 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182685 519778 182686 519779 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181949 519778 181950 519779 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180845 519778 180846 519779 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179741 519778 179742 519779 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 178637 519778 178638 519779 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177533 519778 177534 519779 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176981 519778 176982 519779 l=210 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 420 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 175877 519778 175878 519779 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174773 519778 174774 519779 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 519778 173670 519779 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 519778 172566 519779 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 519778 172290 519779 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 520054 187286 520055 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185997 520054 185998 520055 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184893 520054 184894 520055 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183789 520054 183790 520055 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182685 520054 182686 520055 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181949 520054 181950 520055 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180845 520054 180846 520055 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179741 520054 179742 520055 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178637 520054 178638 520055 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177533 520054 177534 520055 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176981 520054 176982 520055 l=210 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 420 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175877 520054 175878 520055 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174773 520054 174774 520055 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 520054 173670 520055 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 520054 172566 520055 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 520054 172290 520055 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 520322 187286 520323 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 186365 520322 186366 520323 l=578 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1156 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185261 520322 185262 520323 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184525 520322 184526 520323 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183421 520322 183422 520323 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182317 520322 182318 520323 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181213 520322 181214 520323 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180109 520322 180110 520323 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179373 520322 179374 520323 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178269 520322 178270 520323 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177165 520322 177166 520323 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176061 520322 176062 520323 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174957 520322 174958 520323 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 520322 173670 520323 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 520322 172566 520323 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 520322 172290 520323 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 520662 187286 520663 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 186365 520662 186366 520663 l=578 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1156 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 185261 520662 185262 520663 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184525 520662 184526 520663 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183421 520662 183422 520663 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182317 520662 182318 520663 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181213 520662 181214 520663 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180109 520662 180110 520663 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179373 520662 179374 520663 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 178269 520662 178270 520663 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177165 520662 177166 520663 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176061 520662 176062 520663 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174957 520662 174958 520663 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 520662 173670 520663 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 520662 172566 520663 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 520662 172290 520663 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 520866 187286 520867 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 185997 520866 185998 520867 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184893 520866 184894 520867 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183789 520866 183790 520867 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182685 520866 182686 520867 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181949 520866 181950 520867 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180845 520866 180846 520867 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179741 520866 179742 520867 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 178637 520866 178638 520867 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177533 520866 177534 520867 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176981 520866 176982 520867 l=210 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 420 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 175877 520866 175878 520867 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174773 520866 174774 520867 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 520866 173670 520867 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 520866 172566 520867 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 520866 172290 520867 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 521142 187286 521143 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185997 521142 185998 521143 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184893 521142 184894 521143 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183789 521142 183790 521143 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182685 521142 182686 521143 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181949 521142 181950 521143 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180845 521142 180846 521143 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179741 521142 179742 521143 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178637 521142 178638 521143 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177533 521142 177534 521143 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176981 521142 176982 521143 l=210 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 420 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175877 521142 175878 521143 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174773 521142 174774 521143 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 521142 173670 521143 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 521142 172566 521143 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 521142 172290 521143 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 521410 187286 521411 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 186365 521410 186366 521411 l=578 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1156 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185261 521410 185262 521411 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184525 521410 184526 521411 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183421 521410 183422 521411 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182317 521410 182318 521411 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181213 521410 181214 521411 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180109 521410 180110 521411 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179373 521410 179374 521411 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178269 521410 178270 521411 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177165 521410 177166 521411 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176061 521410 176062 521411 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174957 521410 174958 521411 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 521410 173670 521411 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 521410 172566 521411 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 521410 172290 521411 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 521750 187286 521751 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 186365 521750 186366 521751 l=578 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1156 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 185261 521750 185262 521751 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184525 521750 184526 521751 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183421 521750 183422 521751 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182317 521750 182318 521751 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181213 521750 181214 521751 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180109 521750 180110 521751 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179373 521750 179374 521751 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 178269 521750 178270 521751 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177165 521750 177166 521751 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176061 521750 176062 521751 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174957 521750 174958 521751 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 521750 173670 521751 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 521750 172566 521751 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 521750 172290 521751 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 521954 187286 521955 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 185997 521954 185998 521955 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184893 521954 184894 521955 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183789 521954 183790 521955 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182685 521954 182686 521955 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181949 521954 181950 521955 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180845 521954 180846 521955 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179741 521954 179742 521955 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 178637 521954 178638 521955 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177533 521954 177534 521955 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176981 521954 176982 521955 l=210 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 420 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 175877 521954 175878 521955 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174773 521954 174774 521955 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 521954 173670 521955 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 521954 172566 521955 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 521954 172290 521955 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 522230 187286 522231 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185997 522230 185998 522231 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184893 522230 184894 522231 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183789 522230 183790 522231 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182685 522230 182686 522231 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181949 522230 181950 522231 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180845 522230 180846 522231 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179741 522230 179742 522231 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178637 522230 178638 522231 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177533 522230 177534 522231 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176981 522230 176982 522231 l=210 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 420 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175877 522230 175878 522231 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174773 522230 174774 522231 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 522230 173670 522231 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 522230 172566 522231 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 522230 172290 522231 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 522498 187286 522499 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 186365 522498 186366 522499 l=578 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1156 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185261 522498 185262 522499 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184525 522498 184526 522499 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183421 522498 183422 522499 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182317 522498 182318 522499 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181213 522498 181214 522499 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180109 522498 180110 522499 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179373 522498 179374 522499 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178269 522498 178270 522499 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177165 522498 177166 522499 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176061 522498 176062 522499 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174957 522498 174958 522499 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 522498 173670 522499 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 522498 172566 522499 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 522498 172290 522499 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 522838 187286 522839 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 186365 522838 186366 522839 l=578 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1156 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 185261 522838 185262 522839 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184525 522838 184526 522839 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183421 522838 183422 522839 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182317 522838 182318 522839 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181213 522838 181214 522839 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180109 522838 180110 522839 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179373 522838 179374 522839 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 178269 522838 178270 522839 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177165 522838 177166 522839 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176061 522838 176062 522839 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174957 522838 174958 522839 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 522838 173670 522839 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 522838 172566 522839 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 522838 172290 522839 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 523042 187286 523043 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 185997 523042 185998 523043 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184893 523042 184894 523043 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183789 523042 183790 523043 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182685 523042 182686 523043 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181949 523042 181950 523043 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180845 523042 180846 523043 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179741 523042 179742 523043 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 178637 523042 178638 523043 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177533 523042 177534 523043 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176981 523042 176982 523043 l=210 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 420 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 175877 523042 175878 523043 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174773 523042 174774 523043 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 523042 173670 523043 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 523042 172566 523043 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 523042 172290 523043 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 523318 187286 523319 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185997 523318 185998 523319 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184893 523318 184894 523319 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183789 523318 183790 523319 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182685 523318 182686 523319 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181949 523318 181950 523319 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180845 523318 180846 523319 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179741 523318 179742 523319 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178637 523318 178638 523319 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177533 523318 177534 523319 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176981 523318 176982 523319 l=210 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 420 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175877 523318 175878 523319 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174773 523318 174774 523319 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 523318 173670 523319 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 523318 172566 523319 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 523318 172290 523319 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 523586 187286 523587 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 186365 523586 186366 523587 l=578 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1156 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185261 523586 185262 523587 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184525 523586 184526 523587 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183421 523586 183422 523587 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182317 523586 182318 523587 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181213 523586 181214 523587 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180109 523586 180110 523587 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179373 523586 179374 523587 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178269 523586 178270 523587 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177165 523586 177166 523587 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176061 523586 176062 523587 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174957 523586 174958 523587 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 523586 173670 523587 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 523586 172566 523587 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 523586 172290 523587 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 523926 187286 523927 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 186365 523926 186366 523927 l=578 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1156 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 185261 523926 185262 523927 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184525 523926 184526 523927 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183421 523926 183422 523927 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182317 523926 182318 523927 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181213 523926 181214 523927 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180109 523926 180110 523927 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179373 523926 179374 523927 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 178269 523926 178270 523927 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177165 523926 177166 523927 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176061 523926 176062 523927 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174957 523926 174958 523927 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 523926 173670 523927 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 523926 172566 523927 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 523926 172290 523927 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 524130 187286 524131 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 185997 524130 185998 524131 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184893 524130 184894 524131 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183789 524130 183790 524131 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182685 524130 182686 524131 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181949 524130 181950 524131 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180845 524130 180846 524131 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179741 524130 179742 524131 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 178637 524130 178638 524131 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177533 524130 177534 524131 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176981 524130 176982 524131 l=210 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 420 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 175877 524130 175878 524131 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174773 524130 174774 524131 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 524130 173670 524131 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 524130 172566 524131 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 524130 172290 524131 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 524406 187286 524407 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185997 524406 185998 524407 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184893 524406 184894 524407 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183789 524406 183790 524407 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182685 524406 182686 524407 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181949 524406 181950 524407 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180845 524406 180846 524407 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179741 524406 179742 524407 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178637 524406 178638 524407 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177533 524406 177534 524407 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176981 524406 176982 524407 l=210 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 420 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175877 524406 175878 524407 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174773 524406 174774 524407 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 524406 173670 524407 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 524406 172566 524407 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 524406 172290 524407 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 524674 187286 524675 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 186365 524674 186366 524675 l=578 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1156 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185261 524674 185262 524675 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184525 524674 184526 524675 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183421 524674 183422 524675 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182317 524674 182318 524675 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181213 524674 181214 524675 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180109 524674 180110 524675 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179373 524674 179374 524675 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178269 524674 178270 524675 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177165 524674 177166 524675 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176061 524674 176062 524675 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174957 524674 174958 524675 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 524674 173670 524675 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 524674 172566 524675 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 524674 172290 524675 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 525014 187286 525015 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 186365 525014 186366 525015 l=578 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1156 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 185261 525014 185262 525015 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184525 525014 184526 525015 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183421 525014 183422 525015 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182317 525014 182318 525015 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181213 525014 181214 525015 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180109 525014 180110 525015 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179373 525014 179374 525015 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 178269 525014 178270 525015 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177165 525014 177166 525015 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176061 525014 176062 525015 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174957 525014 174958 525015 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 525014 173670 525015 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 525014 172566 525015 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 525014 172290 525015 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 525218 187286 525219 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 185997 525218 185998 525219 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184893 525218 184894 525219 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183789 525218 183790 525219 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182685 525218 182686 525219 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181949 525218 181950 525219 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180845 525218 180846 525219 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179741 525218 179742 525219 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 178637 525218 178638 525219 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177533 525218 177534 525219 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176981 525218 176982 525219 l=210 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 420 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 175877 525218 175878 525219 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174773 525218 174774 525219 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 525218 173670 525219 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 525218 172566 525219 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 525218 172290 525219 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 525494 187286 525495 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185997 525494 185998 525495 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184893 525494 184894 525495 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183789 525494 183790 525495 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182685 525494 182686 525495 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181949 525494 181950 525495 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180845 525494 180846 525495 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179741 525494 179742 525495 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178637 525494 178638 525495 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177533 525494 177534 525495 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176981 525494 176982 525495 l=210 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 420 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175877 525494 175878 525495 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174773 525494 174774 525495 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 525494 173670 525495 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 525494 172566 525495 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 525494 172290 525495 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 525762 187286 525763 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 186365 525762 186366 525763 l=578 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1156 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185261 525762 185262 525763 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184525 525762 184526 525763 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183421 525762 183422 525763 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182317 525762 182318 525763 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181213 525762 181214 525763 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180109 525762 180110 525763 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179373 525762 179374 525763 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178269 525762 178270 525763 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177165 525762 177166 525763 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176061 525762 176062 525763 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174957 525762 174958 525763 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 525762 173670 525763 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 525762 172566 525763 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 525762 172290 525763 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 526102 187286 526103 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 186365 526102 186366 526103 l=578 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1156 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 185261 526102 185262 526103 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184525 526102 184526 526103 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183421 526102 183422 526103 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182317 526102 182318 526103 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181213 526102 181214 526103 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180109 526102 180110 526103 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179373 526102 179374 526103 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 178269 526102 178270 526103 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177165 526102 177166 526103 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176061 526102 176062 526103 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174957 526102 174958 526103 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 526102 173670 526103 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 526102 172566 526103 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 526102 172290 526103 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 526306 187286 526307 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 185997 526306 185998 526307 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184893 526306 184894 526307 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183789 526306 183790 526307 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182685 526306 182686 526307 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181949 526306 181950 526307 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180845 526306 180846 526307 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179741 526306 179742 526307 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 178637 526306 178638 526307 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177533 526306 177534 526307 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176981 526306 176982 526307 l=210 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 420 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 175877 526306 175878 526307 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174773 526306 174774 526307 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 526306 173670 526307 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 526306 172566 526307 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 526306 172290 526307 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 526582 187286 526583 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185997 526582 185998 526583 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184893 526582 184894 526583 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183789 526582 183790 526583 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182685 526582 182686 526583 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181949 526582 181950 526583 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180845 526582 180846 526583 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179741 526582 179742 526583 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178637 526582 178638 526583 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177533 526582 177534 526583 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176981 526582 176982 526583 l=210 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 420 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175877 526582 175878 526583 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174773 526582 174774 526583 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 526582 173670 526583 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 526582 172566 526583 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 526582 172290 526583 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 526850 187286 526851 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 186365 526850 186366 526851 l=578 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1156 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185261 526850 185262 526851 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184525 526850 184526 526851 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183421 526850 183422 526851 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182317 526850 182318 526851 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181213 526850 181214 526851 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180109 526850 180110 526851 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179373 526850 179374 526851 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178269 526850 178270 526851 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177165 526850 177166 526851 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176061 526850 176062 526851 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174957 526850 174958 526851 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 526850 173670 526851 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 526850 172566 526851 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 526850 172290 526851 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 527190 187286 527191 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 186365 527190 186366 527191 l=578 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1156 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 185261 527190 185262 527191 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184525 527190 184526 527191 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183421 527190 183422 527191 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182317 527190 182318 527191 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181213 527190 181214 527191 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180109 527190 180110 527191 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179373 527190 179374 527191 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 178269 527190 178270 527191 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177165 527190 177166 527191 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176061 527190 176062 527191 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174957 527190 174958 527191 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 527190 173670 527191 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 527190 172566 527191 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 527190 172290 527191 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 527394 187286 527395 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 185997 527394 185998 527395 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184893 527394 184894 527395 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183789 527394 183790 527395 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182685 527394 182686 527395 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181949 527394 181950 527395 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180845 527394 180846 527395 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179741 527394 179742 527395 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179531 527394 179532 527395 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.hold4.A" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_179377_527368#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179377 527394 179378 527395 l=100 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_179377_527368#" 200 0 "a_179119_527368#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179119 527394 179120 527395 l=100 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_179119_527368#" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_179023_527546#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 527670 187286 527671 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185997 527670 185998 527671 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184893 527670 184894 527671 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183789 527670 183790 527671 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182685 527670 182686 527671 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181949 527670 181950 527671 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180845 527670 180846 527671 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179741 527670 179742 527671 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179024 527394 179025 527395 l=30 w=130 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_179023_527546#" 60 0 "dpga_flat_0.sr_0.hold4.X" 130 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 130 0
device msubckt sky130_fd_pr__nfet_01v8 178637 527394 178638 527395 l=210 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 420 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177533 527394 177534 527395 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177165 527394 177166 527395 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176955 527394 176956 527395 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.hold3.A" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_176801_527368#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176801 527394 176802 527395 l=100 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176801_527368#" 200 0 "a_176543_527368#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176543 527394 176544 527395 l=100 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176543_527368#" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_176447_527546#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179531 527760 179532 527761 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.hold4.A" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_179377_527368#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179377 527760 179378 527761 l=100 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_179377_527368#" 200 0 "a_179119_527368#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179119 527760 179120 527761 l=100 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_179119_527368#" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_179023_527546#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179024 527644 179025 527645 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_179023_527546#" 60 0 "dpga_flat_0.sr_0.hold4.X" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178637 527670 178638 527671 l=210 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 420 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177533 527670 177534 527671 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177165 527670 177166 527671 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176448 527394 176449 527395 l=30 w=130 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176447_527546#" 60 0 "dpga_flat_0.sr_0.hold3.X" 130 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 130 0
device msubckt sky130_fd_pr__nfet_01v8 175877 527394 175878 527395 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 174773 527394 174774 527395 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 527394 173670 527395 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 527394 172566 527395 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 527394 172290 527395 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176955 527760 176956 527761 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.hold3.A" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_176801_527368#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176801 527760 176802 527761 l=100 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_176801_527368#" 200 0 "a_176543_527368#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176543 527760 176544 527761 l=100 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_176543_527368#" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_176447_527546#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176448 527644 176449 527645 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_176447_527546#" 60 0 "dpga_flat_0.sr_0.hold3.X" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175877 527670 175878 527671 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174773 527670 174774 527671 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 527670 173670 527671 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 527670 172566 527671 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 527670 172290 527671 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 527938 187286 527939 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 186365 527938 186366 527939 l=578 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1156 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185261 527938 185262 527939 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184065 527938 184066 527939 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182961 527938 182962 527939 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181857 527938 181858 527939 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181623 527977 181624 527978 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input3.X" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_181455_528236#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181527 527977 181528 527978 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_181455_528236#" 60 0 "a_181485_527977#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181455 527977 181456 527978 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._26_.A1" 60 0 "a_181026_528170#" 84 0 "a_181485_527977#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181241 527977 181242 527978 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input2.X" 60 0 "a_181168_527977#" 84 0 "a_181026_528170#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181138 527977 181139 527978 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input3.X" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_181168_527977#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 187285 528278 187286 528279 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 186365 528278 186366 528279 l=578 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1156 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 185261 528278 185262 528279 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184065 528278 184066 528279 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182961 528278 182962 528279 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181857 528278 181858 528279 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181029 527938 181030 527939 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_181026_528170#" 60 0 "dpga_flat_0.sr_0._26_.X" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180109 527938 180110 527939 l=578 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1156 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179599 527977 179600 527978 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input3.X" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_179431_528236#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179503 527977 179504 527978 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_179431_528236#" 60 0 "a_179461_527977#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179431 527977 179432 527978 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._20_.A1" 60 0 "a_179002_528170#" 84 0 "a_179461_527977#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179217 527977 179218 527978 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.hold4.X" 60 0 "a_179144_527977#" 84 0 "a_179002_528170#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179114 527977 179115 527978 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input3.X" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_179144_527977#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181623 528304 181624 528305 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input3.X" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_181455_528236#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181455 528304 181456 528305 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_181455_528236#" 60 0 "a_181389_528304#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181359 528304 181360 528305 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input2.X" 60 0 "a_181026_528170#" 84 0 "a_181389_528304#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181234 528304 181235 528305 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._26_.A1" 60 0 "a_181168_528304#" 84 0 "a_181026_528170#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181138 528304 181139 528305 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input3.X" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_181168_528304#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181029 528258 181030 528259 l=30 w=130 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_181026_528170#" 60 0 "dpga_flat_0.sr_0._26_.X" 130 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 130 0
device msubckt sky130_fd_pr__nfet_01v8 180109 528278 180110 528279 l=578 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1156 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179005 527938 179006 527939 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_179002_528170#" 60 0 "dpga_flat_0.sr_0._20_.X" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178269 527938 178270 527939 l=578 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1156 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178081 527938 178082 527939 l=30 w=158 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._19_.A" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 158 0 "a_177989_528157#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177993 527938 177994 527939 l=30 w=158 "dpga_flat_0.sr_0.input1.VPWR" "a_177989_528157#" 60 0 "dpga_flat_0.sr_0._19_.X" 158 0 "dpga_flat_0.sr_0.input1.VPWR" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177805 527938 177806 527939 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_177357_528242#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0._29_.Q" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177590 527938 177591 527939 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_177182_528316#" 60 0 "a_177357_528242#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177506 527938 177507 527939 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input1.X" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_177357_528242#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177398 527938 177399 527939 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_177357_528242#" 60 0 "a_177344_527938#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177314 527938 177315 527939 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_176267_527944#" 60 0 "a_177182_528316#" 84 0 "a_177344_527938#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177228 527938 177229 527939 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_176101_527944#" 60 0 "a_176835_527912#" 84 0 "a_177182_528316#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179599 528304 179600 528305 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input3.X" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_179431_528236#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179431 528304 179432 528305 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_179431_528236#" 60 0 "a_179365_528304#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179335 528304 179336 528305 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.hold4.X" 60 0 "a_179002_528170#" 84 0 "a_179365_528304#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179210 528304 179211 528305 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._20_.A1" 60 0 "a_179144_528304#" 84 0 "a_179002_528170#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179114 528304 179115 528305 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input3.X" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_179144_528304#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179005 528258 179006 528259 l=30 w=130 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_179002_528170#" 60 0 "dpga_flat_0.sr_0._20_.X" 130 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 130 0
device msubckt sky130_fd_pr__nfet_01v8 178269 528278 178270 528279 l=578 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1156 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 178081 528284 178082 528285 l=30 w=104 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._19_.A" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 104 0 "a_177989_528157#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 177993 528284 177994 528285 l=30 w=104 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_177989_528157#" 60 0 "dpga_flat_0.sr_0._19_.X" 104 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 104 0
device msubckt sky130_fd_pr__nfet_01v8 177805 528258 177806 528259 l=30 w=130 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_177357_528242#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 130 0 "dpga_flat_0.sr_0._29_.Q" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177129 527938 177130 527939 l=30 w=168 "dpga_flat_0.sr_0.input1.VPWR" "a_176617_528316#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 168 0 "a_176835_527912#" 168 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176932 527938 176933 527939 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input1.X" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_176725_527938#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176835 527938 176836 527939 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_176835_527912#" 60 0 "a_176725_527938#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176695 527938 176696 527939 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_176101_527944#" 60 0 "a_176617_528316#" 84 0 "a_176725_527938#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176596 527938 176597 527939 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_176267_527944#" 60 0 "a_176522_528304#" 84 0 "a_176617_528316#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176504 527938 176505 527939 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._29_.D" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_176522_528304#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 177597 528304 177598 528305 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_177182_528316#" 60 0 "a_177536_528304#" 84 0 "a_177357_528242#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 177506 528304 177507 528305 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.X" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_177536_528304#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 177357 528304 177358 528305 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_177357_528242#" 60 0 "a_177291_528316#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 177261 528316 177262 528317 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176101_527944#" 60 0 "a_177182_528316#" 72 0 "a_177291_528316#" 72 0
device msubckt sky130_fd_pr__nfet_01v8 177152 528316 177153 528317 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176267_527944#" 60 0 "a_176835_527912#" 72 0 "a_177182_528316#" 72 0
device msubckt sky130_fd_pr__nfet_01v8 177053 528260 177054 528261 l=30 w=128 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176617_528316#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 128 0 "a_176835_527912#" 128 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176237 527944 176238 527945 l=30 w=128 "dpga_flat_0.sr_0.input1.VPWR" "a_176101_527944#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 128 0 "a_176267_527944#" 128 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176153 527944 176154 527945 l=30 w=128 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._29_.CLK" 60 0 "a_176101_527944#" 128 0 "dpga_flat_0.sr_0.input1.VPWR" 128 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174957 527938 174958 527939 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176921 528304 176922 528305 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.X" 60 0 "a_176879_528304#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176849 528304 176850 528305 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176835_527912#" 60 0 "a_176713_528316#" 84 0 "a_176879_528304#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 527938 173670 527939 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 527938 172566 527939 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 527938 172290 527939 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176683 528316 176684 528317 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176267_527944#" 60 0 "a_176617_528316#" 72 0 "a_176713_528316#" 72 0
device msubckt sky130_fd_pr__nfet_01v8 176587 528316 176588 528317 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176101_527944#" 60 0 "a_176522_528304#" 72 0 "a_176617_528316#" 72 0
device msubckt sky130_fd_pr__nfet_01v8 176492 528304 176493 528305 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._29_.D" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_176522_528304#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176237 528304 176238 528305 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176101_527944#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_176267_527944#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176153 528304 176154 528305 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._29_.CLK" 60 0 "a_176101_527944#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 174957 528278 174958 528279 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 528278 173670 528279 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 528278 172566 528279 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 528278 172290 528279 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 528482 187286 528483 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 185997 528482 185998 528483 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184893 528482 184894 528483 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183789 528482 183790 528483 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182685 528482 182686 528483 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182221 528482 182222 528483 l=30 w=130 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_181773_528456#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 130 0 "dpga_flat_0.sr_0._26_.A1" 130 0
device msubckt sky130_fd_pr__nfet_01v8 182013 528482 182014 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_181598_528482#" 60 0 "a_181952_528482#" 84 0 "a_181773_528456#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181922 528482 181923 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.X" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_181952_528482#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181773 528482 181774 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_181773_528456#" 60 0 "a_181707_528482#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181677 528482 181678 528483 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180517_528482#" 60 0 "a_181598_528482#" 72 0 "a_181707_528482#" 72 0
device msubckt sky130_fd_pr__nfet_01v8 181568 528482 181569 528483 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180683_528482#" 60 0 "a_181251_528724#" 72 0 "a_181598_528482#" 72 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 528758 187286 528759 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185997 528758 185998 528759 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184893 528758 184894 528759 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183789 528758 183790 528759 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182685 528758 182686 528759 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182221 528732 182222 528733 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_181773_528456#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0._26_.A1" 200 0
device msubckt sky130_fd_pr__nfet_01v8 181469 528482 181470 528483 l=30 w=128 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_181033_528482#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 128 0 "a_181251_528724#" 128 0
device msubckt sky130_fd_pr__nfet_01v8 181337 528482 181338 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.X" 60 0 "a_181295_528482#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181265 528482 181266 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_181251_528724#" 60 0 "a_181129_528482#" 84 0 "a_181295_528482#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181099 528482 181100 528483 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180683_528482#" 60 0 "a_181033_528482#" 72 0 "a_181129_528482#" 72 0
device msubckt sky130_fd_pr__nfet_01v8 181003 528482 181004 528483 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180517_528482#" 60 0 "a_180938_528482#" 72 0 "a_181033_528482#" 72 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182006 528848 182007 528849 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_181598_528482#" 60 0 "a_181773_528456#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181922 528848 181923 528849 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input1.X" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_181773_528456#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181814 528848 181815 528849 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_181773_528456#" 60 0 "a_181760_528848#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181730 528848 181731 528849 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_180683_528482#" 60 0 "a_181598_528482#" 84 0 "a_181760_528848#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181644 528848 181645 528849 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_180517_528482#" 60 0 "a_181251_528724#" 84 0 "a_181598_528482#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181545 528764 181546 528765 l=30 w=168 "dpga_flat_0.sr_0.input1.VPWR" "a_181033_528482#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 168 0 "a_181251_528724#" 168 0
device msubckt sky130_fd_pr__nfet_01v8 180908 528482 180909 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._34_.D" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_180938_528482#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 180653 528482 180654 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180517_528482#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_180683_528482#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 180569 528482 180570 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._34_.CLK" 60 0 "a_180517_528482#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 180381 528482 180382 528483 l=30 w=104 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180241_528482#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 104 0 "dpga_flat_0.sr_0._34_.D" 104 0
device msubckt sky130_fd_pr__nfet_01v8 180293 528482 180294 528483 l=30 w=104 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._26_.X" 60 0 "a_180241_528482#" 104 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 104 0
device msubckt sky130_fd_pr__nfet_01v8 180087 528482 180088 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 180001 528482 180002 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178484_528482#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179915 528482 179916 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179829 528482 179830 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178484_528482#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179743 528482 179744 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179657 528482 179658 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178484_528482#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179571 528482 179572 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179485 528482 179486 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178484_528482#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179400 528482 179401 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179314 528482 179315 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178484_528482#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179228 528482 179229 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179142 528482 179143 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178484_528482#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179056 528482 179057 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 178970 528482 178971 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178484_528482#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 84 0
device msubckt sky130_fd_pr__nfet_01v8 178884 528482 178885 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 178798 528482 178799 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178484_528482#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 84 0
device msubckt sky130_fd_pr__nfet_01v8 178712 528482 178713 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.clkbuf_0_sclk.A" 60 0 "a_178484_528482#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 178626 528482 178627 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.clkbuf_0_sclk.A" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_178484_528482#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 178540 528482 178541 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.clkbuf_0_sclk.A" 60 0 "a_178484_528482#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 178454 528482 178455 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.clkbuf_0_sclk.A" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_178484_528482#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 178059 528482 178060 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.hold2.A" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_177905_528456#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 177905 528482 177906 528483 l=100 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_177905_528456#" 200 0 "a_177647_528456#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 177647 528482 177648 528483 l=100 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_177647_528456#" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_177551_528634#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181348 528848 181349 528849 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input1.X" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_181141_528848#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181251 528848 181252 528849 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_181251_528724#" 60 0 "a_181141_528848#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181111 528848 181112 528849 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_180517_528482#" 60 0 "a_181033_528482#" 84 0 "a_181141_528848#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181012 528848 181013 528849 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_180683_528482#" 60 0 "a_180938_528482#" 84 0 "a_181033_528482#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180920 528848 180921 528849 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._34_.D" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_180938_528482#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180653 528798 180654 528799 l=30 w=128 "dpga_flat_0.sr_0.input1.VPWR" "a_180517_528482#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 128 0 "a_180683_528482#" 128 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180569 528798 180570 528799 l=30 w=128 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._34_.CLK" 60 0 "a_180517_528482#" 128 0 "dpga_flat_0.sr_0.input1.VPWR" 128 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180381 528774 180382 528775 l=30 w=158 "dpga_flat_0.sr_0.input1.VPWR" "a_180241_528482#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 158 0 "dpga_flat_0.sr_0._34_.D" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180293 528774 180294 528775 l=30 w=158 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._26_.X" 60 0 "a_180241_528482#" 158 0 "dpga_flat_0.sr_0.input1.VPWR" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180087 528732 180088 528733 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180001 528732 180002 528733 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179915 528732 179916 528733 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179829 528732 179830 528733 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179743 528732 179744 528733 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179657 528732 179658 528733 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179571 528732 179572 528733 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179485 528732 179486 528733 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179400 528732 179401 528733 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179314 528732 179315 528733 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179228 528732 179229 528733 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179142 528732 179143 528733 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179056 528732 179057 528733 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178970 528732 178971 528733 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178884 528732 178885 528733 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178798 528732 178799 528733 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_178484_528482#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178712 528732 178713 528733 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.clkbuf_0_sclk.A" 60 0 "a_178484_528482#" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178626 528732 178627 528733 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.clkbuf_0_sclk.A" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "a_178484_528482#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178540 528732 178541 528733 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.clkbuf_0_sclk.A" 60 0 "a_178484_528482#" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178454 528732 178455 528733 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.clkbuf_0_sclk.A" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "a_178484_528482#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 177552 528482 177553 528483 l=30 w=130 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_177551_528634#" 60 0 "dpga_flat_0.sr_0.hold2.X" 130 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 130 0
device msubckt sky130_fd_pr__nfet_01v8 177161 528482 177162 528483 l=30 w=130 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176765_528809#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 130 0 "dpga_flat_0.sr_0.hold3.A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 177052 528482 177053 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input3.X" 60 0 "a_176986_528482#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176956 528482 176957 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._29_.Q" 60 0 "a_176765_528809#" 84 0 "a_176986_528482#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176831 528482 176832 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.hold2.X" 60 0 "a_176765_528482#" 84 0 "a_176765_528809#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176735 528482 176736 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176511_528809#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_176765_528482#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176567 528482 176568 528483 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input3.X" 60 0 "a_176511_528809#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178059 528848 178060 528849 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.hold2.A" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_177905_528456#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177905 528848 177906 528849 l=100 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_177905_528456#" 200 0 "a_177647_528456#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177647 528848 177648 528849 l=100 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_177647_528456#" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_177551_528634#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177552 528732 177553 528733 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_177551_528634#" 60 0 "dpga_flat_0.sr_0.hold2.X" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177161 528732 177162 528733 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_176765_528809#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0.hold3.A" 200 0
device msubckt sky130_fd_pr__nfet_01v8 176333 528482 176334 528483 l=30 w=104 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176193_528482#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 104 0 "dpga_flat_0.sr_0._29_.D" 104 0
device msubckt sky130_fd_pr__nfet_01v8 176245 528482 176246 528483 l=30 w=104 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.hold3.X" 60 0 "a_176193_528482#" 104 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 104 0
device msubckt sky130_fd_pr__nfet_01v8 176057 528482 176058 528483 l=30 w=104 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175917_528482#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 104 0 "dpga_flat_0.sr_0._15_.X" 104 0
device msubckt sky130_fd_pr__nfet_01v8 175969 528482 175970 528483 l=30 w=104 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._15_.A" 60 0 "a_175917_528482#" 104 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 104 0
device msubckt sky130_fd_pr__nfet_01v8 174773 528482 174774 528483 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173669 528482 173670 528483 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 528482 172566 528483 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 528482 172290 528483 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177052 528809 177053 528810 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input3.X" 60 0 "a_176979_528809#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176949 528809 176950 528810 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.hold2.X" 60 0 "a_176765_528809#" 84 0 "a_176979_528809#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176735 528809 176736 528810 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._29_.Q" 60 0 "a_176693_528809#" 84 0 "a_176765_528809#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176663 528809 176664 528810 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_176511_528809#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_176693_528809#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176567 528809 176568 528810 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input3.X" 60 0 "a_176511_528809#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176333 528774 176334 528775 l=30 w=158 "dpga_flat_0.sr_0.input1.VPWR" "a_176193_528482#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 158 0 "dpga_flat_0.sr_0._29_.D" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176245 528774 176246 528775 l=30 w=158 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.hold3.X" 60 0 "a_176193_528482#" 158 0 "dpga_flat_0.sr_0.input1.VPWR" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176057 528774 176058 528775 l=30 w=158 "dpga_flat_0.sr_0.input1.VPWR" "a_175917_528482#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 158 0 "dpga_flat_0.sr_0._15_.X" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175969 528774 175970 528775 l=30 w=158 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._15_.A" 60 0 "a_175917_528482#" 158 0 "dpga_flat_0.sr_0.input1.VPWR" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174773 528758 174774 528759 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 528758 173670 528759 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 528758 172566 528759 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 528758 172290 528759 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 529026 187286 529027 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 186365 529026 186366 529027 l=578 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1156 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185261 529026 185262 529027 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183973 529026 183974 529027 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182869 529026 182870 529027 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182681 529026 182682 529027 l=30 w=158 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._25_.A" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 158 0 "a_182589_529245#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182593 529026 182594 529027 l=30 w=158 "dpga_flat_0.sr_0.input1.VPWR" "a_182589_529245#" 60 0 "dpga_flat_0.sr_0._25_.X" 158 0 "dpga_flat_0.sr_0.input1.VPWR" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182387 529026 182388 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0._34_.CLK" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182301 529026 182302 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0._34_.CLK" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182215 529026 182216 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0._34_.CLK" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182129 529026 182130 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0._34_.CLK" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182043 529026 182044 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0._34_.CLK" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181957 529026 181958 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0._34_.CLK" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181871 529026 181872 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0._34_.CLK" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181785 529026 181786 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0._34_.CLK" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181700 529026 181701 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0._34_.CLK" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181614 529026 181615 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0._34_.CLK" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181528 529026 181529 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0._34_.CLK" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181442 529026 181443 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0._34_.CLK" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181356 529026 181357 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0._34_.CLK" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181270 529026 181271 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0._34_.CLK" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181184 529026 181185 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0._34_.CLK" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181098 529026 181099 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0._34_.CLK" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181012 529026 181013 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 60 0 "a_180784_529026#" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180926 529026 180927 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "a_180784_529026#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180840 529026 180841 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 60 0 "a_180784_529026#" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180754 529026 180755 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "a_180784_529026#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180109 529026 180110 529027 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179829 529026 179830 529027 l=30 w=158 "dpga_flat_0.sr_0.input1.VPWR" "a_179689_529026#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 158 0 "dpga_flat_0.sr_0._23_.X" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179741 529026 179742 529027 l=30 w=158 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._23_.A" 60 0 "a_179689_529026#" 158 0 "dpga_flat_0.sr_0.input1.VPWR" 158 0
device msubckt sky130_fd_pr__nfet_01v8 187285 529366 187286 529367 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 186365 529366 186366 529367 l=578 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1156 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 185261 529366 185262 529367 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183973 529366 183974 529367 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182869 529366 182870 529367 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182681 529372 182682 529373 l=30 w=104 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._25_.A" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 104 0 "a_182589_529245#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 182593 529372 182594 529373 l=30 w=104 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_182589_529245#" 60 0 "dpga_flat_0.sr_0._25_.X" 104 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 104 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179461 529026 179462 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_179013_529330#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0._20_.A1" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179246 529026 179247 529027 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_178838_529404#" 60 0 "a_179013_529330#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179162 529026 179163 529027 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input1.X" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_179013_529330#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179054 529026 179055 529027 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_179013_529330#" 60 0 "a_179000_529026#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178970 529026 178971 529027 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_177923_529032#" 60 0 "a_178838_529404#" 84 0 "a_179000_529026#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178884 529026 178885 529027 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_177757_529032#" 60 0 "a_178491_529000#" 84 0 "a_178838_529404#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 182387 529392 182388 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0._34_.CLK" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 182301 529392 182302 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180784_529026#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0._34_.CLK" 84 0
device msubckt sky130_fd_pr__nfet_01v8 182215 529392 182216 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0._34_.CLK" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 182129 529392 182130 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180784_529026#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0._34_.CLK" 84 0
device msubckt sky130_fd_pr__nfet_01v8 182043 529392 182044 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0._34_.CLK" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181957 529392 181958 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180784_529026#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0._34_.CLK" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181871 529392 181872 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0._34_.CLK" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181785 529392 181786 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180784_529026#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0._34_.CLK" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181700 529392 181701 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0._34_.CLK" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181614 529392 181615 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180784_529026#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0._34_.CLK" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181528 529392 181529 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0._34_.CLK" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181442 529392 181443 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180784_529026#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0._34_.CLK" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181356 529392 181357 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0._34_.CLK" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181270 529392 181271 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180784_529026#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0._34_.CLK" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181184 529392 181185 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180784_529026#" 60 0 "dpga_flat_0.sr_0._34_.CLK" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181098 529392 181099 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180784_529026#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0._34_.CLK" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181012 529392 181013 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 60 0 "a_180784_529026#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 180926 529392 180927 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_180784_529026#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 180840 529392 180841 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 60 0 "a_180784_529026#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 180754 529392 180755 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_180784_529026#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 180109 529366 180110 529367 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 179829 529372 179830 529373 l=30 w=104 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_179689_529026#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 104 0 "dpga_flat_0.sr_0._23_.X" 104 0
device msubckt sky130_fd_pr__nfet_01v8 179741 529372 179742 529373 l=30 w=104 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._23_.A" 60 0 "a_179689_529026#" 104 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 104 0
device msubckt sky130_fd_pr__nfet_01v8 179461 529346 179462 529347 l=30 w=130 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_179013_529330#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 130 0 "dpga_flat_0.sr_0._20_.A1" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178785 529026 178786 529027 l=30 w=168 "dpga_flat_0.sr_0.input1.VPWR" "a_178273_529404#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 168 0 "a_178491_529000#" 168 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178588 529026 178589 529027 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input1.X" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_178381_529026#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178491 529026 178492 529027 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_178491_529000#" 60 0 "a_178381_529026#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178351 529026 178352 529027 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_177757_529032#" 60 0 "a_178273_529404#" 84 0 "a_178381_529026#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178252 529026 178253 529027 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_177923_529032#" 60 0 "a_178178_529392#" 84 0 "a_178273_529404#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178160 529026 178161 529027 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._31_.D" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_178178_529392#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179253 529392 179254 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178838_529404#" 60 0 "a_179192_529392#" 84 0 "a_179013_529330#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179162 529392 179163 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.X" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_179192_529392#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179013 529392 179014 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_179013_529330#" 60 0 "a_178947_529404#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 178917 529404 178918 529405 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_177757_529032#" 60 0 "a_178838_529404#" 72 0 "a_178947_529404#" 72 0
device msubckt sky130_fd_pr__nfet_01v8 178808 529404 178809 529405 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_177923_529032#" 60 0 "a_178491_529000#" 72 0 "a_178838_529404#" 72 0
device msubckt sky130_fd_pr__nfet_01v8 178709 529348 178710 529349 l=30 w=128 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178273_529404#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 128 0 "a_178491_529000#" 128 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177893 529032 177894 529033 l=30 w=128 "dpga_flat_0.sr_0.input1.VPWR" "a_177757_529032#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 128 0 "a_177923_529032#" 128 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177809 529032 177810 529033 l=30 w=128 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._29_.CLK" 60 0 "a_177757_529032#" 128 0 "dpga_flat_0.sr_0.input1.VPWR" 128 0
device msubckt sky130_fd_pr__nfet_01v8 178577 529392 178578 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.X" 60 0 "a_178535_529392#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 178505 529392 178506 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178491_529000#" 60 0 "a_178369_529404#" 84 0 "a_178535_529392#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177620 529026 177621 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 60 0 "a_175987_529000#" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177534 529026 177535 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "a_175987_529000#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177448 529026 177449 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 60 0 "a_175987_529000#" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177362 529026 177363 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "a_175987_529000#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177276 529026 177277 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0._29_.CLK" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177190 529026 177191 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0._29_.CLK" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177104 529026 177105 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0._29_.CLK" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177018 529026 177019 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0._29_.CLK" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176932 529026 176933 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0._29_.CLK" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176846 529026 176847 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0._29_.CLK" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176760 529026 176761 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0._29_.CLK" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176674 529026 176675 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0._29_.CLK" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176589 529026 176590 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0._29_.CLK" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176503 529026 176504 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0._29_.CLK" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176417 529026 176418 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0._29_.CLK" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176331 529026 176332 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0._29_.CLK" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176245 529026 176246 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0._29_.CLK" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176159 529026 176160 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0._29_.CLK" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176073 529026 176074 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0._29_.CLK" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175987 529026 175988 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0._29_.CLK" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175781 529026 175782 529027 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_175385_529065#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0._15_.A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175672 529065 175673 529066 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input3.X" 60 0 "a_175599_529065#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175569 529065 175570 529066 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._29_.Q" 60 0 "a_175385_529065#" 84 0 "a_175599_529065#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175355 529065 175356 529066 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._14_.A1" 60 0 "a_175313_529065#" 84 0 "a_175385_529065#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175283 529065 175284 529066 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_175131_529065#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_175313_529065#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175187 529065 175188 529066 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input3.X" 60 0 "a_175131_529065#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__nfet_01v8 178339 529404 178340 529405 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_177923_529032#" 60 0 "a_178273_529404#" 72 0 "a_178369_529404#" 72 0
device msubckt sky130_fd_pr__nfet_01v8 178243 529404 178244 529405 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_177757_529032#" 60 0 "a_178178_529392#" 72 0 "a_178273_529404#" 72 0
device msubckt sky130_fd_pr__nfet_01v8 178148 529392 178149 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._31_.D" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_178178_529392#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 177893 529392 177894 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_177757_529032#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_177923_529032#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 177809 529392 177810 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._29_.CLK" 60 0 "a_177757_529032#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 177620 529392 177621 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 60 0 "a_175987_529000#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 177534 529392 177535 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_175987_529000#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 177448 529392 177449 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 60 0 "a_175987_529000#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 177362 529392 177363 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.clkbuf_0_sclk.X" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_175987_529000#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 177276 529392 177277 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0._29_.CLK" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 177190 529392 177191 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175987_529000#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0._29_.CLK" 84 0
device msubckt sky130_fd_pr__nfet_01v8 177104 529392 177105 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0._29_.CLK" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 177018 529392 177019 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175987_529000#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0._29_.CLK" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176932 529392 176933 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0._29_.CLK" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176846 529392 176847 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175987_529000#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0._29_.CLK" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176760 529392 176761 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0._29_.CLK" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176674 529392 176675 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175987_529000#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0._29_.CLK" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176589 529392 176590 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0._29_.CLK" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176503 529392 176504 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175987_529000#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0._29_.CLK" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176417 529392 176418 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0._29_.CLK" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176331 529392 176332 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175987_529000#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0._29_.CLK" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176245 529392 176246 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0._29_.CLK" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176159 529392 176160 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175987_529000#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0._29_.CLK" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176073 529392 176074 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175987_529000#" 60 0 "dpga_flat_0.sr_0._29_.CLK" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 175987 529392 175988 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175987_529000#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.sr_0._29_.CLK" 84 0
device msubckt sky130_fd_pr__nfet_01v8 175781 529346 175782 529347 l=30 w=130 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175385_529065#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 130 0 "dpga_flat_0.sr_0._15_.A" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 529026 173670 529027 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 529026 172566 529027 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 529026 172290 529027 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__nfet_01v8 175672 529392 175673 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input3.X" 60 0 "a_175606_529392#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 175576 529392 175577 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._14_.A1" 60 0 "a_175385_529065#" 84 0 "a_175606_529392#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 175451 529392 175452 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._29_.Q" 60 0 "a_175385_529392#" 84 0 "a_175385_529065#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 175355 529392 175356 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175131_529065#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_175385_529392#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 175187 529392 175188 529393 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input3.X" 60 0 "a_175131_529065#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 173669 529366 173670 529367 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 529366 172566 529367 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 529366 172290 529367 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187285 529570 187286 529571 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__nfet_01v8 186733 529570 186734 529571 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 185629 529570 185630 529571 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184525 529570 184526 529571 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183421 529570 183422 529571 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183211 529570 183212 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.output9.A" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_183057_529544#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 183057 529570 183058 529571 l=100 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_183057_529544#" 200 0 "a_182799_529544#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 182799 529570 182800 529571 l=100 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_182799_529544#" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_182703_529722#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 529846 187286 529847 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 186733 529846 186734 529847 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185629 529846 185630 529847 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184525 529846 184526 529847 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183421 529846 183422 529847 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182704 529570 182705 529571 l=30 w=130 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_182703_529722#" 60 0 "dpga_flat_0.sr_0.hold5.X" 130 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 130 0
device msubckt sky130_fd_pr__nfet_01v8 182133 529570 182134 529571 l=210 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 420 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181945 529570 181946 529571 l=30 w=130 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_181497_529544#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 130 0 "dpga_flat_0.sr_0.output9.A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 181737 529570 181738 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_181322_529570#" 60 0 "a_181676_529570#" 84 0 "a_181497_529544#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181646 529570 181647 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.X" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_181676_529570#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181497 529570 181498 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_181497_529544#" 60 0 "a_181431_529570#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181401 529570 181402 529571 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180241_529570#" 60 0 "a_181322_529570#" 72 0 "a_181431_529570#" 72 0
device msubckt sky130_fd_pr__nfet_01v8 181292 529570 181293 529571 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180407_529570#" 60 0 "a_180975_529812#" 72 0 "a_181322_529570#" 72 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183211 529936 183212 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.output9.A" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_183057_529544#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183057 529936 183058 529937 l=100 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_183057_529544#" 200 0 "a_182799_529544#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182799 529936 182800 529937 l=100 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_182799_529544#" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_182703_529722#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182704 529820 182705 529821 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_182703_529722#" 60 0 "dpga_flat_0.sr_0.hold5.X" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182133 529846 182134 529847 l=210 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 420 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181945 529820 181946 529821 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_181497_529544#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0.output9.A" 200 0
device msubckt sky130_fd_pr__nfet_01v8 181193 529570 181194 529571 l=30 w=128 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180757_529570#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 128 0 "a_180975_529812#" 128 0
device msubckt sky130_fd_pr__nfet_01v8 181061 529570 181062 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.X" 60 0 "a_181019_529570#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 180989 529570 180990 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180975_529812#" 60 0 "a_180853_529570#" 84 0 "a_181019_529570#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 180823 529570 180824 529571 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180407_529570#" 60 0 "a_180757_529570#" 72 0 "a_180853_529570#" 72 0
device msubckt sky130_fd_pr__nfet_01v8 180727 529570 180728 529571 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180241_529570#" 60 0 "a_180662_529570#" 72 0 "a_180757_529570#" 72 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181730 529936 181731 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_181322_529570#" 60 0 "a_181497_529544#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181646 529936 181647 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input1.X" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_181497_529544#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181538 529936 181539 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_181497_529544#" 60 0 "a_181484_529936#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181454 529936 181455 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_180407_529570#" 60 0 "a_181322_529570#" 84 0 "a_181484_529936#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181368 529936 181369 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_180241_529570#" 60 0 "a_180975_529812#" 84 0 "a_181322_529570#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181269 529852 181270 529853 l=30 w=168 "dpga_flat_0.sr_0.input1.VPWR" "a_180757_529570#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 168 0 "a_180975_529812#" 168 0
device msubckt sky130_fd_pr__nfet_01v8 180632 529570 180633 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._25_.X" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_180662_529570#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 180377 529570 180378 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180241_529570#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_180407_529570#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 180293 529570 180294 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._34_.CLK" 60 0 "a_180241_529570#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 180105 529570 180106 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._34_.CLK" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_178973_529712#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 180021 529570 180022 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178973_529712#" 60 0 "a_178934_529838#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179766 529570 179767 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._23_.X" 60 0 "a_179692_529936#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179671 529570 179672 529571 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178973_529712#" 60 0 "a_179129_529807#" 72 0 "a_179692_529936#" 72 0
device msubckt sky130_fd_pr__nfet_01v8 179575 529570 179576 529571 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178934_529838#" 60 0 "a_179439_529570#" 72 0 "a_179129_529807#" 72 0
device msubckt sky130_fd_pr__nfet_01v8 179409 529570 179410 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_179060_529936#" 60 0 "a_179367_529570#" 84 0 "a_179439_529570#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179337 529570 179338 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.X" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_179367_529570#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181072 529936 181073 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input1.X" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_180865_529936#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180975 529936 180976 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_180975_529812#" 60 0 "a_180865_529936#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180835 529936 180836 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_180241_529570#" 60 0 "a_180757_529570#" 84 0 "a_180865_529936#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180736 529936 180737 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_180407_529570#" 60 0 "a_180662_529570#" 84 0 "a_180757_529570#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180644 529936 180645 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._25_.X" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_180662_529570#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180377 529886 180378 529887 l=30 w=128 "dpga_flat_0.sr_0.input1.VPWR" "a_180241_529570#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 128 0 "a_180407_529570#" 128 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180293 529886 180294 529887 l=30 w=128 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._34_.CLK" 60 0 "a_180241_529570#" 128 0 "dpga_flat_0.sr_0.input1.VPWR" 128 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180105 529886 180106 529887 l=30 w=128 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._34_.CLK" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 128 0 "a_178973_529712#" 128 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180021 529886 180022 529887 l=30 w=128 "dpga_flat_0.sr_0.input1.VPWR" "a_178973_529712#" 60 0 "a_178934_529838#" 128 0 "dpga_flat_0.sr_0.input1.VPWR" 128 0
device msubckt sky130_fd_pr__nfet_01v8 179205 529570 179206 529571 l=30 w=128 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_179129_529807#" 60 0 "a_179060_529936#" 128 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 128 0
device msubckt sky130_fd_pr__nfet_01v8 179106 529570 179107 529571 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178934_529838#" 60 0 "a_178656_529822#" 72 0 "a_179060_529936#" 72 0
device msubckt sky130_fd_pr__nfet_01v8 178997 529570 178998 529571 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178973_529712#" 60 0 "a_178931_529570#" 72 0 "a_178656_529822#" 72 0
device msubckt sky130_fd_pr__nfet_01v8 178901 529570 178902 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178453_529544#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_178931_529570#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 178752 529570 178753 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.X" 60 0 "a_178691_529570#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 178661 529570 178662 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178656_529822#" 60 0 "a_178453_529544#" 84 0 "a_178691_529570#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179754 529936 179755 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._23_.X" 60 0 "a_179692_529936#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179662 529936 179663 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_178934_529838#" 60 0 "a_179129_529807#" 84 0 "a_179692_529936#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179563 529936 179564 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_178973_529712#" 60 0 "a_179274_529936#" 84 0 "a_179129_529807#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179423 529936 179424 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_179060_529936#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_179274_529936#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179326 529936 179327 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input1.X" 60 0 "a_179274_529936#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179129 529852 179130 529853 l=30 w=168 "dpga_flat_0.sr_0.input1.VPWR" "a_179129_529807#" 60 0 "a_179060_529936#" 168 0 "dpga_flat_0.sr_0.input1.VPWR" 168 0
device msubckt sky130_fd_pr__nfet_01v8 178453 529570 178454 529571 l=30 w=130 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178453_529544#" 60 0 "dpga_flat_0.sr_0.hold4.A" 130 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 130 0
device msubckt sky130_fd_pr__nfet_01v8 178265 529570 178266 529571 l=30 w=130 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_177869_529897#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 130 0 "dpga_flat_0.sr_0._19_.A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 178156 529570 178157 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input3.X" 60 0 "a_178090_529570#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 178060 529570 178061 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.hold6.X" 60 0 "a_177869_529897#" 84 0 "a_178090_529570#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 177935 529570 177936 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._20_.A1" 60 0 "a_177869_529570#" 84 0 "a_177869_529897#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 177839 529570 177840 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_177615_529897#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_177869_529570#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 177671 529570 177672 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input3.X" 60 0 "a_177615_529897#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179030 529936 179031 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_178973_529712#" 60 0 "a_178656_529822#" 84 0 "a_179060_529936#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178944 529936 178945 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_178934_529838#" 60 0 "a_178890_529936#" 84 0 "a_178656_529822#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178860 529936 178861 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_178453_529544#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_178890_529936#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178752 529936 178753 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input1.X" 60 0 "a_178453_529544#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178668 529936 178669 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_178656_529822#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_178453_529544#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178453 529820 178454 529821 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_178453_529544#" 60 0 "dpga_flat_0.sr_0.hold4.A" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178265 529820 178266 529821 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_177869_529897#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0._19_.A" 200 0
device msubckt sky130_fd_pr__nfet_01v8 177253 529570 177254 529571 l=30 w=130 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176805_529544#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 130 0 "dpga_flat_0.sr_0.hold2.A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 177045 529570 177046 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176630_529570#" 60 0 "a_176984_529570#" 84 0 "a_176805_529544#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176954 529570 176955 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.X" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_176984_529570#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176805 529570 176806 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176805_529544#" 60 0 "a_176739_529570#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176709 529570 176710 529571 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175549_529570#" 60 0 "a_176630_529570#" 72 0 "a_176739_529570#" 72 0
device msubckt sky130_fd_pr__nfet_01v8 176600 529570 176601 529571 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175715_529570#" 60 0 "a_176283_529812#" 72 0 "a_176630_529570#" 72 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178156 529897 178157 529898 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input3.X" 60 0 "a_178083_529897#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178053 529897 178054 529898 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._20_.A1" 60 0 "a_177869_529897#" 84 0 "a_178083_529897#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177839 529897 177840 529898 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.hold6.X" 60 0 "a_177797_529897#" 84 0 "a_177869_529897#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177767 529897 177768 529898 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_177615_529897#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_177797_529897#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177671 529897 177672 529898 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input3.X" 60 0 "a_177615_529897#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177253 529820 177254 529821 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_176805_529544#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0.hold2.A" 200 0
device msubckt sky130_fd_pr__nfet_01v8 176501 529570 176502 529571 l=30 w=128 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176065_529570#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 128 0 "a_176283_529812#" 128 0
device msubckt sky130_fd_pr__nfet_01v8 176369 529570 176370 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.X" 60 0 "a_176327_529570#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176297 529570 176298 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176283_529812#" 60 0 "a_176161_529570#" 84 0 "a_176327_529570#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176131 529570 176132 529571 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175715_529570#" 60 0 "a_176065_529570#" 72 0 "a_176161_529570#" 72 0
device msubckt sky130_fd_pr__nfet_01v8 176035 529570 176036 529571 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175549_529570#" 60 0 "a_175970_529570#" 72 0 "a_176065_529570#" 72 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177038 529936 177039 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_176630_529570#" 60 0 "a_176805_529544#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176954 529936 176955 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input1.X" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_176805_529544#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176846 529936 176847 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_176805_529544#" 60 0 "a_176792_529936#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176762 529936 176763 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_175715_529570#" 60 0 "a_176630_529570#" 84 0 "a_176792_529936#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176676 529936 176677 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_175549_529570#" 60 0 "a_176283_529812#" 84 0 "a_176630_529570#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176577 529852 176578 529853 l=30 w=168 "dpga_flat_0.sr_0.input1.VPWR" "a_176065_529570#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 168 0 "a_176283_529812#" 168 0
device msubckt sky130_fd_pr__nfet_01v8 175940 529570 175941 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._19_.X" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_175970_529570#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 175685 529570 175686 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175549_529570#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_175715_529570#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 175601 529570 175602 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._29_.CLK" 60 0 "a_175549_529570#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 175394 529570 175395 529571 l=30 w=130 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175177_529570#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 130 0 "dpga_flat_0.sr_0._14_.A1" 130 0
device msubckt sky130_fd_pr__nfet_01v8 175229 529570 175230 529571 l=100 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175071_529570#" 200 0 "a_175177_529570#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 174971 529570 174972 529571 l=100 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_174835_529570#" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_175071_529570#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 174887 529570 174888 529571 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.hold1.A" 60 0 "a_174835_529570#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176380 529936 176381 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input1.X" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_176173_529936#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176283 529936 176284 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_176283_529812#" 60 0 "a_176173_529936#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176143 529936 176144 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_175549_529570#" 60 0 "a_176065_529570#" 84 0 "a_176173_529936#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176044 529936 176045 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_175715_529570#" 60 0 "a_175970_529570#" 84 0 "a_176065_529570#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175952 529936 175953 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._19_.X" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_175970_529570#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175685 529886 175686 529887 l=30 w=128 "dpga_flat_0.sr_0.input1.VPWR" "a_175549_529570#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 128 0 "a_175715_529570#" 128 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175601 529886 175602 529887 l=30 w=128 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._29_.CLK" 60 0 "a_175549_529570#" 128 0 "dpga_flat_0.sr_0.input1.VPWR" 128 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175394 529820 175395 529821 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_175177_529570#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0._14_.A1" 200 0
device msubckt sky130_fd_pr__nfet_01v8 173669 529570 173670 529571 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172565 529570 172566 529571 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172289 529570 172290 529571 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175229 529936 175230 529937 l=100 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_175071_529570#" 200 0 "a_175177_529570#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174971 529936 174972 529937 l=100 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_174835_529570#" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_175071_529570#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174887 529936 174888 529937 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.hold1.A" 60 0 "a_174835_529570#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173669 529846 173670 529847 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172565 529846 172566 529847 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 529846 172290 529847 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 187285 530114 187286 530115 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0
device devres sky130_fd_pr__res_generic_po 187089 530370 187090 530371 9 96 "a_187089_530370#" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.ctrl" 96 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 96 0
device msubckt sky130_fd_pr__nfet_01v8 187285 530454 187286 530455 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185813 530114 185814 530115 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185616 530114 185617 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_185209_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.ctrl" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185530 530114 185531 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_185209_530114#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.ctrl" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185444 530114 185445 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_185209_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.ctrl" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185358 530114 185359 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_185209_530114#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.ctrl" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 185262 530114 185263 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._26_.A1" 60 0 "a_185209_530114#" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 184801 530114 184802 530115 l=210 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 420 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183697 530114 183698 530115 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183500 530114 183501 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_183093_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.ctrl" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183414 530114 183415 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_183093_530114#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.ctrl" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183328 530114 183329 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_183093_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.ctrl" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183242 530114 183243 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_183093_530114#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.ctrl" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 183146 530114 183147 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.output9.A" 60 0 "a_183093_530114#" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182685 530114 182686 530115 l=210 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 420 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182396 530114 182397 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_181989_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.ctrl" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182310 530114 182311 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_181989_530114#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.ctrl" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182224 530114 182225 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_181989_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.ctrl" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182138 530114 182139 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_181989_530114#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.ctrl" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 182042 530114 182043 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.hold4.A" 60 0 "a_181989_530114#" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181853 530114 181854 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_181457_530153#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.sr_0._25_.A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181744 530153 181745 530154 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input3.X" 60 0 "a_181671_530153#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181641 530153 181642 530154 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._26_.A1" 60 0 "a_181457_530153#" 84 0 "a_181671_530153#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181427 530153 181428 530154 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.hold5.X" 60 0 "a_181385_530153#" 84 0 "a_181457_530153#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181355 530153 181356 530154 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_181203_530153#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_181385_530153#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 181259 530153 181260 530154 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input3.X" 60 0 "a_181203_530153#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180887 530153 180888 530154 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input3.X" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_180719_530412#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180791 530153 180792 530154 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_180719_530412#" 60 0 "a_180749_530153#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180719 530153 180720 530154 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.hold4.A" 60 0 "a_180290_530346#" 84 0 "a_180749_530153#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180505 530153 180506 530154 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.hold5.X" 60 0 "a_180432_530153#" 84 0 "a_180290_530346#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180402 530153 180403 530154 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input3.X" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_180432_530153#" 84 0
device devres sky130_fd_pr__res_generic_po 186951 530370 186952 530371 9 96 "a_186951_530370#" 0 0 "dpga_flat_0.sr_0.input1.VPWR" 96 0 "dpga_flat_0.sr_0.sr_11.HI" 96 0
device msubckt sky130_fd_pr__nfet_01v8 185813 530454 185814 530455 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 185617 530480 185618 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_185209_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.ctrl" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 185531 530480 185532 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_185209_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.ctrl" 84 0
device msubckt sky130_fd_pr__nfet_01v8 185445 530480 185446 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_185209_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.ctrl" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 185359 530480 185360 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_185209_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.ctrl" 84 0
device msubckt sky130_fd_pr__nfet_01v8 185262 530480 185263 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._26_.A1" 60 0 "a_185209_530114#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 184801 530454 184802 530455 l=210 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 420 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183697 530454 183698 530455 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 183501 530480 183502 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_183093_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.ctrl" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 183415 530480 183416 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_183093_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.ctrl" 84 0
device msubckt sky130_fd_pr__nfet_01v8 183329 530480 183330 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_183093_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.ctrl" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 183243 530480 183244 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_183093_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.ctrl" 84 0
device msubckt sky130_fd_pr__nfet_01v8 183146 530480 183147 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.output9.A" 60 0 "a_183093_530114#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 182685 530454 182686 530455 l=210 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 420 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 182397 530480 182398 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_181989_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.ctrl" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 182311 530480 182312 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_181989_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.ctrl" 84 0
device msubckt sky130_fd_pr__nfet_01v8 182225 530480 182226 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_181989_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.ctrl" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 182139 530480 182140 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_181989_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.ctrl" 84 0
device msubckt sky130_fd_pr__nfet_01v8 182042 530480 182043 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.hold4.A" 60 0 "a_181989_530114#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181853 530434 181854 530435 l=30 w=130 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_181457_530153#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 130 0 "dpga_flat_0.sr_0._25_.A" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 180293 530114 180294 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_180290_530346#" 60 0 "dpga_flat_0.sr_0._23_.A" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179636 530114 179637 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_179229_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.ctrl" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179550 530114 179551 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_179229_530114#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.ctrl" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179464 530114 179465 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_179229_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.ctrl" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179378 530114 179379 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_179229_530114#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.ctrl" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179282 530114 179283 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.hold2.A" 60 0 "a_179229_530114#" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 179092 530114 179093 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._20_.A1" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "a_178737_530374#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178996 530114 178997 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_178737_530374#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.ctrl" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178910 530114 178911 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_178737_530374#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.ctrl" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178824 530114 178825 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_178737_530374#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.ctrl" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178738 530114 178739 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_178737_530374#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.ctrl" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178541 530114 178542 530115 l=30 w=158 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._20_.X" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 158 0 "a_178449_530333#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178453 530114 178454 530115 l=30 w=158 "dpga_flat_0.sr_0.input1.VPWR" "a_178449_530333#" 60 0 "dpga_flat_0.sr_0._31_.D" 158 0 "dpga_flat_0.sr_0.input1.VPWR" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178243 530114 178244 530115 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.hold2.A" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_178089_530088#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 178089 530114 178090 530115 l=100 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_178089_530088#" 200 0 "a_177831_530088#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177831 530114 177832 530115 l=100 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_177831_530088#" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_177735_530346#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181744 530480 181745 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input3.X" 60 0 "a_181678_530480#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181648 530480 181649 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.hold5.X" 60 0 "a_181457_530153#" 84 0 "a_181678_530480#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181523 530480 181524 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._26_.A1" 60 0 "a_181457_530480#" 84 0 "a_181457_530153#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181427 530480 181428 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_181203_530153#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_181457_530480#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 181259 530480 181260 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input3.X" 60 0 "a_181203_530153#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 180887 530480 180888 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input3.X" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_180719_530412#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 180719 530480 180720 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180719_530412#" 60 0 "a_180653_530480#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 180623 530480 180624 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.hold5.X" 60 0 "a_180290_530346#" 84 0 "a_180653_530480#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 180498 530480 180499 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.hold4.A" 60 0 "a_180432_530480#" 84 0 "a_180290_530346#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 180402 530480 180403 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input3.X" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_180432_530480#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 180293 530434 180294 530435 l=30 w=130 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_180290_530346#" 60 0 "dpga_flat_0.sr_0._23_.A" 130 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 130 0
device msubckt sky130_fd_pr__nfet_01v8 179637 530480 179638 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_179229_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.ctrl" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179551 530480 179552 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_179229_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.ctrl" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179465 530480 179466 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_179229_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.ctrl" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179379 530480 179380 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_179229_530114#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.ctrl" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179282 530480 179283 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.hold2.A" 60 0 "a_179229_530114#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 179092 530480 179093 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._20_.A1" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_178737_530374#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 178995 530480 178996 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178737_530374#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.ctrl" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 178909 530480 178910 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178737_530374#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.ctrl" 84 0
device msubckt sky130_fd_pr__nfet_01v8 178823 530480 178824 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178737_530374#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.ctrl" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 178737 530480 178738 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178737_530374#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.ctrl" 84 0
device msubckt sky130_fd_pr__nfet_01v8 178541 530460 178542 530461 l=30 w=104 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._20_.X" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 104 0 "a_178449_530333#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 178453 530460 178454 530461 l=30 w=104 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178449_530333#" 60 0 "dpga_flat_0.sr_0._31_.D" 104 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 104 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177736 530114 177737 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_177735_530346#" 60 0 "dpga_flat_0.sr_0.hold6.X" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177253 530120 177254 530121 l=30 w=128 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._29_.CLK" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 128 0 "a_176121_530356#" 128 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 177169 530120 177170 530121 l=30 w=128 "dpga_flat_0.sr_0.input1.VPWR" "a_176121_530356#" 60 0 "a_176082_530230#" 128 0 "dpga_flat_0.sr_0.input1.VPWR" 128 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176902 530114 176903 530115 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._15_.X" 60 0 "a_176840_530114#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176810 530114 176811 530115 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_176082_530230#" 60 0 "a_176277_530088#" 84 0 "a_176840_530114#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176711 530114 176712 530115 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_176121_530356#" 60 0 "a_176422_530114#" 84 0 "a_176277_530088#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176571 530114 176572 530115 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_176208_530114#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_176422_530114#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176474 530114 176475 530115 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input1.X" 60 0 "a_176422_530114#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__nfet_01v8 178243 530480 178244 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.hold2.A" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_178089_530088#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 178089 530480 178090 530481 l=100 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178089_530088#" 200 0 "a_177831_530088#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 177831 530480 177832 530481 l=100 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_177831_530088#" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_177735_530346#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 177736 530434 177737 530435 l=30 w=130 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_177735_530346#" 60 0 "dpga_flat_0.sr_0.hold6.X" 130 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 130 0
device msubckt sky130_fd_pr__nfet_01v8 177253 530480 177254 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._29_.CLK" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_176121_530356#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 177169 530480 177170 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176121_530356#" 60 0 "a_176082_530230#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176914 530480 176915 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._15_.X" 60 0 "a_176840_530114#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176277 530114 176278 530115 l=30 w=168 "dpga_flat_0.sr_0.input1.VPWR" "a_176277_530088#" 60 0 "a_176208_530114#" 168 0 "dpga_flat_0.sr_0.input1.VPWR" 168 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176178 530114 176179 530115 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_176121_530356#" 60 0 "a_175804_530246#" 84 0 "a_176208_530114#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176092 530114 176093 530115 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_176082_530230#" 60 0 "a_176038_530114#" 84 0 "a_175804_530246#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 176008 530114 176009 530115 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_175601_530088#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_176038_530114#" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175900 530114 175901 530115 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.input1.X" 60 0 "a_175601_530088#" 84 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175816 530114 175817 530115 l=30 w=84 "dpga_flat_0.sr_0.input1.VPWR" "a_175804_530246#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 84 0 "a_175601_530088#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176819 530492 176820 530493 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176121_530356#" 60 0 "a_176277_530088#" 72 0 "a_176840_530114#" 72 0
device msubckt sky130_fd_pr__nfet_01v8 176723 530492 176724 530493 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176082_530230#" 60 0 "a_176587_530480#" 72 0 "a_176277_530088#" 72 0
device msubckt sky130_fd_pr__nfet_01v8 176557 530480 176558 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176208_530114#" 60 0 "a_176515_530480#" 84 0 "a_176587_530480#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176485 530480 176486 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.X" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_176515_530480#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 176353 530436 176354 530437 l=30 w=128 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176277_530088#" 60 0 "a_176208_530114#" 128 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 128 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175601 530114 175602 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_175601_530088#" 60 0 "dpga_flat_0.sr_0.hold1.A" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175320 530114 175321 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0._29_.Q" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "a_174965_530374#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175224 530114 175225 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_174965_530374#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.ctrl" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175138 530114 175139 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_174965_530374#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.ctrl" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 175052 530114 175053 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_174965_530374#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.ctrl" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174966 530114 174967 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_174965_530374#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.ctrl" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 174221 530114 174222 530115 l=394 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 788 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 173117 530114 173118 530115 l=946 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 1892 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172928 530114 172929 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.sr_0.hold1.A" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "a_172573_530374#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172832 530114 172833 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_172573_530374#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.ctrl" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172746 530114 172747 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_172573_530374#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.ctrl" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172660 530114 172661 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_172573_530374#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.ctrl" 200 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172574 530114 172575 530115 l=30 w=200 "dpga_flat_0.sr_0.input1.VPWR" "a_172573_530374#" 60 0 "dpga_flat_0.sr_0.input1.VPWR" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.ctrl" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 172289 530114 172290 530115 l=118 w=174 "dpga_flat_0.sr_0.input1.VPWR" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 236 0 "dpga_flat_0.sr_0.input1.VPWR" 348 0 "dpga_flat_0.sr_0.input1.VPWR" 0 0
device msubckt sky130_fd_pr__nfet_01v8 176254 530492 176255 530493 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176082_530230#" 60 0 "a_175804_530246#" 72 0 "a_176208_530114#" 72 0
device msubckt sky130_fd_pr__nfet_01v8 176145 530492 176146 530493 l=30 w=72 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_176121_530356#" 60 0 "a_176079_530480#" 72 0 "a_175804_530246#" 72 0
device msubckt sky130_fd_pr__nfet_01v8 176049 530480 176050 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175601_530088#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_176079_530480#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 175900 530480 175901 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.X" 60 0 "a_175839_530480#" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 175809 530480 175810 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175804_530246#" 60 0 "a_175601_530088#" 84 0 "a_175839_530480#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 175601 530434 175602 530435 l=30 w=130 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175601_530088#" 60 0 "dpga_flat_0.sr_0.hold1.A" 130 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 130 0
device msubckt sky130_fd_pr__nfet_01v8 175320 530480 175321 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0._29_.Q" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_174965_530374#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 175223 530480 175224 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_174965_530374#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.ctrl" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 175137 530480 175138 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_174965_530374#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.ctrl" 84 0
device msubckt sky130_fd_pr__nfet_01v8 175051 530480 175052 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_174965_530374#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.ctrl" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 174965 530480 174966 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_174965_530374#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.ctrl" 84 0
device msubckt sky130_fd_pr__nfet_01v8 174221 530454 174222 530455 l=394 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 788 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173117 530454 173118 530455 l=946 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 1892 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 172928 530480 172929 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.hold1.A" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "a_172573_530374#" 84 0
device msubckt sky130_fd_pr__nfet_01v8 172831 530480 172832 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_172573_530374#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.ctrl" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 172745 530480 172746 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_172573_530374#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.ctrl" 84 0
device msubckt sky130_fd_pr__nfet_01v8 172659 530480 172660 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_172573_530374#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.ctrl" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0
device msubckt sky130_fd_pr__nfet_01v8 172573 530480 172574 530481 l=30 w=84 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_172573_530374#" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 84 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.ctrl" 84 0
device msubckt sky130_fd_pr__nfet_01v8 172289 530454 172290 530455 l=118 w=110 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.sr_0.input1.VPWR" 236 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 220 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 166514 534125 166515 534126 l=1084 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_166514_534125#" 0 0 "a_166196_533693#" 70 0 "dpga_flat_0.ota_digpot_0.ota_0.out" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 166196 534125 166197 534126 l=1084 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_166196_534125#" 0 0 "a_166196_533693#" 70 0 "a_165878_535209#" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 165878 534125 165879 534126 l=1084 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_165878_534125#" 0 0 "a_165560_533693#" 70 0 "a_165878_535209#" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 165560 534125 165561 534126 l=1084 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_165560_534125#" 0 0 "a_165560_533693#" 70 0 "a_165242_535209#" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 165242 534125 165243 534126 l=1084 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_165242_534125#" 0 0 "a_164924_533693#" 70 0 "a_165242_535209#" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 164924 534125 164925 534126 l=1084 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_164924_534125#" 0 0 "a_164924_533693#" 70 0 "a_164606_535209#" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 164606 534125 164607 534126 l=1084 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_164606_534125#" 0 0 "a_164288_533693#" 70 0 "a_164606_535209#" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 164288 534125 164289 534126 l=1084 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_164288_534125#" 0 0 "a_164288_533693#" 70 0 "dpga_flat_0.ota_digpot_0.digpotp_0.n8" 70 0
device rsubckt sky130_fd_pr__res_high_po_0p35 188844 537349 188845 537350 l=200 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_188844_537349#" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.n8" 70 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 185544 537445 185545 537446 l=104 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_185544_537445#" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.n8" 70 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 182244 537305 182245 537306 l=244 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_182244_537305#" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.n8" 70 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 178944 537025 178945 537026 l=524 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_178944_537025#" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.n8" 70 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 175344 536465 175345 536466 l=1084 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_175344_536465#" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.n8" 70 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 172144 536465 172145 536466 l=1084 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_172144_536465#" 0 0 "a_171826_536033#" 70 0 "dpga_flat_0.ota_digpot_0.digpotp_0.n8" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 171826 536465 171827 536466 l=1084 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_171826_536465#" 0 0 "a_171826_536033#" 70 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 169044 536465 169045 536466 l=1084 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_169044_536465#" 0 0 "a_168726_536033#" 70 0 "dpga_flat_0.ota_digpot_0.digpotp_0.n8" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 168726 536465 168727 536466 l=1084 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_168726_536465#" 0 0 "a_168726_536033#" 70 0 "a_168408_537549#" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 168408 536465 168409 536466 l=1084 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_168408_536465#" 0 0 "a_168090_536033#" 70 0 "a_168408_537549#" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 168090 536465 168091 536466 l=1084 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_168090_536465#" 0 0 "a_168090_536033#" 70 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 166544 536465 166545 536466 l=1084 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_166544_536465#" 0 0 "a_166226_536033#" 70 0 "dpga_flat_0.ota_digpot_0.digpotp_0.n8" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 166226 536465 166227 536466 l=1084 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_166226_536465#" 0 0 "a_166226_536033#" 70 0 "a_165908_537549#" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 165908 536465 165909 536466 l=1084 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_165908_536465#" 0 0 "a_165590_536033#" 70 0 "a_165908_537549#" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 165590 536465 165591 536466 l=1084 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_165590_536465#" 0 0 "a_165590_536033#" 70 0 "a_165272_537549#" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 165272 536465 165273 536466 l=1084 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_165272_536465#" 0 0 "a_164954_536033#" 70 0 "a_165272_537549#" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 164954 536465 164955 536466 l=1084 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_164954_536465#" 0 0 "a_164954_536033#" 70 0 "a_164636_537549#" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 164636 536465 164637 536466 l=1084 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_164636_536465#" 0 0 "a_164318_536033#" 70 0 "a_164636_537549#" 70 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 164318 536465 164319 536466 l=1084 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "a_164318_536465#" 0 0 "a_164318_536033#" 70 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 70 0
device msubckt sky130_fd_pr__pfet_01v8 162416 536037 162417 536038 l=200 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 400 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 1200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 0 0
device msubckt sky130_fd_pr__pfet_01v8 162036 536037 162037 536038 l=200 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.ota_0.ib" 400 0 "dpga_flat_0.ota_digpot_0.ota_0.ib" 600 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 600 0
device msubckt sky130_fd_pr__pfet_01v8 161778 536037 161779 536038 l=200 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.ota_0.ib" 400 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 600 0 "dpga_flat_0.ota_digpot_0.ota_0.ib" 600 0
device msubckt sky130_fd_pr__pfet_01v8 161396 536037 161397 536038 l=200 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.ota_0.ib" 400 0 "dpga_flat_0.ota_digpot_0.ota_0.b" 600 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 600 0
device msubckt sky130_fd_pr__pfet_01v8 161138 536037 161139 536038 l=200 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.ota_0.ib" 400 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 600 0 "dpga_flat_0.ota_digpot_0.ota_0.b" 600 0
device msubckt sky130_fd_pr__pfet_01v8 160880 536037 160881 536038 l=200 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.ota_0.ib" 400 0 "dpga_flat_0.ota_digpot_0.ota_0.b" 600 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 600 0
device msubckt sky130_fd_pr__pfet_01v8 160496 536037 160497 536038 l=200 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.ota_0.ib" 400 0 "dpga_flat_0.ota_digpot_0.ota_0.out" 600 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 600 0
device msubckt sky130_fd_pr__pfet_01v8 160238 536037 160239 536038 l=200 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.ota_0.ib" 400 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 600 0 "dpga_flat_0.ota_digpot_0.ota_0.out" 600 0
device msubckt sky130_fd_pr__pfet_01v8 159980 536037 159981 536038 l=200 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.ota_0.ib" 400 0 "dpga_flat_0.ota_digpot_0.ota_0.out" 600 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 600 0
device msubckt sky130_fd_pr__pfet_01v8 159722 536037 159723 536038 l=200 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.ota_0.ib" 400 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 600 0 "dpga_flat_0.ota_digpot_0.ota_0.out" 600 0
device msubckt sky130_fd_pr__pfet_01v8 159464 536037 159465 536038 l=200 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.ota_0.ib" 400 0 "dpga_flat_0.ota_digpot_0.ota_0.out" 600 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 600 0
device msubckt sky130_fd_pr__pfet_01v8 159206 536037 159207 536038 l=200 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.ota_0.ib" 400 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 600 0 "dpga_flat_0.ota_digpot_0.ota_0.out" 600 0
device msubckt sky130_fd_pr__pfet_01v8 158948 536037 158949 536038 l=200 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.ota_0.ib" 400 0 "dpga_flat_0.ota_digpot_0.ota_0.out" 600 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 600 0
device msubckt sky130_fd_pr__pfet_01v8 158690 536037 158691 536038 l=200 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.ota_0.ib" 400 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 600 0 "dpga_flat_0.ota_digpot_0.ota_0.out" 600 0
device msubckt sky130_fd_pr__pfet_01v8 158432 536037 158433 536038 l=200 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.ota_0.ib" 400 0 "dpga_flat_0.ota_digpot_0.ota_0.out" 600 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 600 0
device msubckt sky130_fd_pr__pfet_01v8 158174 536037 158175 536038 l=200 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.ota_0.ib" 400 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 600 0 "dpga_flat_0.ota_digpot_0.ota_0.out" 600 0
device msubckt sky130_fd_pr__pfet_01v8 157796 536037 157797 536038 l=200 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 400 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 1200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 0 0
device msubckt sky130_fd_pr__pfet_01v8 162326 537057 162327 537058 l=30 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.ota_0.b" 60 0 "dpga_flat_0.ota_digpot_0.ota_0.b" 0 0 "dpga_flat_0.ota_digpot_0.ota_0.b" 1200 0
device msubckt sky130_fd_pr__pfet_01v8 162102 537057 162103 537058 l=30 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.n8" 60 0 "dpga_flat_0.ota_digpot_0.ota_0.c" 600 0 "dpga_flat_0.ota_digpot_0.ota_0.b" 600 0
device msubckt sky130_fd_pr__pfet_01v8 162006 537057 162007 537058 l=30 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.n8" 60 0 "dpga_flat_0.ota_digpot_0.ota_0.b" 600 0 "dpga_flat_0.ota_digpot_0.ota_0.c" 600 0
device msubckt sky130_fd_pr__pfet_01v8 161910 537057 161911 537058 l=30 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.n8" 60 0 "dpga_flat_0.ota_digpot_0.ota_0.c" 600 0 "dpga_flat_0.ota_digpot_0.ota_0.b" 600 0
device msubckt sky130_fd_pr__pfet_01v8 161702 537057 161703 537058 l=30 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.ota_0.inp" 60 0 "dpga_flat_0.ota_digpot_0.ota_0.b" 600 0 "dpga_flat_0.ota_digpot_0.ota_0.d" 600 0
device msubckt sky130_fd_pr__pfet_01v8 161606 537057 161607 537058 l=30 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.ota_0.inp" 60 0 "dpga_flat_0.ota_digpot_0.ota_0.d" 600 0 "dpga_flat_0.ota_digpot_0.ota_0.b" 600 0
device msubckt sky130_fd_pr__pfet_01v8 161510 537057 161511 537058 l=30 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.ota_0.inp" 60 0 "dpga_flat_0.ota_digpot_0.ota_0.b" 600 0 "dpga_flat_0.ota_digpot_0.ota_0.d" 600 0
device msubckt sky130_fd_pr__pfet_01v8 161306 537057 161307 537058 l=30 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.ota_0.b" 60 0 "dpga_flat_0.ota_digpot_0.ota_0.b" 1200 0 "dpga_flat_0.ota_digpot_0.ota_0.b" 0 0
device msubckt sky130_fd_pr__pfet_01v8 190916 538557 190917 538558 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 2000 0
device msubckt sky130_fd_pr__pfet_01v8 190716 538957 190717 538958 l=30 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.nctrl" 600 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 600 0
device msubckt sky130_fd_pr__pfet_01v8 190499 538564 190500 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 190403 538564 190404 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 190307 538564 190308 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 190211 538564 190212 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 190115 538564 190116 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 190019 538564 190020 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 189923 538564 189924 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 189827 538564 189828 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 189731 538564 189732 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 189635 538564 189636 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 189539 538564 189540 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 189443 538564 189444 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 189216 538557 189217 538558 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 0 0
device msubckt sky130_fd_pr__pfet_01v8 187616 538557 187617 538558 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 0 0
device msubckt sky130_fd_pr__pfet_01v8 187416 538957 187417 538958 l=30 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.nctrl" 600 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 600 0
device msubckt sky130_fd_pr__pfet_01v8 187199 538564 187200 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 187103 538564 187104 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 187007 538564 187008 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 186911 538564 186912 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 186815 538564 186816 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 186719 538564 186720 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 186623 538564 186624 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 186527 538564 186528 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 186431 538564 186432 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 186335 538564 186336 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 186239 538564 186240 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 186143 538564 186144 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 185916 538557 185917 538558 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 0 0
device msubckt sky130_fd_pr__pfet_01v8 184316 538557 184317 538558 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 0 0
device msubckt sky130_fd_pr__pfet_01v8 184116 538957 184117 538958 l=30 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.nctrl" 600 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 600 0
device msubckt sky130_fd_pr__pfet_01v8 183899 538564 183900 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 183803 538564 183804 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 183707 538564 183708 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 183611 538564 183612 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 183515 538564 183516 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 183419 538564 183420 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 183323 538564 183324 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 183227 538564 183228 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 183131 538564 183132 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 183035 538564 183036 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 182939 538564 182940 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 182843 538564 182844 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 182616 538557 182617 538558 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 0 0
device msubckt sky130_fd_pr__pfet_01v8 181016 538557 181017 538558 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 0 0
device msubckt sky130_fd_pr__pfet_01v8 180816 538957 180817 538958 l=30 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.nctrl" 600 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 600 0
device msubckt sky130_fd_pr__pfet_01v8 180599 538564 180600 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 180503 538564 180504 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 180407 538564 180408 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 180311 538564 180312 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 180215 538564 180216 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 180119 538564 180120 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 180023 538564 180024 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 179927 538564 179928 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 179831 538564 179832 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 179735 538564 179736 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 179639 538564 179640 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 179543 538564 179544 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 179316 538557 179317 538558 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 0 0
device msubckt sky130_fd_pr__pfet_01v8 177416 538557 177417 538558 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 0 0
device msubckt sky130_fd_pr__pfet_01v8 177216 538957 177217 538958 l=30 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.nctrl" 600 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 600 0
device msubckt sky130_fd_pr__pfet_01v8 176999 538564 177000 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 176903 538564 176904 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 176807 538564 176808 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 176711 538564 176712 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 176615 538564 176616 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 176519 538564 176520 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 176423 538564 176424 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 176327 538564 176328 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 176231 538564 176232 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 176135 538564 176136 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 176039 538564 176040 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 175943 538564 175944 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 175716 538557 175717 538558 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 0 0
device msubckt sky130_fd_pr__pfet_01v8 173916 538557 173917 538558 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 0 0
device msubckt sky130_fd_pr__pfet_01v8 173716 538957 173717 538958 l=30 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.nctrl" 600 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 600 0
device msubckt sky130_fd_pr__pfet_01v8 173499 538564 173500 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 173403 538564 173404 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 173307 538564 173308 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 173211 538564 173212 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 173115 538564 173116 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 173019 538564 173020 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 172923 538564 172924 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 172827 538564 172828 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 172731 538564 172732 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 172635 538564 172636 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 172539 538564 172540 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 172443 538564 172444 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 172216 538557 172217 538558 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 0 0
device msubckt sky130_fd_pr__pfet_01v8 170216 538557 170217 538558 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 0 0
device msubckt sky130_fd_pr__pfet_01v8 170016 538957 170017 538958 l=30 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.nctrl" 600 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 600 0
device msubckt sky130_fd_pr__pfet_01v8 169799 538564 169800 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 169703 538564 169704 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 169607 538564 169608 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 169511 538564 169512 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 169415 538564 169416 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 169319 538564 169320 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 169223 538564 169224 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 169127 538564 169128 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 169031 538564 169032 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 168935 538564 168936 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 168839 538564 168840 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 168743 538564 168744 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 168516 538557 168517 538558 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 0 0
device msubckt sky130_fd_pr__pfet_01v8 166416 538557 166417 538558 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 0 0
device msubckt sky130_fd_pr__pfet_01v8 166216 538957 166217 538958 l=30 w=600 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.nctrl" 600 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" 600 0
device msubckt sky130_fd_pr__pfet_01v8 165999 538564 166000 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 165903 538564 165904 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 165807 538564 165808 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 165711 538564 165712 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 165615 538564 165616 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 165519 538564 165520 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 165423 538564 165424 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 165327 538564 165328 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 165231 538564 165232 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 165135 538564 165136 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 165039 538564 165040 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 164943 538564 164944 538565 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.nctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0
device msubckt sky130_fd_pr__pfet_01v8 164716 538557 164717 538558 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 0 0
device msubckt sky130_fd_pr__nfet_01v8 162312 538229 162313 538230 l=200 w=200 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 400 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 400 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 161932 538229 161933 538230 l=200 w=200 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.ota_0.c" 400 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 200 0 "dpga_flat_0.ota_digpot_0.ota_0.c" 200 0
device msubckt sky130_fd_pr__nfet_01v8 161532 538229 161533 538230 l=200 w=200 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.ota_0.c" 400 0 "dpga_flat_0.ota_digpot_0.ota_0.d" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 200 0
device msubckt sky130_fd_pr__nfet_01v8 161152 538229 161153 538230 l=200 w=200 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.ota_0.d" 400 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 200 0 "dpga_flat_0.ota_digpot_0.ota_0.out" 200 0
device msubckt sky130_fd_pr__nfet_01v8 160894 538229 160895 538230 l=200 w=200 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.ota_0.d" 400 0 "dpga_flat_0.ota_digpot_0.ota_0.out" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 200 0
device msubckt sky130_fd_pr__nfet_01v8 160636 538229 160637 538230 l=200 w=200 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.ota_0.d" 400 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 200 0 "dpga_flat_0.ota_digpot_0.ota_0.out" 200 0
device msubckt sky130_fd_pr__nfet_01v8 160378 538229 160379 538230 l=200 w=200 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.ota_0.d" 400 0 "dpga_flat_0.ota_digpot_0.ota_0.out" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 200 0
device msubckt sky130_fd_pr__nfet_01v8 160120 538229 160121 538230 l=200 w=200 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.ota_0.d" 400 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 200 0 "dpga_flat_0.ota_digpot_0.ota_0.out" 200 0
device msubckt sky130_fd_pr__nfet_01v8 159862 538229 159863 538230 l=200 w=200 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.ota_0.d" 400 0 "dpga_flat_0.ota_digpot_0.ota_0.out" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 200 0
device msubckt sky130_fd_pr__nfet_01v8 159604 538229 159605 538230 l=200 w=200 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.ota_0.d" 400 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 200 0 "dpga_flat_0.ota_digpot_0.ota_0.out" 200 0
device msubckt sky130_fd_pr__nfet_01v8 159346 538229 159347 538230 l=200 w=200 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.ota_0.d" 400 0 "dpga_flat_0.ota_digpot_0.ota_0.out" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 200 0
device msubckt sky130_fd_pr__nfet_01v8 159088 538229 159089 538230 l=200 w=200 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.ota_0.d" 400 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 200 0 "dpga_flat_0.ota_digpot_0.ota_0.out" 200 0
device msubckt sky130_fd_pr__nfet_01v8 158712 538229 158713 538230 l=200 w=200 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 400 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 400 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 190912 540079 190913 540080 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 2000 0
device msubckt sky130_fd_pr__nfet_01v8 190712 540079 190713 540080 l=30 w=200 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.nctrl" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 200 0
device msubckt sky130_fd_pr__nfet_01v8 190495 540086 190496 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 190399 540086 190400 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 190303 540086 190304 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 190207 540086 190208 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 190111 540086 190112 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 190015 540086 190016 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 189919 540086 189920 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 189823 540086 189824 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 189727 540086 189728 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 189631 540086 189632 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 189535 540086 189536 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 189439 540086 189440 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_1.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 189232 540079 189233 540080 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187612 540079 187613 540080 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 187412 540079 187413 540080 l=30 w=200 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.nctrl" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 200 0
device msubckt sky130_fd_pr__nfet_01v8 187195 540086 187196 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 187099 540086 187100 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 187003 540086 187004 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 186907 540086 186908 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 186811 540086 186812 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 186715 540086 186716 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 186619 540086 186620 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 186523 540086 186524 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 186427 540086 186428 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 186331 540086 186332 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 186235 540086 186236 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 186139 540086 186140 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 185932 540079 185933 540080 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184312 540079 184313 540080 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 184112 540079 184113 540080 l=30 w=200 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.nctrl" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 200 0
device msubckt sky130_fd_pr__nfet_01v8 183895 540086 183896 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 183799 540086 183800 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 183703 540086 183704 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 183607 540086 183608 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 183511 540086 183512 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 183415 540086 183416 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 183319 540086 183320 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 183223 540086 183224 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 183127 540086 183128 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 183031 540086 183032 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 182935 540086 182936 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 182839 540086 182840 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_2.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 182632 540079 182633 540080 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 0 0
device msubckt sky130_fd_pr__nfet_01v8 181012 540079 181013 540080 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 180812 540079 180813 540080 l=30 w=200 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.nctrl" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 200 0
device msubckt sky130_fd_pr__nfet_01v8 180595 540086 180596 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 180499 540086 180500 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 180403 540086 180404 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 180307 540086 180308 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 180211 540086 180212 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 180115 540086 180116 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 180019 540086 180020 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 179923 540086 179924 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 179827 540086 179828 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 179731 540086 179732 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 179635 540086 179636 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 179539 540086 179540 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_3.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 179332 540079 179333 540080 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177412 540079 177413 540080 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 177212 540079 177213 540080 l=30 w=200 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.nctrl" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 200 0
device msubckt sky130_fd_pr__nfet_01v8 176995 540086 176996 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 176899 540086 176900 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 176803 540086 176804 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 176707 540086 176708 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 176611 540086 176612 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 176515 540086 176516 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 176419 540086 176420 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 176323 540086 176324 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 176227 540086 176228 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 176131 540086 176132 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 176035 540086 176036 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 175939 540086 175940 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_5.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 175732 540079 175733 540080 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173912 540079 173913 540080 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 173712 540079 173713 540080 l=30 w=200 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.nctrl" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 200 0
device msubckt sky130_fd_pr__nfet_01v8 173495 540086 173496 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 173399 540086 173400 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 173303 540086 173304 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 173207 540086 173208 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 173111 540086 173112 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 173015 540086 173016 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 172919 540086 172920 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 172823 540086 172824 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 172727 540086 172728 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 172631 540086 172632 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 172535 540086 172536 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 172439 540086 172440 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_6.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 172232 540079 172233 540080 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 0 0
device msubckt sky130_fd_pr__nfet_01v8 170212 540079 170213 540080 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 170012 540079 170013 540080 l=30 w=200 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.nctrl" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 200 0
device msubckt sky130_fd_pr__nfet_01v8 169795 540086 169796 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 169699 540086 169700 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 169603 540086 169604 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 169507 540086 169508 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 169411 540086 169412 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 169315 540086 169316 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 169219 540086 169220 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 169123 540086 169124 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 169027 540086 169028 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 168931 540086 168932 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 168835 540086 168836 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 168739 540086 168740 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_7.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 168532 540079 168533 540080 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 0 0
device msubckt sky130_fd_pr__nfet_01v8 166412 540079 166413 540080 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 0 0
device msubckt sky130_fd_pr__nfet_01v8 166212 540079 166213 540080 l=30 w=200 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.nctrl" 200 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" 200 0
device msubckt sky130_fd_pr__nfet_01v8 165995 540086 165996 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 165899 540086 165900 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 165803 540086 165804 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 165707 540086 165708 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 165611 540086 165612 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 165515 540086 165516 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 165419 540086 165420 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 165323 540086 165324 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 165227 540086 165228 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 165131 540086 165132 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 165035 540086 165036 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 164939 540086 164940 540087 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.ctrl" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_4.b" 1000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 1000 0
device msubckt sky130_fd_pr__nfet_01v8 164732 540079 164733 540080 l=30 w=1000 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.vgnd" "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 60 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 2000 0 "dpga_flat_0.ota_digpot_0.digpotp_0.tg_0.a" 0 0
