Source Block: oh/elink/hdl/eclocks.v@145:155@HdlIdDef

   assign elink_reset  =  (reset_state[2:0]!=`ACTIVE);
     
`ifdef TARGET_XILINX	

   wire       cclk_fb;
   wire       lclk_fb;
   wire       cclk;
   wire       cclk_alt;
   
   //###########################

Diff Content:
- 150    wire       cclk_fb;

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/eclocks.v@146:156
   assign elink_reset  =  (reset_state[2:0]!=`ACTIVE);
     
`ifdef TARGET_XILINX	

   wire       cclk_fb;
   wire       lclk_fb;
   wire       cclk;
   wire       cclk_alt;
   
   //###########################
   // MMCM/PLL FOR CCLK AND TX

