# VLSI Physical Design: Floorplanning, Pin Assignment, and Power/Ground Routing

Floorplanning is the second step in the VLSI physical design flow, following partitioning. While partitioning divides a design into individual modules, floorplanning determines the shape, relative location of each block, and pin positions to optimize the chip layout. It handles both hard blocks (fixed area and dimensions, e.g., PLLs, ADCs, or memory from a compiler) and soft blocks (fixed area but flexible aspect ratio). In contrast, placement is a more restricted stage where block shapes are fixed and exact coordinates are assigned, whereas floorplanning only provides relative positions. Inputs for floorplanning include the set of blocks, their areas, possible orientations, number of pins, and the netlist describing interconnections. Placement requires fewer inputs: predefined block shapes, pin locations, and netlist. The output of floorplanning feeds directly into the placement stage.

The objectives of floorplanning are to determine block locations and shapes for efficient gate placement, assign pin locations to minimize interconnect distance, minimize total wirelength to reduce propagation delay and power, and optimize the global bounding box, which is the minimum axis-aligned rectangle enclosing all blocks. Combined objective functions can be defined as 
Objective
=
ğ›¼
â‹…
Area
+
(
1
âˆ’
ğ›¼
)
â‹…
Wirelength
,
0
â‰¤
ğ›¼
â‰¤
1
Objective=Î±â‹…Area+(1âˆ’Î±)â‹…Wirelength,0â‰¤Î±â‰¤1, allowing prioritization between area and wirelength optimization. Signal delay along critical paths is also considered using static timing analysis (STA).

Floorplanning techniques include slicing floor plans, where the chip is recursively divided into horizontal and vertical rectangles, represented by a slicing tree with leaves as blocks and internal nodes as cuts. The slicing tree can be compactly represented using Polish expressions. Non-slicing floor plans allow more flexible block arrangements, such as wheels. Additional representations include constraint graphs (horizontal for width, vertical for height) and sequence pairs to encode relative block positions. In the horizontal constraint graph (HCG), an edge from block 
ğ‘€
ğ‘–
M
i
	â€‹

 to 
ğ‘€
ğ‘—
M
j
	â€‹

 exists if 
ğ‘€
ğ‘–
M
i
	â€‹

 is left of 
ğ‘€
ğ‘—
M
j
	â€‹

, with a source node placed left of all blocks and a sink node to the right. In the vertical constraint graph (VCG), an edge exists if 
ğ‘€
ğ‘–
M
i
	â€‹

 is below 
ğ‘€
ğ‘—
M
j
	â€‹

, with the source node below all blocks and the sink node above. Redundant edges are removed to simplify the graph.

A sequence pair uses two sequences 
ğ‘†
+
S
+
 and 
ğ‘†
âˆ’
S
âˆ’
 to represent a floorplan. Relative positions are encoded as: 
ğ´
A left of 
ğµ
B if 
ğ´
A appears before 
ğµ
B in both sequences, 
ğ´
A above 
ğµ
B if 
ğ´
A appears before 
ğµ
B in 
ğ‘†
+
S
+
 and after 
ğµ
B in 
ğ‘†
âˆ’
S
âˆ’
, 
ğ´
A below 
ğµ
B if 
ğ´
A appears after 
ğµ
B in 
ğ‘†
+
S
+
 and before 
ğµ
B in 
ğ‘†
âˆ’
S
âˆ’
, and 
ğ´
A right of 
ğµ
B if 
ğ´
A appears after 
ğµ
B in both sequences. The floorplan can be derived from a sequence pair given the origin, block widths and heights, and packing direction. The x and y coordinates of each block are computed using the Longest Common Subsequence (LCS) algorithm, which respects sequence pair constraints. For x-coordinates, the input is 
ğ‘†
+
S
+
, 
ğ‘†
âˆ’
S
âˆ’
, and block widths; for y-coordinates, 
ğ‘†
+
S
+
 (reversed), 
ğ‘†
âˆ’
S
âˆ’
, and block heights are used. For two blocks 
ğ´
A and 
ğµ
B with lower-left coordinates 
(
ğ‘‹
ğ‘
,
ğ‘Œ
ğ‘
)
(X
a
	â€‹

,Y
a
	â€‹

) and 
(
ğ‘‹
ğ‘
,
ğ‘Œ
ğ‘
)
(X
b
	â€‹

,Y
b
	â€‹

), and dimensions 
(
ğ‘Š
ğ‘
,
ğ»
ğ‘
)
(W
a
	â€‹

,H
a
	â€‹

) and 
(
ğ‘Š
ğ‘
,
ğ»
ğ‘
)
(W
b
	â€‹

,H
b
	â€‹

), 
ğ´
A is left of 
ğµ
B if 
ğ‘‹
ğ‘
+
ğ‘Š
ğ‘
â‰¤
ğ‘‹
ğ‘
X
a
	â€‹

+W
a
	â€‹

â‰¤X
b
	â€‹

 and not above/below, and 
ğ´
A is above 
ğµ
B if 
ğ‘Œ
ğ‘
â‰¥
ğ‘Œ
ğ‘
+
ğ»
ğ‘
Y
a
	â€‹

â‰¥Y
b
	â€‹

+H
b
	â€‹

. After computing coordinates via LCS, the global bounding box is determined as 
Width
=
max
â¡
(
ğ‘‹
ğ‘–
+
ğ‘Š
ğ‘–
)
,
Height
=
max
â¡
(
ğ‘Œ
ğ‘–
+
ğ»
ğ‘–
)
Width=max(X
i
	â€‹

+W
i
	â€‹

),Height=max(Y
i
	â€‹

+H
i
	â€‹

), ensuring all positional constraints are satisfied.

Floorplanning algorithms aim to minimize floorplan area while optimizing block orientation and placement to satisfy constraints. The shape function defines feasible width-height combinations for each block while keeping area constant: 
ğ´
=
ğ‘¤
Ã—
â„
A=wÃ—h. Multiple combinations can satisfy the area constraint, but only the non-dominated corner points along the boundary are candidates for optimization. The top-level floorplan shape function is determined using a bottom-up strategy, combining individual block shape functions through vertical composition (
ğ‘Š
floor
=
max
â¡
(
ğ‘Š
ğ‘–
)
,
ğ»
floor
=
âˆ‘
ğ»
ğ‘–
W
floor
	â€‹

=max(W
i
	â€‹

),H
floor
	â€‹

=âˆ‘H
i
	â€‹

) or horizontal composition (
ğ‘Š
floor
=
âˆ‘
ğ‘Š
ğ‘–
,
ğ»
floor
=
max
â¡
(
ğ»
ğ‘–
)
W
floor
	â€‹

=âˆ‘W
i
	â€‹

,H
floor
	â€‹

=max(H
i
	â€‹

)). The floorplan area is 
ğ´
floor
=
ğ‘Š
floor
Ã—
ğ»
floor
A
floor
	â€‹

=W
floor
	â€‹

Ã—H
floor
	â€‹

, and the combination with minimum area is selected. A top-down trace then determines the final dimensions and orientation of each block.

Common floorplanning algorithms include Linear Ordering, which generates an initial block sequence minimizing wirelength by computing gains (
Gain
=
terminating nets
âˆ’
new nets
Gain=terminating netsâˆ’new nets), Cluster Growth, which iteratively adds blocks to a growing cluster to minimize bounding box area, and Simulated Annealing, a stochastic optimization that can accept worse solutions with probability 
ğ‘ƒ
(
accept
)
=
ğ‘’
âˆ’
Î”
ğ¶
/
ğ‘‡
P(accept)=e
âˆ’Î”C/T
 to escape local minima.

Following floorplanning, pin assignment connects all nets to unique pin locations, optimizing routability, wirelength, and signal integrity. External pins connect incoming and outgoing signals to I/O pins, reducing parasitics, while internal pins reduce congestion and wirelength within modules. Pins can be functionally equivalent (swappable without affecting functionality) or electrically equivalent (connected to the same net). Methods include the concentric circle approach, projecting pins onto circles and iteratively minimizing Euclidean distance 
ğ‘‘
=
(
ğ‘¥
2
âˆ’
ğ‘¥
1
)
2
+
(
ğ‘¦
2
âˆ’
ğ‘¦
1
)
2
d=
(x
2
	â€‹

âˆ’x
1
	â€‹

)
2
+(y
2
	â€‹

âˆ’y
1
	â€‹

)
2
	â€‹

, and topological pin assignment, which considers external block positions and multipin nets.

Finally, power and ground routing ensures reliable chip operation. The goal is to design a power distribution network (PDN) that minimizes IR drop, balances power density, and accommodates dynamic voltage/current variations. Inputs include total chip power, maximum power density, and block-specific current requirements. VDD and ground connections are routed using thick metal lines with multiple vias for low resistance. Approaches include planar routing for full-custom designs, using a Hamiltonian path to connect all blocks, and mesh routing for standard-cell designs, where rings and metal grids provide robust power delivery. Key considerations include power density (
Power Density
=
Power in region
/
Area of region
Power Density=Power in region/Area of region), metal width proportional to total current, and minimizing IR drop with wider metals and multiple vias.

In summary, VLSI floorplanning, pin assignment, and power/ground routing combine algorithmic strategies, geometric representations, and optimization techniques to minimize area, wirelength, and delay, while ensuring signal integrity, routability, and reliable power delivery. Proper understanding of constraint graphs, sequence pairs, shape functions, composition strategies, and optimization algorithms enables designers to systematically generate efficient and manufacturable layouts.
