Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programms/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b8ba7c37795542ebba50e6658b7422a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_CYBERcobra_behav xil_defaultlib.tb_CYBERcobra xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/MIET-APS-Labs/LAB2_Register_file_and_memory/RegFile_and_memory.srcs/sim_1/new/tb_CYBERcobra.sv" Line 22. Module tb_CYBERcobra has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/MIET-APS-Labs/LAB2_Register_file_and_memory/RegFile_and_memory.srcs/sources_1/new/program_counter.sv" Line 23. Module program_counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/MIET-APS-Labs/LAB2_Register_file_and_memory/src/rf_riscv.sv" Line 1. Module rf_riscv has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/MIET-APS-Labs/LAB2_Register_file_and_memory/RegFile_and_memory.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.alu_opcodes_pkg
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.fulladder32_default
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.alu_riscv
Compiling module xil_defaultlib.rf_riscv
Compiling module xil_defaultlib.CYBERcobra
Compiling module xil_defaultlib.tb_CYBERcobra
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CYBERcobra_behav
