cocci_test_suite() {
	u32 cocci_id/* drivers/irqchip/qcom-pdc.c 77 */;
	bool cocci_id/* drivers/irqchip/qcom-pdc.c 74 */;
	struct irq_data *cocci_id/* drivers/irqchip/qcom-pdc.c 74 */;
	void cocci_id/* drivers/irqchip/qcom-pdc.c 74 */;
	bool *cocci_id/* drivers/irqchip/qcom-pdc.c 56 */;
	enum irqchip_irq_state cocci_id/* drivers/irqchip/qcom-pdc.c 55 */;
	void __iomem *cocci_id/* drivers/irqchip/qcom-pdc.c 40 */;
	struct device_node *cocci_id/* drivers/irqchip/qcom-pdc.c 341 */;
	const struct irq_domain_ops cocci_id/* drivers/irqchip/qcom-pdc.c 335 */;
	enum irq_domain_bus_token cocci_id/* drivers/irqchip/qcom-pdc.c 330 */;
	struct pdc_pin_region {
		u32 pin_base;
		u32 parent_base;
		u32 cnt;
	} cocci_id/* drivers/irqchip/qcom-pdc.c 33 */;
	struct irq_fwspec cocci_id/* drivers/irqchip/qcom-pdc.c 247 */;
	struct irq_fwspec *cocci_id/* drivers/irqchip/qcom-pdc.c 246 */;
	void *cocci_id/* drivers/irqchip/qcom-pdc.c 244 */;
	struct irq_domain *cocci_id/* drivers/irqchip/qcom-pdc.c 243 */;
	unsigned int cocci_id/* drivers/irqchip/qcom-pdc.c 243 */;
	unsigned long *cocci_id/* drivers/irqchip/qcom-pdc.c 229 */;
	unsigned int *cocci_id/* drivers/irqchip/qcom-pdc.c 229 */;
	struct pdc_pin_region *cocci_id/* drivers/irqchip/qcom-pdc.c 216 */;
	irq_hw_number_t cocci_id/* drivers/irqchip/qcom-pdc.c 213 */;
	int cocci_id/* drivers/irqchip/qcom-pdc.c 213 */;
	struct irq_chip cocci_id/* drivers/irqchip/qcom-pdc.c 195 */;
	enum pdc_irq_config_bits cocci_id/* drivers/irqchip/qcom-pdc.c 161 */;
	enum pdc_irq_config_bits{PDC_LEVEL_LOW=0b000, PDC_EDGE_FALLING=0b010, PDC_LEVEL_HIGH=0b100, PDC_EDGE_RISING=0b110, PDC_EDGE_DUAL=0b111,} cocci_id/* drivers/irqchip/qcom-pdc.c 139 */;
}
