static void T_1 F_1 ( char * V_1 , int * V_2 )\r\n{\r\nif ( V_2 [ 0 ] == 3 )\r\nF_2 ( V_3 L_1 , V_2 [ 1 ] , V_2 [ 2 ] , V_2 [ 3 ] , V_1 ) ;\r\nelse if ( V_2 [ 0 ] == 4 )\r\nF_2 ( V_3 L_2 , V_2 [ 1 ] , V_2 [ 2 ] , V_2 [ 3 ] , V_2 [ 4 ] , V_1 ) ;\r\nelse\r\nF_2 ( V_3 L_3 , V_2 [ 1 ] , V_2 [ 2 ] , V_2 [ 3 ] , V_2 [ 4 ] , V_2 [ 5 ] , V_1 ) ;\r\n}\r\nstatic int T_1 F_3 ( char * V_4 )\r\n{\r\nstatic short V_5 ;\r\nshort V_6 ;\r\nint V_2 [ 6 ] ;\r\n( void ) F_4 ( V_4 , F_5 ( V_2 ) , V_2 ) ;\r\nif ( V_5 >= V_7 ) {\r\nF_2 ( V_3 L_4 L_5 , V_8 ) ;\r\nreturn 0 ;\r\n}\r\nif ( ( V_2 [ 0 ] < 3 ) || ( V_2 [ 0 ] > 5 ) ) {\r\nF_2 ( V_3 L_6 L_7 L_8 , V_8 ) ;\r\n} else {\r\nfor ( V_6 = 0 ; V_6 < V_9 ; V_6 ++ )\r\nif ( V_2 [ 1 ] == V_10 [ V_6 ] )\r\nbreak;\r\nif ( V_6 == V_9 ) {\r\nF_1 ( L_9 , V_2 ) ;\r\nreturn 0 ;\r\n} else\r\nV_11 [ V_5 ] . V_12 = V_2 [ 1 ] ;\r\nfor ( V_6 = 0 ; V_6 < V_13 ; V_6 ++ )\r\nif ( V_2 [ 2 ] == V_14 [ V_6 ] )\r\nbreak;\r\nif ( V_6 == V_13 ) {\r\nF_1 ( L_10 , V_2 ) ;\r\nreturn 0 ;\r\n} else\r\nV_11 [ V_5 ] . V_15 = V_2 [ 2 ] ;\r\nfor ( V_6 = 0 ; V_6 < V_16 ; V_6 ++ )\r\nif ( V_2 [ 3 ] == V_17 [ V_6 ] )\r\nbreak;\r\nif ( V_6 == V_16 ) {\r\nF_1 ( L_11 , V_2 ) ;\r\nreturn 0 ;\r\n} else\r\nV_11 [ V_5 ] . V_18 = V_2 [ 3 ] ;\r\nif ( V_2 [ 0 ] > 3 ) {\r\nif ( ( V_2 [ 4 ] < 500 ) || ( V_2 [ 4 ] > 31875 ) ) {\r\nF_1 ( L_12 L_13 , V_2 ) ;\r\nV_11 [ V_5 ] . V_19 = V_20 ;\r\n} else\r\nV_11 [ V_5 ] . V_19 = V_2 [ 4 ] / 125 ;\r\n} else\r\nV_11 [ V_5 ] . V_19 = V_20 ;\r\nif ( V_2 [ 0 ] > 4 ) {\r\nif ( ( V_2 [ 5 ] < 500 ) || ( V_2 [ 5 ] > 31875 ) ) {\r\nF_1 ( L_14 L_13 , V_2 ) ;\r\nV_11 [ V_5 ] . V_21 = V_22 ;\r\n} else\r\nV_11 [ V_5 ] . V_21 = V_2 [ 5 ] / 125 ;\r\n} else\r\nV_11 [ V_5 ] . V_21 = V_22 ;\r\nif ( V_5 ) {\r\nfor ( V_6 = 0 ; V_6 < ( V_5 - 1 ) ; V_6 ++ ) {\r\nint V_23 = V_6 + 1 ;\r\nfor (; V_23 < V_5 ; V_23 ++ )\r\nif ( V_11 [ V_6 ] . V_12 == V_11 [ V_23 ] . V_12 ) {\r\nF_1 ( L_15 , V_2 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_11 [ V_6 ] . V_15 == V_11 [ V_23 ] . V_15 ) {\r\nF_1 ( L_16 L_17 , V_2 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_11 [ V_6 ] . V_18 == V_11 [ V_23 ] . V_18 ) {\r\nF_1 ( L_18 L_19 , V_2 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\n}\r\nF_6 ( V_24 L_20\r\nL_21 , V_11 [ V_5 ] . V_12 , V_11 [ V_5 ] . V_15 , V_11 [ V_5 ] . V_18 , V_11 [ V_5 ] . V_19 * 125 , V_11 [ V_5 ] . V_21 * 125 ) ;\r\nV_5 ++ ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic inline void F_7 ( T_2 * V_25 , int V_26 )\r\n{\r\n* V_25 ++ = ( unsigned ) V_26 >> 16 ;\r\n* V_25 ++ = ( unsigned ) V_26 >> 8 ;\r\n* V_25 ++ = V_26 ;\r\n}\r\nstatic inline int F_8 ( T_2 * V_25 )\r\n{\r\nreturn ( V_25 [ 0 ] << 16 ) | ( V_25 [ 1 ] << 8 ) | V_25 [ 2 ] ;\r\n}\r\nstatic inline void F_9 ( T_3 * V_27 )\r\n{\r\nV_27 -> V_28 |= V_29 ;\r\nF_10 ( V_27 -> V_28 , V_27 -> V_18 + V_30 ) ;\r\n}\r\nstatic inline void F_11 ( T_3 * V_27 )\r\n{\r\nunsigned long V_31 ;\r\nV_27 -> V_28 |= V_32 ;\r\nF_10 ( V_27 -> V_28 , V_27 -> V_18 + V_30 ) ;\r\nV_31 = F_12 () ;\r\nF_13 ( V_27 -> V_15 , V_33 ) ;\r\nF_14 ( V_27 -> V_15 ) ;\r\nF_15 ( V_31 ) ;\r\n}\r\nstatic inline short F_16 ( unsigned V_34 , unsigned V_35 , unsigned V_36 , unsigned V_37 )\r\n{\r\nunsigned V_38 ;\r\nunsigned long V_39 = V_40 + V_41 ;\r\nwhile ( F_17 ( V_40 , V_39 ) ) {\r\nV_38 = F_18 ( V_34 ) & V_35 ;\r\nif ( ( ( V_38 & V_36 ) == V_36 ) && ( ( V_38 & V_37 ) == 0 ) )\r\nreturn ( 0 ) ;\r\n}\r\nreturn ( 1 ) ;\r\n}\r\nstatic inline int F_19 ( T_3 * V_27 , T_2 * V_42 , int V_43 )\r\n{\r\nif ( ! F_16 ( V_27 -> V_18 + V_44 , V_45 , V_46 , 0 ) ) {\r\nwhile ( V_43 -- ) {\r\ndo {\r\nF_10 ( * V_42 , V_27 -> V_18 + V_47 ) ;\r\nF_16 ( V_27 -> V_18 + V_44 , V_45 , V_46 , 0 ) ;\r\n} while ( F_18 ( V_27 -> V_18 + V_44 ) & V_48 );\r\nV_42 ++ ;\r\n}\r\nreturn ( 1 ) ;\r\n}\r\nF_2 ( V_49 L_22 , V_43 + 1 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nstatic inline T_4 * F_20 ( struct V_50 * V_27 , int V_51 )\r\n{\r\nT_4 * V_52 , * V_53 = NULL ;\r\nunsigned long V_31 ;\r\nunsigned long V_54 = V_40 + V_41 ;\r\nunsigned long V_55 ;\r\nint V_6 ;\r\nif ( V_51 <= 0 )\r\nreturn ( NULL ) ;\r\nF_21 ( V_27 -> V_56 ) ;\r\nV_57:\r\nwhile ( V_58 < V_51 ) {\r\nV_54 = V_40 + V_41 ;\r\ndo {\r\nfor ( V_55 = V_40 ; V_55 == V_40 ; )\r\nF_22 () ;\r\n} while ( V_58 < V_51 && F_17 ( V_40 , V_54 ) );\r\nif ( V_58 < V_51 ) {\r\nF_2 ( V_3 L_23 ) ;\r\nreturn ( NULL ) ;\r\n}\r\n}\r\nF_23 ( & V_59 , V_31 ) ;\r\nif ( V_58 < V_51 ) {\r\nF_24 ( & V_59 , V_31 ) ;\r\ngoto V_57;\r\n}\r\nV_52 = V_60 ;\r\nV_58 -= V_51 ;\r\nfor ( V_6 = 0 ; V_6 < V_51 ; V_6 ++ ) {\r\nV_53 = V_60 ;\r\nV_60 = V_53 -> V_61 ;\r\n}\r\nV_53 -> V_61 = NULL ;\r\nF_24 ( & V_59 , V_31 ) ;\r\nF_25 ( V_27 -> V_56 ) ;\r\nreturn ( V_52 ) ;\r\n}\r\nstatic inline void F_26 ( T_4 * V_52 )\r\n{\r\nunsigned long V_31 ;\r\nF_23 ( & V_59 , V_31 ) ;\r\nmemset ( V_52 , 0 , sizeof( T_4 ) ) ;\r\nV_52 -> V_61 = V_60 ;\r\nV_60 = V_52 ;\r\nV_58 ++ ;\r\nF_24 ( & V_59 , V_31 ) ;\r\n}\r\nstatic inline void F_27 ( void )\r\n{\r\nint V_6 ;\r\nF_28 ( & V_59 ) ;\r\nV_60 = & ( V_62 [ 0 ] ) ;\r\nmemset ( V_62 , 0 , sizeof( V_62 ) ) ;\r\nfor ( V_6 = 0 ; V_6 < V_63 - 1 ; V_6 ++ ) {\r\nV_62 [ V_6 ] . V_61 = & ( V_62 [ V_6 + 1 ] ) ;\r\nV_62 [ V_6 ] . V_64 = NULL ;\r\n}\r\nV_62 [ V_63 - 1 ] . V_61 = NULL ;\r\nV_62 [ V_63 - 1 ] . V_64 = NULL ;\r\n}\r\nstatic int F_29 ( T_3 * V_27 , T_4 * V_65 )\r\n{\r\nint V_6 , V_66 ;\r\nunsigned long V_31 ;\r\nT_2 V_67 ;\r\nT_5 * V_68 = V_27 -> V_69 . V_66 ;\r\nint * V_70 = & ( V_27 -> V_70 ) ;\r\nF_6 ( L_24 , ( long ) V_65 ) ;\r\nF_23 ( V_27 -> V_71 -> V_56 , V_31 ) ;\r\nV_66 = * V_70 ;\r\nfor ( V_6 = 0 ; V_6 < V_72 ; V_6 ++ ) {\r\nif ( V_68 [ V_66 ] . V_73 == 0 ) {\r\nF_6 ( L_25 , V_66 ) ;\r\nV_68 [ V_66 ] . V_73 = 1 ;\r\nF_7 ( ( T_2 * ) V_68 [ V_66 ] . V_65 , ( int ) V_65 ) ;\r\n* V_70 = ( V_66 + 1 ) % V_72 ;\r\nbreak;\r\n} else\r\nV_66 = ( V_66 + 1 ) % V_72 ;\r\n}\r\nF_24 ( V_27 -> V_71 -> V_56 , V_31 ) ;\r\nF_6 ( L_26 , ( long ) V_65 ) ;\r\nif ( V_6 >= V_72 ) {\r\nF_6 ( L_27 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nF_9 ( V_27 ) ;\r\nV_67 = V_74 | V_66 ;\r\nF_19 ( V_27 , & V_67 , 1 ) ;\r\nF_6 ( L_28 ) ;\r\nreturn ( 1 ) ;\r\n}\r\nstatic int F_30 ( unsigned V_75 , unsigned V_76 )\r\n{\r\n#ifdef F_31\r\nint V_77 = V_75 ;\r\n#endif\r\nswitch ( ( V_75 >> 8 ) & 0xff ) {\r\ncase 0 :\r\nV_75 = V_78 ;\r\nbreak;\r\ncase 1 :\r\nV_75 = V_79 ;\r\nbreak;\r\ncase 2 :\r\nV_75 = V_79 ;\r\nbreak;\r\ncase 4 :\r\nV_75 = V_80 ;\r\nbreak;\r\ncase 5 :\r\nV_75 = V_81 ;\r\nbreak;\r\ncase 6 :\r\nV_75 = V_82 ;\r\nbreak;\r\ncase 80 :\r\ncase 81 :\r\nV_75 = V_83 ;\r\nbreak;\r\ncase 82 :\r\nV_75 = V_84 ;\r\nbreak;\r\ncase 83 :\r\ncase 84 :\r\nV_75 = V_81 ;\r\nbreak;\r\ndefault:\r\nV_75 = V_78 ;\r\n}\r\n#ifdef F_31\r\nif ( V_76 || V_75 )\r\nF_6 ( L_29 , V_76 , V_77 , V_75 ) ;\r\n#endif\r\nreturn ( V_76 | ( V_75 << 16 ) ) ;\r\n}\r\nstatic T_6 F_32 ( int V_12 , void * V_85 )\r\n{\r\nT_3 * V_27 = ( T_3 * ) V_85 ;\r\nint V_86 , V_87 , V_88 , V_89 ;\r\nint V_90 , V_91 ;\r\nT_4 * V_52 ;\r\nT_7 * V_92 ;\r\nstruct V_93 * V_64 ;\r\nT_5 * V_94 = V_27 -> V_69 . V_87 ;\r\nunsigned long V_31 ;\r\nF_23 ( V_27 -> V_71 -> V_56 , V_31 ) ;\r\nV_27 -> V_95 ++ ;\r\nF_6 ( L_30 , V_12 , ( long ) V_27 ) ;\r\nV_86 = F_18 ( V_27 -> V_18 + V_96 ) ;\r\nF_6 ( L_31 , V_86 ) ;\r\nif ( ! ( F_18 ( V_27 -> V_18 + V_44 ) & V_97 ) ) {\r\nF_6 ( L_32 ) ;\r\ngoto V_98;\r\n}\r\nif ( ! ( V_86 & V_99 ) )\r\ngoto V_98;\r\nif ( ! ( V_86 & V_100 ) ) {\r\nF_6 ( L_33 ) ;\r\ngoto V_98;\r\n}\r\nV_87 = V_86 & V_101 ;\r\nV_89 = V_94 [ V_87 ] . V_73 ;\r\nif ( V_89 & 0x80 ) {\r\nF_6 ( L_34 , V_89 ) ;\r\ngoto V_98;\r\n}\r\nV_52 = F_33 ( F_8 ( ( T_2 * ) V_94 [ V_87 ] . V_65 ) ) ;\r\nV_94 [ V_87 ] . V_73 = 0 ;\r\nif ( V_52 -> V_102 & V_103 ) {\r\nV_92 = ( T_7 * ) V_52 ;\r\nV_92 -> V_73 = V_89 ;\r\nV_92 -> V_104 = 0 ;\r\ngoto V_98;\r\n}\r\nV_64 = V_52 -> V_64 ;\r\nif ( -- ( V_64 -> V_105 . V_104 ) <= 0 ) {\r\nV_90 = V_52 -> V_106 | ( V_89 << 8 ) ;\r\nV_91 = V_52 -> V_73 ;\r\nV_88 = F_30 ( V_90 , V_91 ) ;\r\nV_64 -> V_107 = V_88 ;\r\nF_26 ( V_52 ) ;\r\nV_64 -> V_108 ( V_64 ) ;\r\n}\r\nV_98:\r\nF_6 ( L_35 ) ;\r\nF_34 ( V_27 ) ;\r\nF_24 ( V_27 -> V_71 -> V_56 , V_31 ) ;\r\nreturn V_109 ;\r\n}\r\nstatic int F_35 ( struct V_93 * V_64 ,\r\nvoid (* F_36)( struct V_93 * ) )\r\n{\r\nT_4 * V_52 ;\r\nT_8 * V_110 ;\r\nT_2 * V_111 = ( T_2 * ) V_64 -> V_112 ;\r\nT_2 V_113 ;\r\nshort V_114 ;\r\nint V_115 ;\r\nT_3 * V_27 = ( T_3 * ) V_64 -> V_116 -> V_27 -> V_117 ;\r\nV_114 = V_64 -> V_118 ;\r\nV_113 = ( ( V_64 -> V_116 -> V_119 << 5 ) & 0xe0 ) | ( V_64 -> V_116 -> V_120 & 7 ) ;\r\nV_64 -> V_108 = F_36 ;\r\nV_64 -> V_105 . V_104 = 1 ;\r\nV_52 = F_20 ( V_64 -> V_116 -> V_27 , 1 ) ;\r\nV_52 -> V_113 = V_113 ;\r\nmemcpy ( V_52 -> V_111 , V_111 , V_114 ) ;\r\nV_52 -> V_121 = 0x40 ;\r\nV_52 -> V_64 = V_64 ;\r\nV_64 -> V_122 = ( T_2 * ) V_52 ;\r\nV_52 -> V_27 = V_27 ;\r\nV_115 = F_37 ( V_64 ) ;\r\nif ( V_115 > 1 ) {\r\nstruct V_123 * V_124 ;\r\nunsigned V_6 ;\r\nF_6 ( L_36 , V_115 ) ;\r\nV_110 = V_52 -> V_110 ;\r\nV_52 -> V_102 = 1 ;\r\nF_7 ( V_52 -> V_125 , ( int ) V_110 ) ;\r\nF_7 ( V_52 -> V_126 , V_115 * sizeof( T_8 ) ) ;\r\nF_38 (SCpnt, sg, nseg, i) {\r\nF_7 ( V_110 [ V_6 ] . V_127 , F_39 ( F_40 ( V_124 ) ) + V_124 -> V_128 ) ;\r\nF_7 ( V_110 [ V_6 ] . V_43 , V_124 -> V_129 ) ;\r\n}\r\n} else {\r\nV_52 -> V_102 = 0 ;\r\nif ( V_115 ) {\r\nstruct V_123 * V_124 = F_41 ( V_64 ) ;\r\nF_7 ( V_52 -> V_125 , F_39 ( F_40 ( V_124 ) ) + V_124 -> V_128 ) ;\r\n}\r\nF_7 ( V_52 -> V_126 , F_42 ( V_64 ) ) ;\r\n}\r\nwhile ( ! F_29 ( V_27 , V_52 ) )\r\nF_22 () ;\r\nreturn 0 ;\r\n}\r\nint F_43 ( T_3 * V_27 )\r\n{\r\nT_9 V_130 = {\r\nV_131 ,\r\n7 ,\r\nV_27 -> V_19 ,\r\nV_27 -> V_21 ,\r\n0 ,\r\n{ 0 , 0 , 0 } ,\r\nV_72 ,\r\nV_132\r\n} ;\r\nint V_133 ;\r\nF_10 ( V_134 , V_27 -> V_18 + V_30 ) ;\r\nF_44 ( 40 ) ;\r\nF_10 ( 0 , V_27 -> V_18 + V_30 ) ;\r\nV_27 -> V_28 = 0 ;\r\nif ( F_16 ( V_27 -> V_18 + V_44 , V_45 , V_46 , 0 ) ) {\r\nF_2 ( V_3 L_37 ) ;\r\nreturn - 1 ;\r\n}\r\nif ( ( V_133 = F_18 ( V_27 -> V_18 + V_96 ) ) != 1 ) {\r\nF_2 ( L_38 ) ;\r\nswitch ( V_133 ) {\r\ncase 2 :\r\nF_2 ( V_3 L_39 ) ;\r\nbreak;\r\ncase 3 :\r\nF_2 ( V_3 L_40 ) ;\r\nbreak;\r\ncase 4 :\r\nF_2 ( V_3 L_41 ) ;\r\nbreak;\r\ncase 5 :\r\nF_2 ( V_3 L_42 ) ;\r\nbreak;\r\ncase 6 :\r\nF_2 ( V_3 L_43 ) ;\r\nbreak;\r\ncase 7 :\r\nF_2 ( V_3 L_44 ) ;\r\nbreak;\r\ndefault:\r\nF_2 ( V_3 L_45 , V_133 ) ;\r\n}\r\nreturn - 1 ;\r\n}\r\nmemset ( & ( V_27 -> V_69 ) , 0 , sizeof( V_27 -> V_69 ) ) ;\r\nF_7 ( ( T_2 * ) & ( V_130 . V_135 ) , ( int ) & ( V_27 -> V_69 ) ) ;\r\nif ( ! F_19 ( V_27 , ( T_2 * ) & V_130 , sizeof( V_130 ) ) ) {\r\nF_2 ( V_3 L_46 ) ;\r\nreturn - 1 ;\r\n}\r\nif ( F_16 ( V_27 -> V_18 + V_44 , V_45 , V_136 , 0 ) ) {\r\nF_2 ( L_47 ) ;\r\nreturn - 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_45 ( T_3 * V_27 )\r\n{\r\nif ( F_43 ( V_27 ) == - 1 )\r\nreturn 0 ;\r\nif ( F_46 ( V_27 -> V_12 , F_32 , V_137 , L_48 , V_27 ) ) {\r\nF_2 ( L_49 , V_27 -> V_12 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nif ( F_47 ( V_27 -> V_15 , L_48 ) ) {\r\nF_2 ( L_50 , V_27 -> V_15 ) ;\r\nF_48 ( V_27 -> V_12 , V_27 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nF_11 ( V_27 ) ;\r\nF_9 ( V_27 ) ;\r\nif ( ! F_49 ( V_27 , V_138 ) ) {\r\nF_50 ( V_27 -> V_15 ) ;\r\nF_48 ( V_27 -> V_12 , NULL ) ;\r\nreturn ( 0 ) ;\r\n}\r\nreturn ( 1 ) ;\r\n}\r\nstatic void F_51 ( T_3 * V_27 )\r\n{\r\nstatic T_10 V_92 = { V_139 } ;\r\nV_92 . V_104 = 1 ;\r\nF_29 ( V_27 , (struct V_52 * ) & V_92 ) ;\r\nwhile ( V_92 . V_104 ) {\r\nF_22 () ;\r\nF_52 () ;\r\n}\r\nV_27 -> V_140 = V_92 . V_141 ;\r\nV_27 -> V_142 = V_92 . V_143 ;\r\n}\r\nstatic int F_53 ( struct V_50 * V_27 , char * V_144 , int V_129 )\r\n{\r\nF_6 ( L_51 , V_129 , V_144 , V_129 ) ;\r\nF_6 ( L_52 ) ;\r\nreturn ( V_129 ) ;\r\n}\r\nstatic int F_54 ( struct V_145 * V_146 , struct V_50 * V_27 )\r\n{\r\nT_3 * V_147 = ( T_3 * ) V_27 -> V_117 ;\r\nunsigned long V_31 ;\r\n#ifdef F_31\r\nT_5 * V_68 , * V_94 ;\r\nshort V_148 ;\r\n#endif\r\nF_23 ( V_27 -> V_56 , V_31 ) ;\r\nSPRINTF ( L_53 , V_27 -> V_149 , V_147 -> V_140 , V_147 -> V_142 ) ;\r\nSPRINTF ( L_54 , V_147 -> V_18 ) ;\r\nSPRINTF ( L_55 , V_147 -> V_12 ) ;\r\nSPRINTF ( L_56 , V_147 -> V_15 ) ;\r\nSPRINTF ( L_57 , V_147 -> V_95 ) ;\r\nSPRINTF ( L_58 , V_147 -> V_19 * 125 ) ;\r\nSPRINTF ( L_59 , V_147 -> V_21 * 125 ) ;\r\n#ifdef F_31\r\nV_68 = V_147 -> V_69 . V_66 ;\r\nV_94 = V_147 -> V_69 . V_87 ;\r\nSPRINTF ( L_60 , V_147 -> V_28 ) ;\r\nSPRINTF ( L_61 ) ;\r\nSPRINTF ( L_62 , V_132 ) ;\r\nSPRINTF ( L_63 ) ;\r\nfor ( V_6 = V_148 = 0 ; V_6 < V_132 ; V_6 ++ )\r\nif ( V_94 [ V_6 ] . V_73 ) {\r\nV_148 ++ ;\r\nSPRINTF ( L_64 , V_6 ) ;\r\n}\r\nSPRINTF ( V_148 ? L_65 : L_66 ) ;\r\nSPRINTF ( L_67 ) ;\r\nSPRINTF ( L_62 , V_72 ) ;\r\nSPRINTF ( L_68 , V_147 -> V_70 ) ;\r\nSPRINTF ( L_63 ) ;\r\nfor ( V_6 = V_148 = 0 ; V_6 < V_72 ; V_6 ++ )\r\nif ( V_68 [ V_6 ] . V_73 ) {\r\nV_148 ++ ;\r\nSPRINTF ( L_64 , V_6 ) ;\r\n}\r\nSPRINTF ( V_148 ? L_65 : L_66 ) ;\r\n#endif\r\nF_24 ( V_27 -> V_56 , V_31 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_1 int F_55 ( struct V_150 * V_151 )\r\n{\r\nshort V_152 = 0 , V_153 , V_154 , V_6 , V_155 ;\r\nshort V_156 [ V_7 ] ;\r\nunsigned V_18 ;\r\nT_3 * V_27 = NULL ;\r\nstruct V_50 * V_71 ;\r\nint V_157 = 0 ;\r\nF_6 ( L_69 ) ;\r\n#ifdef F_56\r\nif ( V_158 )\r\nF_3 ( V_158 ) ;\r\n#endif\r\nfor ( V_6 = 0 ; V_6 < V_159 ; V_160 [ V_6 ++ ] = NULL ) ;\r\nfor ( V_6 = 0 ; V_6 < V_7 ; V_156 [ V_6 ++ ] = - 1 ) ;\r\nV_151 -> V_161 = L_48 ;\r\nV_151 -> V_162 = & F_54 ;\r\nV_151 -> V_163 = F_53 ;\r\nF_27 () ;\r\nfor ( V_155 = 0 ; V_155 < V_7 ; V_155 ++ ) {\r\nfor ( V_153 = 0 ; V_153 < V_164 ; V_153 ++ )\r\nfor ( V_154 = 0 ; V_154 < V_165 ; V_154 ++ ) {\r\nfor ( V_6 = 0 ; V_6 < V_155 ; V_6 ++ )\r\nif ( V_156 [ V_6 ] == V_153 )\r\nbreak;\r\nif ( V_6 == V_155 ) {\r\nvoid T_11 * V_166 = F_57 ( V_167 [ V_153 ] + V_168 [ V_154 ] . V_169 ,\r\nV_168 [ V_154 ] . V_43 ) ;\r\nshort V_170 = 1 ;\r\nif ( V_166 )\r\nV_170 = F_58 ( V_166 , V_168 [ V_154 ] . V_171 , V_168 [ V_154 ] . V_43 ) ;\r\nF_59 ( V_166 ) ;\r\nif ( V_170 )\r\ngoto V_172;\r\n}\r\n}\r\nV_172:\r\n#ifdef F_31\r\nF_6 ( L_70 , V_155 + 1 ) ;\r\nif ( V_153 == V_164 )\r\nF_6 ( L_71 ) ;\r\nelse\r\nF_6 ( L_72 , V_167 [ V_153 ] ) ;\r\n#endif\r\nif ( V_11 [ V_155 ] . V_12 < 0 )\r\ncontinue;\r\nif ( V_157 == V_159 )\r\ncontinue;\r\nV_18 = V_11 [ V_155 ] . V_18 ;\r\nF_6 ( L_73 , V_18 ) ;\r\nif ( F_60 ( V_18 , 4 , L_48 ) ) {\r\nF_6 ( L_74 , V_18 ) ;\r\nF_10 ( V_134 , V_18 + V_30 ) ;\r\nF_61 ( 10 ) ;\r\nF_10 ( 0 , V_18 + V_30 ) ;\r\nif ( F_16 ( V_18 + V_44 , V_45 , V_46 , 0 ) ) {\r\nF_6 ( L_75 ) ;\r\ngoto V_173;\r\n} else\r\nF_6 ( L_76 ) ;\r\nif ( F_18 ( V_18 + V_96 ) == 1 ) {\r\nV_71 = F_62 ( V_151 , sizeof( T_3 ) ) ;\r\nif ( V_71 == NULL )\r\ngoto V_173;\r\nV_27 = ( T_3 * ) V_71 -> V_117 ;\r\nF_6 ( L_77 , ( int ) V_27 ) ;\r\nmemset ( V_27 , 0 , sizeof( T_3 ) ) ;\r\nV_27 -> V_12 = V_11 [ V_155 ] . V_12 ;\r\nV_27 -> V_15 = V_11 [ V_155 ] . V_15 ;\r\nV_27 -> V_18 = V_18 ;\r\nV_27 -> V_95 = 0 ;\r\nV_27 -> V_19 = V_11 [ V_155 ] . V_19 ;\r\nV_27 -> V_21 = V_11 [ V_155 ] . V_21 ;\r\nV_27 -> V_71 = V_160 [ V_157 ] = V_71 ;\r\nV_157 ++ ;\r\nF_6 ( L_78 L_79 , V_27 -> V_18 , V_27 -> V_12 , V_27 -> V_15 ) ;\r\nif ( ! F_45 ( V_27 ) )\r\ngoto V_174;\r\nF_51 ( V_27 ) ;\r\nif ( V_27 -> V_140 < 6 )\r\nV_71 -> V_175 = 1 ;\r\nV_152 ++ ;\r\nif ( V_153 != V_164 )\r\nV_156 [ V_155 ] = V_153 ;\r\nF_2 ( V_176 L_80 , V_27 -> V_140 , V_27 -> V_142 ) ;\r\nF_2 ( L_81 , V_27 -> V_18 , V_27 -> V_12 , V_27 -> V_15 ) ;\r\nF_2 ( L_82 , V_27 -> V_19 * 125 , V_27 -> V_21 * 125 ) ;\r\n}\r\n} else\r\nF_6 ( L_83 , V_18 ) ;\r\ncontinue;\r\nV_174:\r\nF_63 ( V_71 ) ;\r\nV_173:\r\nF_64 ( V_18 , 4 ) ;\r\n}\r\nif ( ! V_152 )\r\nF_2 ( L_84 ) ;\r\nreturn ( V_152 ) ;\r\n}\r\nstatic int F_65 ( struct V_50 * V_177 )\r\n{\r\nif ( V_177 -> V_12 )\r\nF_48 ( V_177 -> V_12 , NULL ) ;\r\nif ( V_177 -> V_178 && V_177 -> V_179 )\r\nF_64 ( V_177 -> V_178 , V_177 -> V_179 ) ;\r\nF_63 ( V_177 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_66 ( struct V_93 * V_64 )\r\n{\r\nT_3 * V_27 = ( T_3 * ) V_64 -> V_116 -> V_27 -> V_117 ;\r\nF_25 ( V_64 -> V_116 -> V_27 -> V_56 ) ;\r\nif ( F_43 ( V_27 ) < 0 ) {\r\nF_21 ( V_64 -> V_116 -> V_27 -> V_56 ) ;\r\nreturn V_180 ;\r\n}\r\nF_9 ( V_27 ) ;\r\nF_21 ( V_64 -> V_116 -> V_27 -> V_56 ) ;\r\nreturn V_181 ;\r\n}\r\nstatic int F_67 ( struct V_182 * V_183 ,\r\nstruct V_184 * V_185 , T_12 V_186 , int * V_187 )\r\n{\r\nchar V_188 [ V_189 ] ;\r\nF_6 ( L_85 ,\r\nF_68 ( V_185 , V_188 ) , V_186 ) ;\r\n( void ) V_188 ;\r\nV_187 [ 0 ] = 64 ;\r\nV_187 [ 1 ] = 32 ;\r\nV_187 [ 2 ] = V_186 >> 11 ;\r\nif ( V_187 [ 2 ] >= 1024 ) {\r\nint V_190 [ 3 ] ;\r\nif ( ( F_69 ( V_185 , V_186 , V_190 ) < 0 ) || ! ( ( ( V_190 [ 0 ] == 64 ) && ( V_190 [ 1 ] == 32 ) ) || ( ( V_190 [ 0 ] == 255 ) && ( V_190 [ 1 ] == 63 ) ) ) ) {\r\nF_2 ( L_86 L_87 ) ;\r\nV_187 [ 0 ] = 255 ;\r\nV_187 [ 1 ] = 63 ;\r\nV_187 [ 2 ] = ( unsigned long ) V_186 / ( 255 * 63 ) ;\r\n} else {\r\nV_187 [ 0 ] = V_190 [ 0 ] ;\r\nV_187 [ 1 ] = V_190 [ 1 ] ;\r\nV_187 [ 2 ] = V_190 [ 2 ] ;\r\nif ( V_190 [ 0 ] == 255 )\r\nF_2 ( V_176 L_88 L_89 , V_8 ) ;\r\n}\r\n}\r\nF_6 ( L_90 , V_187 [ 0 ] , V_187 [ 1 ] , V_187 [ 2 ] ) ;\r\nF_6 ( L_91 ) ;\r\nreturn ( 0 ) ;\r\n}
