<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4512" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4512{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t2_4512{left:69px;bottom:68px;letter-spacing:-0.13px;}
#t3_4512{left:88px;bottom:68px;letter-spacing:0.09px;}
#t4_4512{left:824px;bottom:1112px;letter-spacing:0.13px;}
#t5_4512{left:69px;bottom:1083px;letter-spacing:0.19px;}
#t6_4512{left:69px;bottom:1053px;letter-spacing:-0.11px;}
#t7_4512{left:161px;bottom:1053px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8_4512{left:480px;bottom:1053px;letter-spacing:-0.05px;}
#t9_4512{left:818px;bottom:1053px;letter-spacing:-0.16px;}
#ta_4512{left:69px;bottom:1037px;letter-spacing:-0.11px;}
#tb_4512{left:161px;bottom:1037px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tc_4512{left:312px;bottom:1037px;letter-spacing:-0.06px;}
#td_4512{left:818px;bottom:1037px;letter-spacing:-0.17px;}
#te_4512{left:69px;bottom:1022px;letter-spacing:-0.11px;}
#tf_4512{left:161px;bottom:1022px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tg_4512{left:510px;bottom:1022px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#th_4512{left:810px;bottom:1022px;letter-spacing:-0.15px;}
#ti_4512{left:69px;bottom:1007px;letter-spacing:-0.11px;}
#tj_4512{left:161px;bottom:1007px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tk_4512{left:510px;bottom:1007px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#tl_4512{left:810px;bottom:1007px;letter-spacing:-0.15px;}
#tm_4512{left:69px;bottom:991px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tn_4512{left:161px;bottom:991px;letter-spacing:-0.12px;word-spacing:0.29px;}
#to_4512{left:161px;bottom:976px;letter-spacing:-0.19px;}
#tp_4512{left:210px;bottom:976px;letter-spacing:-0.06px;}
#tq_4512{left:810px;bottom:976px;letter-spacing:-0.15px;}
#tr_4512{left:69px;bottom:961px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ts_4512{left:164px;bottom:961px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tt_4512{left:69px;bottom:946px;letter-spacing:-0.11px;}
#tu_4512{left:161px;bottom:946px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tv_4512{left:540px;bottom:946px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#tw_4512{left:802px;bottom:946px;letter-spacing:-0.16px;}
#tx_4512{left:69px;bottom:930px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_4512{left:161px;bottom:930px;letter-spacing:-0.12px;}
#tz_4512{left:161px;bottom:915px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t10_4512{left:408px;bottom:915px;letter-spacing:-0.06px;}
#t11_4512{left:802px;bottom:915px;letter-spacing:-0.16px;}
#t12_4512{left:69px;bottom:900px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_4512{left:161px;bottom:900px;letter-spacing:-0.12px;}
#t14_4512{left:161px;bottom:884px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t15_4512{left:432px;bottom:884px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t16_4512{left:802px;bottom:884px;letter-spacing:-0.16px;}
#t17_4512{left:69px;bottom:869px;letter-spacing:-0.12px;}
#t18_4512{left:161px;bottom:869px;letter-spacing:-0.12px;}
#t19_4512{left:161px;bottom:854px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_4512{left:432px;bottom:854px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1b_4512{left:802px;bottom:854px;letter-spacing:-0.16px;}
#t1c_4512{left:69px;bottom:839px;letter-spacing:-0.12px;}
#t1d_4512{left:164px;bottom:839px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1e_4512{left:558px;bottom:839px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1f_4512{left:802px;bottom:839px;letter-spacing:-0.16px;}
#t1g_4512{left:69px;bottom:823px;letter-spacing:-0.12px;}
#t1h_4512{left:164px;bottom:823px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_4512{left:570px;bottom:823px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1j_4512{left:802px;bottom:823px;letter-spacing:-0.16px;}
#t1k_4512{left:69px;bottom:808px;letter-spacing:-0.11px;}
#t1l_4512{left:164px;bottom:808px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1m_4512{left:594px;bottom:808px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1n_4512{left:802px;bottom:808px;letter-spacing:-0.16px;}
#t1o_4512{left:69px;bottom:793px;letter-spacing:-0.12px;}
#t1p_4512{left:164px;bottom:793px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1q_4512{left:564px;bottom:793px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1r_4512{left:802px;bottom:793px;letter-spacing:-0.16px;}
#t1s_4512{left:69px;bottom:778px;letter-spacing:-0.12px;}
#t1t_4512{left:161px;bottom:778px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_4512{left:492px;bottom:778px;letter-spacing:-0.06px;}
#t1v_4512{left:802px;bottom:778px;letter-spacing:-0.16px;}
#t1w_4512{left:69px;bottom:762px;letter-spacing:-0.12px;}
#t1x_4512{left:161px;bottom:762px;letter-spacing:-0.12px;}
#t1y_4512{left:564px;bottom:762px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1z_4512{left:802px;bottom:762px;letter-spacing:-0.16px;}
#t20_4512{left:69px;bottom:747px;letter-spacing:-0.12px;}
#t21_4512{left:161px;bottom:747px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_4512{left:504px;bottom:747px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t23_4512{left:802px;bottom:747px;letter-spacing:-0.16px;}
#t24_4512{left:69px;bottom:732px;letter-spacing:-0.11px;}
#t25_4512{left:161px;bottom:732px;letter-spacing:-0.12px;}
#t26_4512{left:666px;bottom:732px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t27_4512{left:802px;bottom:732px;letter-spacing:-0.15px;}
#t28_4512{left:69px;bottom:716px;letter-spacing:-0.12px;}
#t29_4512{left:161px;bottom:716px;letter-spacing:-0.12px;}
#t2a_4512{left:552px;bottom:716px;letter-spacing:-0.06px;}
#t2b_4512{left:802px;bottom:716px;letter-spacing:-0.16px;}
#t2c_4512{left:69px;bottom:701px;letter-spacing:-0.12px;}
#t2d_4512{left:161px;bottom:701px;letter-spacing:-0.12px;}
#t2e_4512{left:618px;bottom:701px;letter-spacing:-0.06px;}
#t2f_4512{left:802px;bottom:701px;letter-spacing:-0.16px;}
#t2g_4512{left:69px;bottom:686px;letter-spacing:-0.11px;}
#t2h_4512{left:161px;bottom:686px;letter-spacing:-0.12px;}
#t2i_4512{left:726px;bottom:686px;letter-spacing:-0.05px;word-spacing:-0.02px;}
#t2j_4512{left:802px;bottom:686px;letter-spacing:-0.16px;}
#t2k_4512{left:69px;bottom:671px;letter-spacing:-0.11px;}
#t2l_4512{left:161px;bottom:671px;letter-spacing:-0.12px;}
#t2m_4512{left:582px;bottom:671px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2n_4512{left:802px;bottom:671px;letter-spacing:-0.16px;}
#t2o_4512{left:69px;bottom:655px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2p_4512{left:161px;bottom:655px;letter-spacing:-0.12px;}
#t2q_4512{left:774px;bottom:655px;letter-spacing:-0.07px;word-spacing:0.01px;}
#t2r_4512{left:802px;bottom:655px;letter-spacing:-0.14px;}
#t2s_4512{left:69px;bottom:640px;letter-spacing:-0.11px;}
#t2t_4512{left:161px;bottom:640px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2u_4512{left:474px;bottom:640px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2v_4512{left:802px;bottom:640px;letter-spacing:-0.16px;}
#t2w_4512{left:69px;bottom:625px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2x_4512{left:161px;bottom:625px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t2y_4512{left:69px;bottom:609px;letter-spacing:-0.12px;}
#t2z_4512{left:161px;bottom:609px;letter-spacing:-0.1px;word-spacing:-0.14px;}
#t30_4512{left:69px;bottom:594px;letter-spacing:-0.12px;}
#t31_4512{left:161px;bottom:594px;letter-spacing:-0.12px;}
#t32_4512{left:161px;bottom:579px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t33_4512{left:426px;bottom:579px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t34_4512{left:802px;bottom:579px;letter-spacing:-0.16px;}
#t35_4512{left:69px;bottom:564px;letter-spacing:-0.11px;}
#t36_4512{left:161px;bottom:564px;letter-spacing:-0.12px;}
#t37_4512{left:588px;bottom:564px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t38_4512{left:802px;bottom:564px;letter-spacing:-0.16px;}
#t39_4512{left:69px;bottom:548px;letter-spacing:-0.12px;}
#t3a_4512{left:161px;bottom:548px;letter-spacing:-0.12px;}
#t3b_4512{left:732px;bottom:548px;letter-spacing:-0.07px;}
#t3c_4512{left:802px;bottom:548px;letter-spacing:-0.14px;}
#t3d_4512{left:69px;bottom:533px;letter-spacing:-0.11px;}
#t3e_4512{left:161px;bottom:533px;letter-spacing:-0.12px;}
#t3f_4512{left:666px;bottom:533px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3g_4512{left:802px;bottom:533px;letter-spacing:-0.13px;}
#t3h_4512{left:69px;bottom:518px;letter-spacing:-0.12px;}
#t3i_4512{left:161px;bottom:518px;letter-spacing:-0.12px;}
#t3j_4512{left:161px;bottom:503px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3k_4512{left:432px;bottom:503px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3l_4512{left:802px;bottom:503px;letter-spacing:-0.16px;}
#t3m_4512{left:69px;bottom:487px;letter-spacing:-0.12px;}
#t3n_4512{left:161px;bottom:487px;letter-spacing:-0.12px;}
#t3o_4512{left:576px;bottom:487px;letter-spacing:-0.06px;}
#t3p_4512{left:802px;bottom:487px;letter-spacing:-0.16px;}
#t3q_4512{left:69px;bottom:472px;letter-spacing:-0.12px;}
#t3r_4512{left:161px;bottom:472px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3s_4512{left:516px;bottom:472px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3t_4512{left:802px;bottom:472px;letter-spacing:-0.16px;}
#t3u_4512{left:69px;bottom:457px;letter-spacing:-0.12px;}
#t3v_4512{left:161px;bottom:457px;letter-spacing:-0.12px;}
#t3w_4512{left:624px;bottom:457px;letter-spacing:-0.06px;}
#t3x_4512{left:802px;bottom:457px;letter-spacing:-0.13px;}
#t3y_4512{left:69px;bottom:441px;letter-spacing:-0.12px;}
#t3z_4512{left:161px;bottom:441px;letter-spacing:-0.12px;}
#t40_4512{left:744px;bottom:441px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t41_4512{left:802px;bottom:441px;letter-spacing:-0.14px;}
#t42_4512{left:69px;bottom:426px;letter-spacing:-0.12px;}
#t43_4512{left:161px;bottom:426px;letter-spacing:-0.12px;}
#t44_4512{left:161px;bottom:411px;letter-spacing:-0.12px;}
#t45_4512{left:69px;bottom:396px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t46_4512{left:161px;bottom:396px;letter-spacing:-0.12px;}
#t47_4512{left:161px;bottom:380px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t48_4512{left:264px;bottom:380px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t49_4512{left:802px;bottom:380px;letter-spacing:-0.16px;}
#t4a_4512{left:69px;bottom:365px;letter-spacing:-0.12px;}
#t4b_4512{left:161px;bottom:365px;letter-spacing:-0.12px;}
#t4c_4512{left:161px;bottom:350px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4d_4512{left:264px;bottom:350px;letter-spacing:-0.06px;}
#t4e_4512{left:802px;bottom:350px;letter-spacing:-0.16px;}
#t4f_4512{left:69px;bottom:334px;letter-spacing:-0.12px;}
#t4g_4512{left:161px;bottom:334px;letter-spacing:-0.11px;}
#t4h_4512{left:161px;bottom:319px;letter-spacing:-0.12px;}
#t4i_4512{left:161px;bottom:304px;letter-spacing:-0.11px;}
#t4j_4512{left:161px;bottom:289px;letter-spacing:-0.11px;}
#t4k_4512{left:582px;bottom:289px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4l_4512{left:802px;bottom:289px;letter-spacing:-0.16px;}
#t4m_4512{left:69px;bottom:273px;letter-spacing:-0.11px;}
#t4n_4512{left:161px;bottom:273px;letter-spacing:-0.12px;}
#t4o_4512{left:161px;bottom:258px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4p_4512{left:426px;bottom:258px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4q_4512{left:802px;bottom:258px;letter-spacing:-0.16px;}
#t4r_4512{left:69px;bottom:243px;letter-spacing:-0.12px;}
#t4s_4512{left:161px;bottom:243px;letter-spacing:-0.12px;}
#t4t_4512{left:161px;bottom:228px;letter-spacing:-0.12px;}
#t4u_4512{left:498px;bottom:228px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4v_4512{left:802px;bottom:228px;letter-spacing:-0.16px;}
#t4w_4512{left:69px;bottom:212px;letter-spacing:-0.12px;}
#t4x_4512{left:161px;bottom:212px;letter-spacing:-0.12px;}
#t4y_4512{left:161px;bottom:197px;letter-spacing:-0.12px;}
#t4z_4512{left:264px;bottom:197px;letter-spacing:-0.06px;}
#t50_4512{left:802px;bottom:197px;letter-spacing:-0.16px;}
#t51_4512{left:69px;bottom:182px;letter-spacing:-0.12px;}
#t52_4512{left:161px;bottom:182px;letter-spacing:-0.12px;}
#t53_4512{left:726px;bottom:182px;letter-spacing:-0.06px;}
#t54_4512{left:802px;bottom:182px;letter-spacing:-0.14px;}
#t55_4512{left:69px;bottom:166px;letter-spacing:-0.12px;}
#t56_4512{left:161px;bottom:166px;letter-spacing:-0.12px;}
#t57_4512{left:726px;bottom:166px;letter-spacing:-0.08px;word-spacing:0.02px;}
#t58_4512{left:802px;bottom:166px;letter-spacing:-0.14px;}
#t59_4512{left:69px;bottom:151px;letter-spacing:-0.12px;}
#t5a_4512{left:161px;bottom:151px;letter-spacing:-0.12px;}
#t5b_4512{left:161px;bottom:136px;letter-spacing:-0.12px;}
#t5c_4512{left:264px;bottom:136px;letter-spacing:-0.06px;}
#t5d_4512{left:802px;bottom:136px;letter-spacing:-0.16px;}
#t5e_4512{left:69px;bottom:121px;letter-spacing:-0.12px;}
#t5f_4512{left:161px;bottom:121px;letter-spacing:-0.12px;}

.s1_4512{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;-webkit-text-stroke:0.3px #0860A8;text-stroke:0.3px #0860A8;}
.s2_4512{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s3_4512{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4512{font-size:12px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s5_4512{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4512" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4512Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4512" style="-webkit-user-select: none;"><object width="935" height="1210" data="4512/4512.svg" type="image/svg+xml" id="pdf4512" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4512" class="t s1_4512">CONTENTS </span>
<span id="t2_4512" class="t s2_4512">vi </span><span id="t3_4512" class="t s3_4512">Vol. 4 </span>
<span id="t4_4512" class="t s4_4512">PAGE </span>
<span id="t5_4512" class="t s5_4512">TABLES </span>
<span id="t6_4512" class="t s2_4512">Table 2-1. </span><span id="t7_4512" class="t s2_4512">CPUID Signature Values of DisplayFamily_DisplayModel </span><span id="t8_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t9_4512" class="t s2_4512">2-1 </span>
<span id="ta_4512" class="t s2_4512">Table 2-2. </span><span id="tb_4512" class="t s2_4512">IA-32 Architectural MSRs </span><span id="tc_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="td_4512" class="t s2_4512">2-3 </span>
<span id="te_4512" class="t s2_4512">Table 2-3. </span><span id="tf_4512" class="t s2_4512">MSRs in Processors Based on Intel® Core™ Microarchitecture </span><span id="tg_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="th_4512" class="t s2_4512">2-68 </span>
<span id="ti_4512" class="t s2_4512">Table 2-4. </span><span id="tj_4512" class="t s2_4512">MSRs in the 45 nm and 32 nm Intel Atom® Processor Family </span><span id="tk_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tl_4512" class="t s2_4512">2-82 </span>
<span id="tm_4512" class="t s2_4512">Table 2-5. </span><span id="tn_4512" class="t s2_4512">MSRs Supported by Intel Atom® Processors with a CPUID Signature DisplayFamily_DisplayModel Value of </span>
<span id="to_4512" class="t s2_4512">06_27H </span><span id="tp_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tq_4512" class="t s2_4512">2-92 </span>
<span id="tr_4512" class="t s2_4512">Table 2-6. </span><span id="ts_4512" class="t s2_4512">MSRs Common to the Silvermont Microarchitecture and Newer Microarchitectures for Intel Atom® Processors . . 2-93 </span>
<span id="tt_4512" class="t s2_4512">Table 2-7. </span><span id="tu_4512" class="t s2_4512">MSRs Common to the Silvermont and Airmont Microarchitectures </span><span id="tv_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tw_4512" class="t s2_4512">2-101 </span>
<span id="tx_4512" class="t s2_4512">Table 2-8. </span><span id="ty_4512" class="t s2_4512">Specific MSRs Supported by Intel Atom® Processors with a CPUID Signature DisplayFamily_DisplayModel Value </span>
<span id="tz_4512" class="t s2_4512">of 06_37H, 06_4AH, 06_5AH, or 06_5DH </span><span id="t10_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t11_4512" class="t s2_4512">2-106 </span>
<span id="t12_4512" class="t s2_4512">Table 2-9. </span><span id="t13_4512" class="t s2_4512">Specific MSRs Supported by the Intel Atom® Processor E3000 Series with a CPUID Signature </span>
<span id="t14_4512" class="t s2_4512">DisplayFamily_DisplayModel Value of 06_37H </span><span id="t15_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t16_4512" class="t s2_4512">2-107 </span>
<span id="t17_4512" class="t s2_4512">Table 2-10. </span><span id="t18_4512" class="t s2_4512">Specific MSRs Supported by Intel Atom® Processor C2000 Series with a CPUID Signature </span>
<span id="t19_4512" class="t s2_4512">DisplayFamily_DisplayModel Value of 06_4DH </span><span id="t1a_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1b_4512" class="t s2_4512">2-108 </span>
<span id="t1c_4512" class="t s2_4512">Table 2-11. </span><span id="t1d_4512" class="t s2_4512">MSRs in Intel Atom® Processors Based on Airmont Microarchitecture</span><span id="t1e_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1f_4512" class="t s2_4512">2-109 </span>
<span id="t1g_4512" class="t s2_4512">Table 2-12. </span><span id="t1h_4512" class="t s2_4512">MSRs in Intel Atom® Processors Based on Goldmont Microarchitecture </span><span id="t1i_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1j_4512" class="t s2_4512">2-112 </span>
<span id="t1k_4512" class="t s2_4512">Table 2-13. </span><span id="t1l_4512" class="t s2_4512">MSRs in Intel Atom® Processors Based on Goldmont Plus Microarchitecture</span><span id="t1m_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1n_4512" class="t s2_4512">2-135 </span>
<span id="t1o_4512" class="t s2_4512">Table 2-14. </span><span id="t1p_4512" class="t s2_4512">MSRs in Intel Atom® Processors Based on Tremont Microarchitecture </span><span id="t1q_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1r_4512" class="t s2_4512">2-140 </span>
<span id="t1s_4512" class="t s2_4512">Table 2-15. </span><span id="t1t_4512" class="t s2_4512">MSRs in Processors Based on Nehalem Microarchitecture </span><span id="t1u_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1v_4512" class="t s2_4512">2-141 </span>
<span id="t1w_4512" class="t s2_4512">Table 2-16. </span><span id="t1x_4512" class="t s2_4512">Additional MSRs in the Intel® Xeon® Processor 5500 and 3400 Series </span><span id="t1y_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1z_4512" class="t s2_4512">2-159 </span>
<span id="t20_4512" class="t s2_4512">Table 2-17. </span><span id="t21_4512" class="t s2_4512">Additional MSRs in the Intel® Xeon® Processor 7500 Series </span><span id="t22_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t23_4512" class="t s2_4512">2-161 </span>
<span id="t24_4512" class="t s2_4512">Table 2-18. </span><span id="t25_4512" class="t s2_4512">Additional MSRs Supported by Intel® Processors Based on Westmere Microarchitecture </span><span id="t26_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . </span><span id="t27_4512" class="t s2_4512">2-175 </span>
<span id="t28_4512" class="t s2_4512">Table 2-19. </span><span id="t29_4512" class="t s2_4512">Additional MSRs Supported by the Intel® Xeon® Processor E7 Family</span><span id="t2a_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2b_4512" class="t s2_4512">2-176 </span>
<span id="t2c_4512" class="t s2_4512">Table 2-20. </span><span id="t2d_4512" class="t s2_4512">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture </span><span id="t2e_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2f_4512" class="t s2_4512">2-178 </span>
<span id="t2g_4512" class="t s2_4512">Table 2-21. </span><span id="t2h_4512" class="t s2_4512">MSRs Supported by the 2nd Generation Intel® Core™ Processors (Sandy Bridge Microarchitecture) </span><span id="t2i_4512" class="t s2_4512">. . . . . . . . . . . . . </span><span id="t2j_4512" class="t s2_4512">2-198 </span>
<span id="t2k_4512" class="t s2_4512">Table 2-22. </span><span id="t2l_4512" class="t s2_4512">Uncore PMU MSRs Supported by 2nd Generation Intel® Core™ Processors </span><span id="t2m_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2n_4512" class="t s2_4512">2-200 </span>
<span id="t2o_4512" class="t s2_4512">Table 2-23. </span><span id="t2p_4512" class="t s2_4512">Selected MSRs Supported by Intel® Xeon® Processors E5 Family Based on Sandy Bridge Microarchitecture </span><span id="t2q_4512" class="t s2_4512">. . . . . </span><span id="t2r_4512" class="t s2_4512">2-202 </span>
<span id="t2s_4512" class="t s2_4512">Table 2-24. </span><span id="t2t_4512" class="t s2_4512">Uncore PMU MSRs in Intel® Xeon® Processor E5 Family</span><span id="t2u_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2v_4512" class="t s2_4512">2-206 </span>
<span id="t2w_4512" class="t s2_4512">Table 2-25. </span><span id="t2x_4512" class="t s2_4512">Additional MSRs Supported by 3rd Generation Intel® Core™ Processors Based on Ivy Bridge Microarchitecture . .2-209 </span>
<span id="t2y_4512" class="t s2_4512">Table 2-26. </span><span id="t2z_4512" class="t s2_4512">MSRs Supported by the Intel® Xeon® Processor E5 v2 Product Family Based on Ivy Bridge-E Microarchitecture . 2-213 </span>
<span id="t30_4512" class="t s2_4512">Table 2-27. </span><span id="t31_4512" class="t s2_4512">Additional MSRs Supported by the Intel® Xeon® Processor E7 v2 Family with a CPUID Signature </span>
<span id="t32_4512" class="t s2_4512">DisplayFamily_DisplayModel Value of 06_3EH</span><span id="t33_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t34_4512" class="t s2_4512">2-220 </span>
<span id="t35_4512" class="t s2_4512">Table 2-28. </span><span id="t36_4512" class="t s2_4512">Uncore PMU MSRs in the Intel® Xeon® Processor E5 v2 and E7 v2 Families </span><span id="t37_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t38_4512" class="t s2_4512">2-222 </span>
<span id="t39_4512" class="t s2_4512">Table 2-29. </span><span id="t3a_4512" class="t s2_4512">Additional MSRs Supported by Processors Based on the Haswell and Haswell-E Microarchitectures </span><span id="t3b_4512" class="t s2_4512">. . . . . . . . . . . . </span><span id="t3c_4512" class="t s2_4512">2-226 </span>
<span id="t3d_4512" class="t s2_4512">Table 2-30. </span><span id="t3e_4512" class="t s2_4512">MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell Microarchitecture)</span><span id="t3f_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3g_4512" class="t s2_4512">2-231 </span>
<span id="t3h_4512" class="t s2_4512">Table 2-31. </span><span id="t3i_4512" class="t s2_4512">Additional Residency MSRs Supported by 4th Generation Intel® Core™ Processors with a CPUID Signature </span>
<span id="t3j_4512" class="t s2_4512">DisplayFamily_DisplayModel Value of 06_45H </span><span id="t3k_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3l_4512" class="t s2_4512">2-243 </span>
<span id="t3m_4512" class="t s2_4512">Table 2-32. </span><span id="t3n_4512" class="t s2_4512">Additional MSRs Supported by the Intel® Xeon® Processor E5 v3 Family </span><span id="t3o_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3p_4512" class="t s2_4512">2-245 </span>
<span id="t3q_4512" class="t s2_4512">Table 2-33. </span><span id="t3r_4512" class="t s2_4512">Uncore PMU MSRs in the Intel® Xeon® Processor E5 v3 Family</span><span id="t3s_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3t_4512" class="t s2_4512">2-255 </span>
<span id="t3u_4512" class="t s2_4512">Table 2-34. </span><span id="t3v_4512" class="t s2_4512">Additional MSRs Common to Processors Based on Broadwell Microarchitectures </span><span id="t3w_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3x_4512" class="t s2_4512">2-264 </span>
<span id="t3y_4512" class="t s2_4512">Table 2-35. </span><span id="t3z_4512" class="t s2_4512">Additional MSRs Supported by Intel® Core™ M Processors and 5th Generation Intel® Core™ Processors </span><span id="t40_4512" class="t s2_4512">. . . . . . . . . . </span><span id="t41_4512" class="t s2_4512">2-267 </span>
<span id="t42_4512" class="t s2_4512">Table 2-36. </span><span id="t43_4512" class="t s2_4512">Additional MSRs Common to the Intel® Xeon® Processor D and the Intel® Xeon® Processor E5 v4 Family </span>
<span id="t44_4512" class="t s2_4512">Based on Broadwell Microarchitecture2-268 </span>
<span id="t45_4512" class="t s2_4512">Table 2-37. </span><span id="t46_4512" class="t s2_4512">Additional MSRs Supported by Intel® Xeon® Processor D with a CPUID Signature DisplayFamily_DisplayModel </span>
<span id="t47_4512" class="t s2_4512">Value of 06_56H </span><span id="t48_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t49_4512" class="t s2_4512">2-279 </span>
<span id="t4a_4512" class="t s2_4512">Table 2-38. </span><span id="t4b_4512" class="t s2_4512">Additional MSRs Supported by Intel® Xeon® Processors with a CPUID Signature DisplayFamily_DisplayModel </span>
<span id="t4c_4512" class="t s2_4512">Value of 06_4FH </span><span id="t4d_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4e_4512" class="t s2_4512">2-281 </span>
<span id="t4f_4512" class="t s2_4512">Table 2-39. </span><span id="t4g_4512" class="t s2_4512">Additional MSRs Supported by 6th Generation, 7th Generation, 8th Generation, 9th Generation, </span>
<span id="t4h_4512" class="t s2_4512">10th Generation, 11th Generation, 12th Generation, and 13th Generation Intel® Core™ Processors, </span>
<span id="t4i_4512" class="t s2_4512">Intel® Xeon® Scalable Processor Family, 2nd, 3rd, and 4th Generation Intel® Xeon® Scalable Processor Family, </span>
<span id="t4j_4512" class="t s2_4512">8th Generation Intel® Core™ i3 Processors, and Intel® Xeon® E Processors </span><span id="t4k_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4l_4512" class="t s2_4512">2-285 </span>
<span id="t4m_4512" class="t s2_4512">Table 2-40. </span><span id="t4n_4512" class="t s2_4512">Uncore PMU MSRs Supported by 6th Generation, 7th Generation, and 8th Generation Intel® Core™ Processors, </span>
<span id="t4o_4512" class="t s2_4512">and 8th generation Intel® Core™ i3 Processors </span><span id="t4p_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4q_4512" class="t s2_4512">2-305 </span>
<span id="t4r_4512" class="t s2_4512">Table 2-41. </span><span id="t4s_4512" class="t s2_4512">Additional MSRs Supported by the 7th Generation and 8th Generation Intel® Core™ Processors Based on Kaby </span>
<span id="t4t_4512" class="t s2_4512">Lake Microarchitecture and Coffee Lake Microarchitecture </span><span id="t4u_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4v_4512" class="t s2_4512">2-307 </span>
<span id="t4w_4512" class="t s2_4512">Table 2-42. </span><span id="t4x_4512" class="t s2_4512">Additional MSRs Supported by 8th Generation Intel® Core™ i3 Processors Based on Cannon Lake </span>
<span id="t4y_4512" class="t s2_4512">Microarchitecture </span><span id="t4z_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t50_4512" class="t s2_4512">2-309 </span>
<span id="t51_4512" class="t s2_4512">Table 2-43. </span><span id="t52_4512" class="t s2_4512">Uncore PMU MSRs Supported by Intel® Core™ Processors Based on Cannon Lake Microarchitecture</span><span id="t53_4512" class="t s2_4512">. . . . . . . . . . . . . </span><span id="t54_4512" class="t s2_4512">2-314 </span>
<span id="t55_4512" class="t s2_4512">Table 2-44. </span><span id="t56_4512" class="t s2_4512">MSRs Supported by 10th Generation Intel® Core™ Processors Based on Ice Lake Microarchitecture </span><span id="t57_4512" class="t s2_4512">. . . . . . . . . . . . . </span><span id="t58_4512" class="t s2_4512">2-316 </span>
<span id="t59_4512" class="t s2_4512">Table 2-45. </span><span id="t5a_4512" class="t s2_4512">Additional MSRs Supported by the 11th Generation Intel® Core™ Processors Based on Tiger Lake </span>
<span id="t5b_4512" class="t s2_4512">Microarchitecture </span><span id="t5c_4512" class="t s2_4512">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5d_4512" class="t s2_4512">2-319 </span>
<span id="t5e_4512" class="t s2_4512">Table 2-46. </span><span id="t5f_4512" class="t s2_4512">Additional MSRs Supported by the 12th and 13th Generation Intel® Core™ Processors Supporting Performance </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
