<RDSL_Platform_discovery source="Ringo">
  <!--Generated by HDFgen.py-->
  <all_patterns>
    <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
    <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
    <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
    <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
    <member>pipeline.pe0_0.cl0</member>
    <member>pipeline.pe1_0.cl0</member>
    <member>L2toL2.pe0_0.cl0.cl1</member>
    <member>L2toL2.pe1_0.cl0.cl1</member>
    <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
    <member>L2toL2.sPE0_1.cl1.cl0</member>
    <member>pipeline.sPE0_1.cl1</member>
  </all_patterns>
  <!--                                -->
  <pattern name="big_delay.pe0_0.cl0.DDR0.cl0">
    <defining_memory>cl0</defining_memory>
    <observing_memory>cl0</observing_memory>
    <exclusive_define_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
      <member>pipeline.pe0_0.cl0</member>
      <member>L2toL2.pe0_0.cl0.cl1</member>
    </exclusive_define_with>
    <shares_L2_II_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </shares_L2_II_with>
    <shares_L2_IO_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
      <member>L2toL2.pe0_0.cl0.cl1</member>
      <member>L2toL2.pe1_0.cl0.cl1</member>
    </shares_L2_IO_with>
    <shares_L2_OI_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </shares_L2_OI_with>
    <shares_L2_OO_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
      <member>L2toL2.pe0_0.cl0.cl1</member>
      <member>L2toL2.pe1_0.cl0.cl1</member>
    </shares_L2_OO_with>
    <shares_L3_II_with />
    <shares_L3_IO_with />
    <shares_L3_OI_with />
    <shares_L3_OO_with />
    <can_observe>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>pipeline.pe0_0.cl0</member>
      <member>pipeline.pe1_0.cl0</member>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </can_observe>
  </pattern>
  <!--                                -->
  <pattern name="big_delay.pe1_0.cl0.DDR0.cl0">
    <defining_memory>cl0</defining_memory>
    <observing_memory>cl0</observing_memory>
    <exclusive_define_with>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
      <member>pipeline.pe1_0.cl0</member>
      <member>L2toL2.pe1_0.cl0.cl1</member>
    </exclusive_define_with>
    <shares_L2_II_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </shares_L2_II_with>
    <shares_L2_IO_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
      <member>L2toL2.pe0_0.cl0.cl1</member>
      <member>L2toL2.pe1_0.cl0.cl1</member>
    </shares_L2_IO_with>
    <shares_L2_OI_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </shares_L2_OI_with>
    <shares_L2_OO_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
      <member>L2toL2.pe0_0.cl0.cl1</member>
      <member>L2toL2.pe1_0.cl0.cl1</member>
    </shares_L2_OO_with>
    <shares_L3_II_with />
    <shares_L3_IO_with />
    <shares_L3_OI_with />
    <shares_L3_OO_with />
    <can_observe>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>pipeline.pe0_0.cl0</member>
      <member>pipeline.pe1_0.cl0</member>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </can_observe>
  </pattern>
  <!--                                -->
  <pattern name="big_delay.pe0_0.cl0.DDR0.cl1">
    <defining_memory>cl0</defining_memory>
    <observing_memory>cl1</observing_memory>
    <exclusive_define_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
      <member>pipeline.pe0_0.cl0</member>
      <member>L2toL2.pe0_0.cl0.cl1</member>
    </exclusive_define_with>
    <shares_L2_II_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
      <member>L2toL2.pe0_0.cl0.cl1</member>
      <member>L2toL2.pe1_0.cl0.cl1</member>
    </shares_L2_II_with>
    <shares_L2_IO_with>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </shares_L2_IO_with>
    <shares_L2_OI_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </shares_L2_OI_with>
    <shares_L2_OO_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
      <member>L2toL2.pe0_0.cl0.cl1</member>
      <member>L2toL2.pe1_0.cl0.cl1</member>
    </shares_L2_OO_with>
    <shares_L3_II_with />
    <shares_L3_IO_with />
    <shares_L3_OI_with />
    <shares_L3_OO_with />
    <can_observe>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>pipeline.pe0_0.cl0</member>
      <member>pipeline.pe1_0.cl0</member>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </can_observe>
  </pattern>
  <!--                                -->
  <pattern name="big_delay.pe1_0.cl0.DDR0.cl1">
    <defining_memory>cl0</defining_memory>
    <observing_memory>cl1</observing_memory>
    <exclusive_define_with>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
      <member>pipeline.pe1_0.cl0</member>
      <member>L2toL2.pe1_0.cl0.cl1</member>
    </exclusive_define_with>
    <shares_L2_II_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
      <member>L2toL2.pe0_0.cl0.cl1</member>
      <member>L2toL2.pe1_0.cl0.cl1</member>
    </shares_L2_II_with>
    <shares_L2_IO_with>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </shares_L2_IO_with>
    <shares_L2_OI_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </shares_L2_OI_with>
    <shares_L2_OO_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
      <member>L2toL2.pe0_0.cl0.cl1</member>
      <member>L2toL2.pe1_0.cl0.cl1</member>
    </shares_L2_OO_with>
    <shares_L3_II_with />
    <shares_L3_IO_with />
    <shares_L3_OI_with />
    <shares_L3_OO_with />
    <can_observe>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>pipeline.pe0_0.cl0</member>
      <member>pipeline.pe1_0.cl0</member>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </can_observe>
  </pattern>
  <!--                                -->
  <pattern name="pipeline.pe0_0.cl0">
    <defining_memory>cl0</defining_memory>
    <observing_memory>cl0</observing_memory>
    <exclusive_define_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
      <member>pipeline.pe0_0.cl0</member>
      <member>L2toL2.pe0_0.cl0.cl1</member>
    </exclusive_define_with>
    <can_observe>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>pipeline.pe0_0.cl0</member>
      <member>pipeline.pe1_0.cl0</member>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </can_observe>
  </pattern>
  <!--                                -->
  <pattern name="pipeline.pe1_0.cl0">
    <defining_memory>cl0</defining_memory>
    <observing_memory>cl0</observing_memory>
    <exclusive_define_with>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
      <member>pipeline.pe1_0.cl0</member>
      <member>L2toL2.pe1_0.cl0.cl1</member>
    </exclusive_define_with>
    <can_observe>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>pipeline.pe0_0.cl0</member>
      <member>pipeline.pe1_0.cl0</member>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </can_observe>
  </pattern>
  <!--                                -->
  <pattern name="L2toL2.pe0_0.cl0.cl1">
    <defining_memory>cl0</defining_memory>
    <observing_memory>cl1</observing_memory>
    <exclusive_define_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
      <member>pipeline.pe0_0.cl0</member>
      <member>L2toL2.pe0_0.cl0.cl1</member>
    </exclusive_define_with>
    <shares_L2_II_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
      <member>L2toL2.pe0_0.cl0.cl1</member>
      <member>L2toL2.pe1_0.cl0.cl1</member>
    </shares_L2_II_with>
    <shares_L2_IO_with>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </shares_L2_IO_with>
    <shares_L2_OI_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </shares_L2_OI_with>
    <shares_L2_OO_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
      <member>L2toL2.pe0_0.cl0.cl1</member>
      <member>L2toL2.pe1_0.cl0.cl1</member>
    </shares_L2_OO_with>
    <shares_L3_II_with />
    <shares_L3_IO_with />
    <shares_L3_OI_with />
    <shares_L3_OO_with />
    <can_observe>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>pipeline.pe0_0.cl0</member>
      <member>pipeline.pe1_0.cl0</member>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </can_observe>
  </pattern>
  <!--                                -->
  <pattern name="L2toL2.pe1_0.cl0.cl1">
    <defining_memory>cl0</defining_memory>
    <observing_memory>cl1</observing_memory>
    <exclusive_define_with>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
      <member>pipeline.pe1_0.cl0</member>
      <member>L2toL2.pe1_0.cl0.cl1</member>
    </exclusive_define_with>
    <shares_L2_II_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
      <member>L2toL2.pe0_0.cl0.cl1</member>
      <member>L2toL2.pe1_0.cl0.cl1</member>
    </shares_L2_II_with>
    <shares_L2_IO_with>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </shares_L2_IO_with>
    <shares_L2_OI_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </shares_L2_OI_with>
    <shares_L2_OO_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
      <member>L2toL2.pe0_0.cl0.cl1</member>
      <member>L2toL2.pe1_0.cl0.cl1</member>
    </shares_L2_OO_with>
    <shares_L3_II_with />
    <shares_L3_IO_with />
    <shares_L3_OI_with />
    <shares_L3_OO_with />
    <can_observe>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>pipeline.pe0_0.cl0</member>
      <member>pipeline.pe1_0.cl0</member>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </can_observe>
  </pattern>
  <!--                                -->
  <pattern name="big_delay.sPE0_1.cl1.DDR0.cl0">
    <defining_memory>cl1</defining_memory>
    <observing_memory>cl0</observing_memory>
    <exclusive_define_with>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
      <member>pipeline.sPE0_1.cl1</member>
    </exclusive_define_with>
    <shares_L2_II_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </shares_L2_II_with>
    <shares_L2_IO_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
      <member>L2toL2.pe0_0.cl0.cl1</member>
      <member>L2toL2.pe1_0.cl0.cl1</member>
    </shares_L2_IO_with>
    <shares_L2_OI_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
      <member>L2toL2.pe0_0.cl0.cl1</member>
      <member>L2toL2.pe1_0.cl0.cl1</member>
    </shares_L2_OI_with>
    <shares_L2_OO_with>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </shares_L2_OO_with>
    <shares_L3_II_with />
    <shares_L3_IO_with />
    <shares_L3_OI_with />
    <shares_L3_OO_with />
    <can_observe>
      <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
      <member>L2toL2.pe0_0.cl0.cl1</member>
      <member>L2toL2.pe1_0.cl0.cl1</member>
      <member>pipeline.sPE0_1.cl1</member>
    </can_observe>
  </pattern>
  <!--                                -->
  <pattern name="L2toL2.sPE0_1.cl1.cl0">
    <defining_memory>cl1</defining_memory>
    <observing_memory>cl0</observing_memory>
    <exclusive_define_with>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
      <member>pipeline.sPE0_1.cl1</member>
    </exclusive_define_with>
    <shares_L2_II_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </shares_L2_II_with>
    <shares_L2_IO_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
      <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
      <member>L2toL2.pe0_0.cl0.cl1</member>
      <member>L2toL2.pe1_0.cl0.cl1</member>
    </shares_L2_IO_with>
    <shares_L2_OI_with>
      <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
      <member>L2toL2.pe0_0.cl0.cl1</member>
      <member>L2toL2.pe1_0.cl0.cl1</member>
    </shares_L2_OI_with>
    <shares_L2_OO_with>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
    </shares_L2_OO_with>
    <shares_L3_II_with />
    <shares_L3_IO_with />
    <shares_L3_OI_with />
    <shares_L3_OO_with />
    <can_observe>
      <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
      <member>L2toL2.pe0_0.cl0.cl1</member>
      <member>L2toL2.pe1_0.cl0.cl1</member>
      <member>pipeline.sPE0_1.cl1</member>
    </can_observe>
  </pattern>
  <!--                                -->
  <pattern name="pipeline.sPE0_1.cl1">
    <defining_memory>cl1</defining_memory>
    <observing_memory>cl1</observing_memory>
    <exclusive_define_with>
      <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
      <member>L2toL2.sPE0_1.cl1.cl0</member>
      <member>pipeline.sPE0_1.cl1</member>
    </exclusive_define_with>
    <can_observe>
      <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
      <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
      <member>L2toL2.pe0_0.cl0.cl1</member>
      <member>L2toL2.pe1_0.cl0.cl1</member>
      <member>pipeline.sPE0_1.cl1</member>
    </can_observe>
  </pattern>
  <!--                                -->
  <!--  Add all the patterns and resources groups                     -->
  <!--                                -->
  <pattern_group name="big fast delay type">
    <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
    <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
    <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
    <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
    <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
  </pattern_group>
  <pattern_group name="pipeline type">
    <member>pipeline.pe0_0.cl0</member>
    <member>pipeline.pe1_0.cl0</member>
    <member>pipeline.sPE0_1.cl1</member>
  </pattern_group>
  <pattern_group name="L2toL2 type">
    <member>L2toL2.pe0_0.cl0.cl1</member>
    <member>L2toL2.pe1_0.cl0.cl1</member>
    <member>L2toL2.sPE0_1.cl1.cl0</member>
  </pattern_group>
  <!--                                -->
  <defining_resource name="pe0_0">
    <usedby>big_delay.pe0_0.cl0.DDR0.cl0</usedby>
    <usedby>big_delay.pe0_0.cl0.DDR0.cl1</usedby>
    <usedby>pipeline.pe0_0.cl0</usedby>
    <usedby>L2toL2.pe0_0.cl0.cl1</usedby>
  </defining_resource>
  <defining_resource name="pe1_0">
    <usedby>big_delay.pe1_0.cl0.DDR0.cl0</usedby>
    <usedby>big_delay.pe1_0.cl0.DDR0.cl1</usedby>
    <usedby>pipeline.pe1_0.cl0</usedby>
    <usedby>L2toL2.pe1_0.cl0.cl1</usedby>
  </defining_resource>
  <defining_resource name="sPE0_1">
    <usedby>big_delay.sPE0_1.cl1.DDR0.cl0</usedby>
    <usedby>L2toL2.sPE0_1.cl1.cl0</usedby>
    <usedby>pipeline.sPE0_1.cl1</usedby>
  </defining_resource>
  <!--                                -->
  <observing_resource name="cl0">
    <usedby>big_delay.pe0_0.cl0.DDR0.cl0</usedby>
    <usedby>big_delay.pe1_0.cl0.DDR0.cl0</usedby>
    <usedby>pipeline.pe0_0.cl0</usedby>
    <usedby>pipeline.pe1_0.cl0</usedby>
    <usedby>big_delay.sPE0_1.cl1.DDR0.cl0</usedby>
    <usedby>L2toL2.sPE0_1.cl1.cl0</usedby>
  </observing_resource>
  <observing_resource name="cl1">
    <usedby>big_delay.pe0_0.cl0.DDR0.cl1</usedby>
    <usedby>big_delay.pe1_0.cl0.DDR0.cl1</usedby>
    <usedby>L2toL2.pe0_0.cl0.cl1</usedby>
    <usedby>L2toL2.pe1_0.cl0.cl1</usedby>
    <usedby>pipeline.sPE0_1.cl1</usedby>
  </observing_resource>
  <!--                                -->
  <phase_crossing_patterns>
    <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
    <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
    <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
    <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
  </phase_crossing_patterns>
  <!--                                -->
  <memory_group name="cl0">
    <size>2097152</size>
    <type>L2</type>
    <member>big_delay.pe0_0.cl0.DDR0.cl0</member>
    <member>big_delay.pe1_0.cl0.DDR0.cl0</member>
    <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
    <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
    <member>pipeline.pe0_0.cl0</member>
    <member>pipeline.pe1_0.cl0</member>
    <member>L2toL2.pe0_0.cl0.cl1</member>
    <member>L2toL2.pe1_0.cl0.cl1</member>
    <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
    <member>L2toL2.sPE0_1.cl1.cl0</member>
  </memory_group>
  <memory_group name="cl1">
    <size>2097152</size>
    <type>L2</type>
    <member>big_delay.pe0_0.cl0.DDR0.cl1</member>
    <member>big_delay.pe1_0.cl0.DDR0.cl1</member>
    <member>L2toL2.pe0_0.cl0.cl1</member>
    <member>L2toL2.pe1_0.cl0.cl1</member>
    <member>big_delay.sPE0_1.cl1.DDR0.cl0</member>
    <member>L2toL2.sPE0_1.cl1.cl0</member>
    <member>pipeline.sPE0_1.cl1</member>
  </memory_group>
</RDSL_Platform_discovery>
