# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/sim/cordic_0.vhd" \

# Do not sort compile order
nosort
