INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MyCodes/vivado/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MyCodes/vivado/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MyCodes/vivado/dig_clock/dig_clock.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MyCodes/vivado/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MyCodes/vivado/dig_clock/dig_clock.srcs/sources_1/new/en_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module en_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MyCodes/vivado/dig_clock/dig_clock.srcs/sources_1/new/pos_detect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MyCodes/vivado/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MyCodes/vivado/dig_clock/dig_clock.srcs/sources_1/new/x7seg_a.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MyCodes/vivado/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
