// Seed: 1680769728
module module_0 (
    input tri1 id_0
    , id_20,
    input supply1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input tri id_5,
    input tri1 id_6,
    input wor id_7
    , id_21,
    output tri id_8,
    input tri1 id_9,
    input supply0 id_10,
    input wand id_11,
    input uwire id_12,
    output supply0 id_13,
    output uwire id_14,
    output supply0 id_15,
    input tri0 id_16,
    output supply1 id_17,
    input tri1 id_18
);
  wire [-1 : (  1  )] id_22;
  logic id_23;
  assign id_4 = id_22;
  wire id_24;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    input wire id_4,
    input tri1 id_5,
    output wand id_6,
    output supply0 id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri0 id_10,
    input wand id_11,
    input tri id_12,
    input tri0 id_13,
    output wire id_14
);
  localparam id_16 = -1;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2,
      id_5,
      id_7,
      id_3,
      id_11,
      id_4,
      id_14,
      id_11,
      id_12,
      id_8,
      id_9,
      id_7,
      id_7,
      id_14,
      id_0,
      id_6,
      id_8
  );
endmodule
