```
module parallel2serial(
    input wire clk,
    input wire rst_n,
    input wire [3:0] d,
    output reg valid_out,
    output reg dout
);

    reg [1:0] cnt;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            cnt <= 2'b00;
            valid_out <= 0;
            dout <= 0;
        end else begin
            if (cnt < 4) begin
                valid_out <= 1;
                dout <= d[3 - cnt];
                cnt <= cnt + 1;
            end
            if (cnt == 3) begin
                cnt <= 0; // Reset counter after 4 bits
            end
        end
    end

endmodule
```