arch                             	circuit        	vpr_status	min_chan_width	pack_time	place_time	min_chan_width_route_time	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_clb	num_io	num_outputs	num_memories	num_mult	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	error
k4_N10_memSize16384_memData64.xml	ch_intrinsics.v	success   	32            	0.11     	0.10      	0.21                     	378                	508                  	260                 	20     	99    	130        	1           	0       	2.37e+06              	720000               	303765.                          	2510.45                             
k4_N10_memSize16384_memData64.xml	diffeq1.v      	success   	50            	0.31     	0.31      	2.22                     	1212               	1149                 	688                 	70     	162   	96         	0           	5       	3.33e+06              	2.55e+06             	641417.                          	3795.37                             
