//
// Copyright (c) 2011 NVIDIA Corporation. 
// All rights reserved. 
// 
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions are met: 
// 
// Redistributions of source code must retain the above copyright notice, 
// this list of conditions and the following disclaimer. 
// 
// Redistributions in binary form must reproduce the above copyright notice, 
// this list of conditions and the following disclaimer in the documentation 
// and/or other materials provided with the distribution. 
// 
// Neither the name of the NVIDIA Corporation nor the names of its contributors 
// may be used to endorse or promote products derived from this software 
// without specific prior written permission. 
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE 
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 
// POSSIBILITY OF SUCH DAMAGE. 
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARSPDIF_H_INC_
#define ___ARSPDIF_H_INC_
#define CIF_FIFO_DEPTH  16
#define CIF2_FIFO_DEPTH 32
#define CIF_FIFO_WIDTH  32
#define CIF_REPLICATE_MAX_CHANNELS      2
#define APB_REG_ADDR_U  7
#define APB_REG_ADDR_L  2
#define APB_CLIENT_ADDR_U       11
#define APB_CLIENT_ADDR_L       8
#define AUDIO_CNFGLNK_WIDTH     8
#define AUDIO_CNFGLNK_PACKET_0_VECTOR_LENGTH    6
#define AUDIO_CNFGLNK_PACKET_0_CYCLES_BITS      3
#define AUDIO_CNFGLNK_PACKET_0_CYCLES   6
#define AUDIO_CNFGLNK_PACKET_0_CYCLES_MINUS1    5
#define AUDIO_CNFGLNK_PACKET_0_PAUSE_CYCLE      1
#define AUDIO_CNFGLNK_PACKET_0_SIZE_MINUS1      47
#define AUDIO_CNFGLNK_PACKET_0_DATA_U   47
#define AUDIO_CNFGLNK_PACKET_0_DATA_L   16
#define AUDIO_CNFGLNK_PACKET_0_RW       15
#define AUDIO_CNFGLNK_PACKET_0_P        14
#define AUDIO_CNFGLNK_PACKET_0_REG_ADDR_U       13
#define AUDIO_CNFGLNK_PACKET_0_REG_ADDR_L       8
#define AUDIO_CNFGLNK_PACKET_0_CLIENT_ADDR_U    7
#define AUDIO_CNFGLNK_PACKET_0_CLIENT_ADDR_L    4
#define AUDIO_CNFGLNK_PACKET_H  1
#define NV_APBIF_CONFIG_LINK_RXFIFO_DEPTH       1
#define NV_APBIF_CONFIG_LINK_RXFIFO_WIDTH       32
#define NV_APBIF_CONFIG_LINK_TXFIFO_DEPTH       1
#define NV_APBIF_CONFIG_LINK_TXFIFO_WIDTH       39
#define NV_APBIF_CONFIG_LINK_TXFIFO_WIDTH_MINUS1        38
#define NV_APBIF_CONFIG_LINK_TXFIFO_RW  38
#define NV_APBIF_CONFIG_LINK_TXFIFO_RDDR_U      37
#define NV_APBIF_CONFIG_LINK_TXFIFO_RDDR_L      32

// Packet AUDIO_CNFGLNK_PACKET_0
#define AUDIO_CNFGLNK_PACKET_0_SIZE 48

#define AUDIO_CNFGLNK_PACKET_0_DATA_SHIFT                       _MK_SHIFT_CONST(16)
#define AUDIO_CNFGLNK_PACKET_0_DATA_FIELD                       _MK_FIELD_CONST(0xffffffff, AUDIO_CNFGLNK_PACKET_0_DATA_SHIFT)
#define AUDIO_CNFGLNK_PACKET_0_DATA_RANGE                       _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(16)
#define AUDIO_CNFGLNK_PACKET_0_DATA_ROW                 0

#define AUDIO_CNFGLNK_PACKET_0_PAUSE_SHIFT                      _MK_SHIFT_CONST(15)
#define AUDIO_CNFGLNK_PACKET_0_PAUSE_FIELD                      _MK_FIELD_CONST(0x1, AUDIO_CNFGLNK_PACKET_0_PAUSE_SHIFT)
#define AUDIO_CNFGLNK_PACKET_0_PAUSE_RANGE                      _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define AUDIO_CNFGLNK_PACKET_0_PAUSE_ROW                        0
#define AUDIO_CNFGLNK_PACKET_0_PAUSE_UNSET                      _MK_ENUM_CONST(0)
#define AUDIO_CNFGLNK_PACKET_0_PAUSE_SET                        _MK_ENUM_CONST(1)

#define AUDIO_CNFGLNK_PACKET_0_RW_SHIFT                 _MK_SHIFT_CONST(14)
#define AUDIO_CNFGLNK_PACKET_0_RW_FIELD                 _MK_FIELD_CONST(0x1, AUDIO_CNFGLNK_PACKET_0_RW_SHIFT)
#define AUDIO_CNFGLNK_PACKET_0_RW_RANGE                 _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define AUDIO_CNFGLNK_PACKET_0_RW_ROW                   0
#define AUDIO_CNFGLNK_PACKET_0_RW_WRITE                 _MK_ENUM_CONST(0)
#define AUDIO_CNFGLNK_PACKET_0_RW_READ                  _MK_ENUM_CONST(1)

#define AUDIO_CNFGLNK_PACKET_0_REG_ADDR_SHIFT                   _MK_SHIFT_CONST(8)
#define AUDIO_CNFGLNK_PACKET_0_REG_ADDR_FIELD                   _MK_FIELD_CONST(0x3f, AUDIO_CNFGLNK_PACKET_0_REG_ADDR_SHIFT)
#define AUDIO_CNFGLNK_PACKET_0_REG_ADDR_RANGE                   _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(8)
#define AUDIO_CNFGLNK_PACKET_0_REG_ADDR_ROW                     0

#define AUDIO_CNFGLNK_PACKET_0_CLIENT_ADDR_SHIFT                        _MK_SHIFT_CONST(4)
#define AUDIO_CNFGLNK_PACKET_0_CLIENT_ADDR_FIELD                        _MK_FIELD_CONST(0xf, AUDIO_CNFGLNK_PACKET_0_CLIENT_ADDR_SHIFT)
#define AUDIO_CNFGLNK_PACKET_0_CLIENT_ADDR_RANGE                        _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(4)
#define AUDIO_CNFGLNK_PACKET_0_CLIENT_ADDR_ROW                  0

#define AUDIO_CNFGLNK_PACKET_0_H_SHIFT                  _MK_SHIFT_CONST(0)
#define AUDIO_CNFGLNK_PACKET_0_H_FIELD                  _MK_FIELD_CONST(0xf, AUDIO_CNFGLNK_PACKET_0_H_SHIFT)
#define AUDIO_CNFGLNK_PACKET_0_H_RANGE                  _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(0)
#define AUDIO_CNFGLNK_PACKET_0_H_ROW                    0


// Register SPDIF_CTRL_0  
#define SPDIF_CTRL_0                    _MK_ADDR_CONST(0x0)
#define SPDIF_CTRL_0_SECURE                     0x0
#define SPDIF_CTRL_0_WORD_COUNT                         0x1
#define SPDIF_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0xfcf0ff80)
#define SPDIF_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_READ_MASK                  _MK_MASK_CONST(0xfcf0ff80)
#define SPDIF_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xfcf0ff80)
#define SPDIF_CTRL_0_FLOWCTL_EN_SHIFT                   _MK_SHIFT_CONST(31)
#define SPDIF_CTRL_0_FLOWCTL_EN_FIELD                   _MK_FIELD_CONST(0x1, SPDIF_CTRL_0_FLOWCTL_EN_SHIFT)
#define SPDIF_CTRL_0_FLOWCTL_EN_RANGE                   31:31
#define SPDIF_CTRL_0_FLOWCTL_EN_WOFFSET                 0x0
#define SPDIF_CTRL_0_FLOWCTL_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_FLOWCTL_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SPDIF_CTRL_0_FLOWCTL_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_FLOWCTL_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_FLOWCTL_EN_DISABLE                 _MK_ENUM_CONST(0)
#define SPDIF_CTRL_0_FLOWCTL_EN_ENABLE                  _MK_ENUM_CONST(1)

#define SPDIF_CTRL_0_CAP_LC_SHIFT                       _MK_SHIFT_CONST(30)
#define SPDIF_CTRL_0_CAP_LC_FIELD                       _MK_FIELD_CONST(0x1, SPDIF_CTRL_0_CAP_LC_SHIFT)
#define SPDIF_CTRL_0_CAP_LC_RANGE                       30:30
#define SPDIF_CTRL_0_CAP_LC_WOFFSET                     0x0
#define SPDIF_CTRL_0_CAP_LC_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_CAP_LC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SPDIF_CTRL_0_CAP_LC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_CAP_LC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_CAP_LC_RIGHT_CH                    _MK_ENUM_CONST(0)
#define SPDIF_CTRL_0_CAP_LC_LEFT_CH                     _MK_ENUM_CONST(1)

#define SPDIF_CTRL_0_RX_EN_SHIFT                        _MK_SHIFT_CONST(29)
#define SPDIF_CTRL_0_RX_EN_FIELD                        _MK_FIELD_CONST(0x1, SPDIF_CTRL_0_RX_EN_SHIFT)
#define SPDIF_CTRL_0_RX_EN_RANGE                        29:29
#define SPDIF_CTRL_0_RX_EN_WOFFSET                      0x0
#define SPDIF_CTRL_0_RX_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_RX_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SPDIF_CTRL_0_RX_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_RX_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_RX_EN_DISABLE                      _MK_ENUM_CONST(0)
#define SPDIF_CTRL_0_RX_EN_ENABLE                       _MK_ENUM_CONST(1)

#define SPDIF_CTRL_0_TX_EN_SHIFT                        _MK_SHIFT_CONST(28)
#define SPDIF_CTRL_0_TX_EN_FIELD                        _MK_FIELD_CONST(0x1, SPDIF_CTRL_0_TX_EN_SHIFT)
#define SPDIF_CTRL_0_TX_EN_RANGE                        28:28
#define SPDIF_CTRL_0_TX_EN_WOFFSET                      0x0
#define SPDIF_CTRL_0_TX_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_TX_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SPDIF_CTRL_0_TX_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_TX_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_TX_EN_DISABLE                      _MK_ENUM_CONST(0)
#define SPDIF_CTRL_0_TX_EN_ENABLE                       _MK_ENUM_CONST(1)

#define SPDIF_CTRL_0_TC_EN_SHIFT                        _MK_SHIFT_CONST(27)
#define SPDIF_CTRL_0_TC_EN_FIELD                        _MK_FIELD_CONST(0x1, SPDIF_CTRL_0_TC_EN_SHIFT)
#define SPDIF_CTRL_0_TC_EN_RANGE                        27:27
#define SPDIF_CTRL_0_TC_EN_WOFFSET                      0x0
#define SPDIF_CTRL_0_TC_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_TC_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SPDIF_CTRL_0_TC_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_TC_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_TC_EN_DISABLE                      _MK_ENUM_CONST(0)
#define SPDIF_CTRL_0_TC_EN_ENABLE                       _MK_ENUM_CONST(1)

#define SPDIF_CTRL_0_TU_EN_SHIFT                        _MK_SHIFT_CONST(26)
#define SPDIF_CTRL_0_TU_EN_FIELD                        _MK_FIELD_CONST(0x1, SPDIF_CTRL_0_TU_EN_SHIFT)
#define SPDIF_CTRL_0_TU_EN_RANGE                        26:26
#define SPDIF_CTRL_0_TU_EN_WOFFSET                      0x0
#define SPDIF_CTRL_0_TU_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_TU_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SPDIF_CTRL_0_TU_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_TU_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_TU_EN_DISABLE                      _MK_ENUM_CONST(0)
#define SPDIF_CTRL_0_TU_EN_ENABLE                       _MK_ENUM_CONST(1)

#define SPDIF_CTRL_0_IE_P_RSVD_SHIFT                    _MK_SHIFT_CONST(23)
#define SPDIF_CTRL_0_IE_P_RSVD_FIELD                    _MK_FIELD_CONST(0x1, SPDIF_CTRL_0_IE_P_RSVD_SHIFT)
#define SPDIF_CTRL_0_IE_P_RSVD_RANGE                    23:23
#define SPDIF_CTRL_0_IE_P_RSVD_WOFFSET                  0x0
#define SPDIF_CTRL_0_IE_P_RSVD_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_IE_P_RSVD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SPDIF_CTRL_0_IE_P_RSVD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_IE_P_RSVD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_IE_P_RSVD_DISABLE                  _MK_ENUM_CONST(0)
#define SPDIF_CTRL_0_IE_P_RSVD_ENABLE                   _MK_ENUM_CONST(1)

#define SPDIF_CTRL_0_IE_B_RSVD_SHIFT                    _MK_SHIFT_CONST(22)
#define SPDIF_CTRL_0_IE_B_RSVD_FIELD                    _MK_FIELD_CONST(0x1, SPDIF_CTRL_0_IE_B_RSVD_SHIFT)
#define SPDIF_CTRL_0_IE_B_RSVD_RANGE                    22:22
#define SPDIF_CTRL_0_IE_B_RSVD_WOFFSET                  0x0
#define SPDIF_CTRL_0_IE_B_RSVD_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_IE_B_RSVD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SPDIF_CTRL_0_IE_B_RSVD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_IE_B_RSVD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_IE_B_RSVD_DISABLE                  _MK_ENUM_CONST(0)
#define SPDIF_CTRL_0_IE_B_RSVD_ENABLE                   _MK_ENUM_CONST(1)

#define SPDIF_CTRL_0_IE_C_RSVD_SHIFT                    _MK_SHIFT_CONST(21)
#define SPDIF_CTRL_0_IE_C_RSVD_FIELD                    _MK_FIELD_CONST(0x1, SPDIF_CTRL_0_IE_C_RSVD_SHIFT)
#define SPDIF_CTRL_0_IE_C_RSVD_RANGE                    21:21
#define SPDIF_CTRL_0_IE_C_RSVD_WOFFSET                  0x0
#define SPDIF_CTRL_0_IE_C_RSVD_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_IE_C_RSVD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SPDIF_CTRL_0_IE_C_RSVD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_IE_C_RSVD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_IE_C_RSVD_DISABLE                  _MK_ENUM_CONST(0)
#define SPDIF_CTRL_0_IE_C_RSVD_ENABLE                   _MK_ENUM_CONST(1)

#define SPDIF_CTRL_0_IE_U_RSVD_SHIFT                    _MK_SHIFT_CONST(20)
#define SPDIF_CTRL_0_IE_U_RSVD_FIELD                    _MK_FIELD_CONST(0x1, SPDIF_CTRL_0_IE_U_RSVD_SHIFT)
#define SPDIF_CTRL_0_IE_U_RSVD_RANGE                    20:20
#define SPDIF_CTRL_0_IE_U_RSVD_WOFFSET                  0x0
#define SPDIF_CTRL_0_IE_U_RSVD_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_IE_U_RSVD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SPDIF_CTRL_0_IE_U_RSVD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_IE_U_RSVD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_IE_U_RSVD_DISABLE                  _MK_ENUM_CONST(0)
#define SPDIF_CTRL_0_IE_U_RSVD_ENABLE                   _MK_ENUM_CONST(1)

#define SPDIF_CTRL_0_LBK_EN_SHIFT                       _MK_SHIFT_CONST(15)
#define SPDIF_CTRL_0_LBK_EN_FIELD                       _MK_FIELD_CONST(0x1, SPDIF_CTRL_0_LBK_EN_SHIFT)
#define SPDIF_CTRL_0_LBK_EN_RANGE                       15:15
#define SPDIF_CTRL_0_LBK_EN_WOFFSET                     0x0
#define SPDIF_CTRL_0_LBK_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_LBK_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SPDIF_CTRL_0_LBK_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_LBK_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_LBK_EN_DISABLE                     _MK_ENUM_CONST(0)
#define SPDIF_CTRL_0_LBK_EN_ENABLE                      _MK_ENUM_CONST(1)

#define SPDIF_CTRL_0_PACK_SHIFT                 _MK_SHIFT_CONST(14)
#define SPDIF_CTRL_0_PACK_FIELD                 _MK_FIELD_CONST(0x1, SPDIF_CTRL_0_PACK_SHIFT)
#define SPDIF_CTRL_0_PACK_RANGE                 14:14
#define SPDIF_CTRL_0_PACK_WOFFSET                       0x0
#define SPDIF_CTRL_0_PACK_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_PACK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define SPDIF_CTRL_0_PACK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_PACK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_PACK_DISABLE                       _MK_ENUM_CONST(0)
#define SPDIF_CTRL_0_PACK_ENABLE                        _MK_ENUM_CONST(1)

#define SPDIF_CTRL_0_BIT_MODE_SHIFT                     _MK_SHIFT_CONST(12)
#define SPDIF_CTRL_0_BIT_MODE_FIELD                     _MK_FIELD_CONST(0x3, SPDIF_CTRL_0_BIT_MODE_SHIFT)
#define SPDIF_CTRL_0_BIT_MODE_RANGE                     13:12
#define SPDIF_CTRL_0_BIT_MODE_WOFFSET                   0x0
#define SPDIF_CTRL_0_BIT_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_BIT_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define SPDIF_CTRL_0_BIT_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_BIT_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_BIT_MODE_MODE16BIT                 _MK_ENUM_CONST(0)
#define SPDIF_CTRL_0_BIT_MODE_MODE20BIT                 _MK_ENUM_CONST(1)
#define SPDIF_CTRL_0_BIT_MODE_MODE24BIT                 _MK_ENUM_CONST(2)
#define SPDIF_CTRL_0_BIT_MODE_MODERAW                   _MK_ENUM_CONST(3)

#define SPDIF_CTRL_0_CG_EN_SHIFT                        _MK_SHIFT_CONST(11)
#define SPDIF_CTRL_0_CG_EN_FIELD                        _MK_FIELD_CONST(0x1, SPDIF_CTRL_0_CG_EN_SHIFT)
#define SPDIF_CTRL_0_CG_EN_RANGE                        11:11
#define SPDIF_CTRL_0_CG_EN_WOFFSET                      0x0
#define SPDIF_CTRL_0_CG_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_CG_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SPDIF_CTRL_0_CG_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_CG_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_CG_EN_DISABLE                      _MK_ENUM_CONST(0)
#define SPDIF_CTRL_0_CG_EN_ENABLE                       _MK_ENUM_CONST(1)

#define SPDIF_CTRL_0_OBS_SEL_SHIFT                      _MK_SHIFT_CONST(8)
#define SPDIF_CTRL_0_OBS_SEL_FIELD                      _MK_FIELD_CONST(0x7, SPDIF_CTRL_0_OBS_SEL_SHIFT)
#define SPDIF_CTRL_0_OBS_SEL_RANGE                      10:8
#define SPDIF_CTRL_0_OBS_SEL_WOFFSET                    0x0
#define SPDIF_CTRL_0_OBS_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_OBS_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define SPDIF_CTRL_0_OBS_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_OBS_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define SPDIF_CTRL_0_SOFT_RESET_SHIFT                   _MK_SHIFT_CONST(7)
#define SPDIF_CTRL_0_SOFT_RESET_FIELD                   _MK_FIELD_CONST(0x1, SPDIF_CTRL_0_SOFT_RESET_SHIFT)
#define SPDIF_CTRL_0_SOFT_RESET_RANGE                   7:7
#define SPDIF_CTRL_0_SOFT_RESET_WOFFSET                 0x0
#define SPDIF_CTRL_0_SOFT_RESET_DEFAULT                 _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_SOFT_RESET_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SPDIF_CTRL_0_SOFT_RESET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_SOFT_RESET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SPDIF_CTRL_0_SOFT_RESET_DISABLE                 _MK_ENUM_CONST(0)
#define SPDIF_CTRL_0_SOFT_RESET_ENABLE                  _MK_ENUM_CONST(1)


// Register SPDIF_STROBE_CTRL_0  
#define SPDIF_STROBE_CTRL_0                     _MK_ADDR_CONST(0x4)
#define SPDIF_STROBE_CTRL_0_SECURE                      0x0
#define SPDIF_STROBE_CTRL_0_WORD_COUNT                  0x1
#define SPDIF_STROBE_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x7f0000)
#define SPDIF_STROBE_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0xff9f3f)
#define SPDIF_STROBE_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SPDIF_STROBE_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_STROBE_CTRL_0_READ_MASK                   _MK_MASK_CONST(0xff9f3f)
#define SPDIF_STROBE_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x9f3f)
#define SPDIF_STROBE_CTRL_0_PERIOD_SHIFT                        _MK_SHIFT_CONST(16)
#define SPDIF_STROBE_CTRL_0_PERIOD_FIELD                        _MK_FIELD_CONST(0xff, SPDIF_STROBE_CTRL_0_PERIOD_SHIFT)
#define SPDIF_STROBE_CTRL_0_PERIOD_RANGE                        23:16
#define SPDIF_STROBE_CTRL_0_PERIOD_WOFFSET                      0x0
#define SPDIF_STROBE_CTRL_0_PERIOD_DEFAULT                      _MK_MASK_CONST(0x7f)
#define SPDIF_STROBE_CTRL_0_PERIOD_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define SPDIF_STROBE_CTRL_0_PERIOD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SPDIF_STROBE_CTRL_0_PERIOD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define SPDIF_STROBE_CTRL_0_STROBE_SHIFT                        _MK_SHIFT_CONST(15)
#define SPDIF_STROBE_CTRL_0_STROBE_FIELD                        _MK_FIELD_CONST(0x1, SPDIF_STROBE_CTRL_0_STROBE_SHIFT)
#define SPDIF_STROBE_CTRL_0_STROBE_RANGE                        15:15
#define SPDIF_STROBE_CTRL_0_STROBE_WOFFSET                      0x0
#define SPDIF_STROBE_CTRL_0_STROBE_DEFAULT                      _MK_MASK_CONST(0x0)
#define SPDIF_STROBE_CTRL_0_STROBE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SPDIF_STROBE_CTRL_0_STROBE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SPDIF_STROBE_CTRL_0_STROBE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define SPDIF_STROBE_CTRL_0_DATA_STROBES_SHIFT                  _MK_SHIFT_CONST(8)
#define SPDIF_STROBE_CTRL_0_DATA_STROBES_FIELD                  _MK_FIELD_CONST(0x1f, SPDIF_STROBE_CTRL_0_DATA_STROBES_SHIFT)
#define SPDIF_STROBE_CTRL_0_DATA_STROBES_RANGE                  12:8
#define SPDIF_STROBE_CTRL_0_DATA_STROBES_WOFFSET                        0x0
#define SPDIF_STROBE_CTRL_0_DATA_STROBES_DEFAULT                        _MK_MASK_CONST(0x0)
#define SPDIF_STROBE_CTRL_0_DATA_STROBES_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define SPDIF_STROBE_CTRL_0_DATA_STROBES_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_STROBE_CTRL_0_DATA_STROBES_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define SPDIF_STROBE_CTRL_0_CLOCK_PERIOD_SHIFT                  _MK_SHIFT_CONST(0)
#define SPDIF_STROBE_CTRL_0_CLOCK_PERIOD_FIELD                  _MK_FIELD_CONST(0x3f, SPDIF_STROBE_CTRL_0_CLOCK_PERIOD_SHIFT)
#define SPDIF_STROBE_CTRL_0_CLOCK_PERIOD_RANGE                  5:0
#define SPDIF_STROBE_CTRL_0_CLOCK_PERIOD_WOFFSET                        0x0
#define SPDIF_STROBE_CTRL_0_CLOCK_PERIOD_DEFAULT                        _MK_MASK_CONST(0x0)
#define SPDIF_STROBE_CTRL_0_CLOCK_PERIOD_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define SPDIF_STROBE_CTRL_0_CLOCK_PERIOD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_STROBE_CTRL_0_CLOCK_PERIOD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register SPDIF_AUDIOCIF_TXDATA_CTRL_0  
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0                    _MK_ADDR_CONST(0x8)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_SECURE                     0x0
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_WORD_COUNT                         0x1
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x1104)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf70777ff)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_READ_MASK                  _MK_MASK_CONST(0xf70777ff)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf70777fb)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_MONO_CONV_SHIFT                    _MK_SHIFT_CONST(0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_MONO_CONV_FIELD                    _MK_FIELD_CONST(0x1, SPDIF_AUDIOCIF_TXDATA_CTRL_0_MONO_CONV_SHIFT)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_MONO_CONV_RANGE                    0:0
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_MONO_CONV_WOFFSET                  0x0
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_MONO_CONV_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_MONO_CONV_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_MONO_CONV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_MONO_CONV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_MONO_CONV_ZERO                     _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_MONO_CONV_COPY                     _MK_ENUM_CONST(1)

#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_TRUNCATE_SHIFT                     _MK_SHIFT_CONST(1)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_TRUNCATE_FIELD                     _MK_FIELD_CONST(0x1, SPDIF_AUDIOCIF_TXDATA_CTRL_0_TRUNCATE_SHIFT)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_TRUNCATE_RANGE                     1:1
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_TRUNCATE_WOFFSET                   0x0
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_TRUNCATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_TRUNCATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_TRUNCATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_TRUNCATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_TRUNCATE_ROUND                     _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_TRUNCATE_CHOP                      _MK_ENUM_CONST(1)

#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_DIRECTION_SHIFT                    _MK_SHIFT_CONST(2)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_DIRECTION_FIELD                    _MK_FIELD_CONST(0x1, SPDIF_AUDIOCIF_TXDATA_CTRL_0_DIRECTION_SHIFT)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_DIRECTION_RANGE                    2:2
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_DIRECTION_WOFFSET                  0x0
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_DIRECTION_DEFAULT                  _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_DIRECTION_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_DIRECTION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_DIRECTION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_DIRECTION_INIT_ENUM                        RXCIF
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_DIRECTION_TXCIF                    _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_DIRECTION_RXCIF                    _MK_ENUM_CONST(1)

#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_REPLICATE_SHIFT                    _MK_SHIFT_CONST(3)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_REPLICATE_FIELD                    _MK_FIELD_CONST(0x1, SPDIF_AUDIOCIF_TXDATA_CTRL_0_REPLICATE_SHIFT)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_REPLICATE_RANGE                    3:3
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_REPLICATE_WOFFSET                  0x0
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_REPLICATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_REPLICATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_REPLICATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_REPLICATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_REPLICATE_DISABLE                  _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_REPLICATE_ENABLE                   _MK_ENUM_CONST(1)

#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_STEREO_CONV_SHIFT                  _MK_SHIFT_CONST(4)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_STEREO_CONV_FIELD                  _MK_FIELD_CONST(0x3, SPDIF_AUDIOCIF_TXDATA_CTRL_0_STEREO_CONV_SHIFT)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_STEREO_CONV_RANGE                  5:4
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_STEREO_CONV_WOFFSET                        0x0
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_STEREO_CONV_DEFAULT                        _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_STEREO_CONV_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_STEREO_CONV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_STEREO_CONV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_STEREO_CONV_CH0                    _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_STEREO_CONV_CH1                    _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_STEREO_CONV_AVG                    _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_STEREO_CONV_RSVD                   _MK_ENUM_CONST(3)

#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_EXPAND_SHIFT                       _MK_SHIFT_CONST(6)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_EXPAND_FIELD                       _MK_FIELD_CONST(0x3, SPDIF_AUDIOCIF_TXDATA_CTRL_0_EXPAND_SHIFT)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_EXPAND_RANGE                       7:6
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_EXPAND_WOFFSET                     0x0
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_EXPAND_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_EXPAND_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_EXPAND_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_EXPAND_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_EXPAND_ZERO                        _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_EXPAND_ONE                 _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_EXPAND_LFSR                        _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_EXPAND_RSVD                        _MK_ENUM_CONST(3)

#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_BITS_SHIFT                  _MK_SHIFT_CONST(8)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_BITS_FIELD                  _MK_FIELD_CONST(0x7, SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_BITS_SHIFT)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_BITS_RANGE                  10:8
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_BITS_WOFFSET                        0x0
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_BITS_DEFAULT                        _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_BITS_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_BITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_BITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_BITS_BIT4                   _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_BITS_BIT8                   _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_BITS_BIT12                  _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_BITS_BIT16                  _MK_ENUM_CONST(3)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_BITS_BIT20                  _MK_ENUM_CONST(4)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_BITS_BIT24                  _MK_ENUM_CONST(5)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_BITS_BIT28                  _MK_ENUM_CONST(6)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_BITS_BIT32                  _MK_ENUM_CONST(7)

#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_BITS_SHIFT                   _MK_SHIFT_CONST(12)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_BITS_FIELD                   _MK_FIELD_CONST(0x7, SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_BITS_SHIFT)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_BITS_RANGE                   14:12
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_BITS_WOFFSET                 0x0
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_BITS_DEFAULT                 _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_BITS_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_BITS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_BITS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_BITS_BIT4                    _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_BITS_BIT8                    _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_BITS_BIT12                   _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_BITS_BIT16                   _MK_ENUM_CONST(3)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_BITS_BIT20                   _MK_ENUM_CONST(4)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_BITS_BIT24                   _MK_ENUM_CONST(5)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_BITS_BIT28                   _MK_ENUM_CONST(6)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_BITS_BIT32                   _MK_ENUM_CONST(7)

#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_CHANNELS_SHIFT                      _MK_SHIFT_CONST(16)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_CHANNELS_FIELD                      _MK_FIELD_CONST(0x7, SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_CHANNELS_SHIFT)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_CHANNELS_RANGE                      18:16
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_CHANNELS_WOFFSET                    0x0
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_CHANNELS_DEFAULT                    _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_CHANNELS_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_CHANNELS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_CHANNELS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_CHANNELS_CH1                        _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_CHANNELS_CH2                        _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_CHANNELS_CH3                        _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_CHANNELS_CH4                        _MK_ENUM_CONST(3)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_CHANNELS_CH5                        _MK_ENUM_CONST(4)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_CHANNELS_CH6                        _MK_ENUM_CONST(5)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_CHANNELS_CH7                        _MK_ENUM_CONST(6)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_CLIENT_CHANNELS_CH8                        _MK_ENUM_CONST(7)

#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_CHANNELS_SHIFT                       _MK_SHIFT_CONST(24)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_CHANNELS_FIELD                       _MK_FIELD_CONST(0x7, SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_CHANNELS_SHIFT)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_CHANNELS_RANGE                       26:24
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_CHANNELS_WOFFSET                     0x0
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_CHANNELS_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_CHANNELS_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_CHANNELS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_CHANNELS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_CHANNELS_CH1                 _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_CHANNELS_CH2                 _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_CHANNELS_CH3                 _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_CHANNELS_CH4                 _MK_ENUM_CONST(3)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_CHANNELS_CH5                 _MK_ENUM_CONST(4)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_CHANNELS_CH6                 _MK_ENUM_CONST(5)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_CHANNELS_CH7                 _MK_ENUM_CONST(6)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_AUDIO_CHANNELS_CH8                 _MK_ENUM_CONST(7)

#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_FIFO_THRESHOLD_SHIFT                       _MK_SHIFT_CONST(28)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_FIFO_THRESHOLD_FIELD                       _MK_FIELD_CONST(0xf, SPDIF_AUDIOCIF_TXDATA_CTRL_0_FIFO_THRESHOLD_SHIFT)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_FIFO_THRESHOLD_RANGE                       31:28
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_FIFO_THRESHOLD_WOFFSET                     0x0
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_FIFO_THRESHOLD_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_FIFO_THRESHOLD_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_FIFO_THRESHOLD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXDATA_CTRL_0_FIFO_THRESHOLD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register SPDIF_AUDIOCIF_RXDATA_CTRL_0  
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0                    _MK_ADDR_CONST(0xc)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_SECURE                     0x0
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_WORD_COUNT                         0x1
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x1100)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf70777ff)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_READ_MASK                  _MK_MASK_CONST(0xf70777ff)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf70777fb)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_MONO_CONV_SHIFT                    _MK_SHIFT_CONST(0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_MONO_CONV_FIELD                    _MK_FIELD_CONST(0x1, SPDIF_AUDIOCIF_RXDATA_CTRL_0_MONO_CONV_SHIFT)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_MONO_CONV_RANGE                    0:0
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_MONO_CONV_WOFFSET                  0x0
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_MONO_CONV_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_MONO_CONV_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_MONO_CONV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_MONO_CONV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_MONO_CONV_ZERO                     _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_MONO_CONV_COPY                     _MK_ENUM_CONST(1)

#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_TRUNCATE_SHIFT                     _MK_SHIFT_CONST(1)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_TRUNCATE_FIELD                     _MK_FIELD_CONST(0x1, SPDIF_AUDIOCIF_RXDATA_CTRL_0_TRUNCATE_SHIFT)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_TRUNCATE_RANGE                     1:1
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_TRUNCATE_WOFFSET                   0x0
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_TRUNCATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_TRUNCATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_TRUNCATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_TRUNCATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_TRUNCATE_ROUND                     _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_TRUNCATE_CHOP                      _MK_ENUM_CONST(1)

#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_DIRECTION_SHIFT                    _MK_SHIFT_CONST(2)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_DIRECTION_FIELD                    _MK_FIELD_CONST(0x1, SPDIF_AUDIOCIF_RXDATA_CTRL_0_DIRECTION_SHIFT)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_DIRECTION_RANGE                    2:2
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_DIRECTION_WOFFSET                  0x0
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_DIRECTION_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_DIRECTION_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_DIRECTION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_DIRECTION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_DIRECTION_INIT_ENUM                        TXCIF
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_DIRECTION_TXCIF                    _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_DIRECTION_RXCIF                    _MK_ENUM_CONST(1)

#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_REPLICATE_SHIFT                    _MK_SHIFT_CONST(3)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_REPLICATE_FIELD                    _MK_FIELD_CONST(0x1, SPDIF_AUDIOCIF_RXDATA_CTRL_0_REPLICATE_SHIFT)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_REPLICATE_RANGE                    3:3
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_REPLICATE_WOFFSET                  0x0
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_REPLICATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_REPLICATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_REPLICATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_REPLICATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_REPLICATE_DISABLE                  _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_REPLICATE_ENABLE                   _MK_ENUM_CONST(1)

#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_STEREO_CONV_SHIFT                  _MK_SHIFT_CONST(4)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_STEREO_CONV_FIELD                  _MK_FIELD_CONST(0x3, SPDIF_AUDIOCIF_RXDATA_CTRL_0_STEREO_CONV_SHIFT)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_STEREO_CONV_RANGE                  5:4
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_STEREO_CONV_WOFFSET                        0x0
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_STEREO_CONV_DEFAULT                        _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_STEREO_CONV_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_STEREO_CONV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_STEREO_CONV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_STEREO_CONV_CH0                    _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_STEREO_CONV_CH1                    _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_STEREO_CONV_AVG                    _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_STEREO_CONV_RSVD                   _MK_ENUM_CONST(3)

#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_EXPAND_SHIFT                       _MK_SHIFT_CONST(6)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_EXPAND_FIELD                       _MK_FIELD_CONST(0x3, SPDIF_AUDIOCIF_RXDATA_CTRL_0_EXPAND_SHIFT)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_EXPAND_RANGE                       7:6
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_EXPAND_WOFFSET                     0x0
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_EXPAND_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_EXPAND_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_EXPAND_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_EXPAND_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_EXPAND_ZERO                        _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_EXPAND_ONE                 _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_EXPAND_LFSR                        _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_EXPAND_RSVD                        _MK_ENUM_CONST(3)

#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_BITS_SHIFT                  _MK_SHIFT_CONST(8)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_BITS_FIELD                  _MK_FIELD_CONST(0x7, SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_BITS_SHIFT)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_BITS_RANGE                  10:8
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_BITS_WOFFSET                        0x0
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_BITS_DEFAULT                        _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_BITS_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_BITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_BITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_BITS_BIT4                   _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_BITS_BIT8                   _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_BITS_BIT12                  _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_BITS_BIT16                  _MK_ENUM_CONST(3)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_BITS_BIT20                  _MK_ENUM_CONST(4)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_BITS_BIT24                  _MK_ENUM_CONST(5)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_BITS_BIT28                  _MK_ENUM_CONST(6)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_BITS_BIT32                  _MK_ENUM_CONST(7)

#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_BITS_SHIFT                   _MK_SHIFT_CONST(12)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_BITS_FIELD                   _MK_FIELD_CONST(0x7, SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_BITS_SHIFT)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_BITS_RANGE                   14:12
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_BITS_WOFFSET                 0x0
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_BITS_DEFAULT                 _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_BITS_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_BITS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_BITS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_BITS_BIT4                    _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_BITS_BIT8                    _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_BITS_BIT12                   _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_BITS_BIT16                   _MK_ENUM_CONST(3)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_BITS_BIT20                   _MK_ENUM_CONST(4)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_BITS_BIT24                   _MK_ENUM_CONST(5)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_BITS_BIT28                   _MK_ENUM_CONST(6)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_BITS_BIT32                   _MK_ENUM_CONST(7)

#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_CHANNELS_SHIFT                      _MK_SHIFT_CONST(16)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_CHANNELS_FIELD                      _MK_FIELD_CONST(0x7, SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_CHANNELS_SHIFT)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_CHANNELS_RANGE                      18:16
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_CHANNELS_WOFFSET                    0x0
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_CHANNELS_DEFAULT                    _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_CHANNELS_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_CHANNELS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_CHANNELS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_CHANNELS_CH1                        _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_CHANNELS_CH2                        _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_CHANNELS_CH3                        _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_CHANNELS_CH4                        _MK_ENUM_CONST(3)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_CHANNELS_CH5                        _MK_ENUM_CONST(4)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_CHANNELS_CH6                        _MK_ENUM_CONST(5)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_CHANNELS_CH7                        _MK_ENUM_CONST(6)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_CLIENT_CHANNELS_CH8                        _MK_ENUM_CONST(7)

#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_CHANNELS_SHIFT                       _MK_SHIFT_CONST(24)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_CHANNELS_FIELD                       _MK_FIELD_CONST(0x7, SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_CHANNELS_SHIFT)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_CHANNELS_RANGE                       26:24
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_CHANNELS_WOFFSET                     0x0
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_CHANNELS_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_CHANNELS_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_CHANNELS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_CHANNELS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_CHANNELS_CH1                 _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_CHANNELS_CH2                 _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_CHANNELS_CH3                 _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_CHANNELS_CH4                 _MK_ENUM_CONST(3)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_CHANNELS_CH5                 _MK_ENUM_CONST(4)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_CHANNELS_CH6                 _MK_ENUM_CONST(5)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_CHANNELS_CH7                 _MK_ENUM_CONST(6)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_AUDIO_CHANNELS_CH8                 _MK_ENUM_CONST(7)

#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_FIFO_THRESHOLD_SHIFT                       _MK_SHIFT_CONST(28)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_FIFO_THRESHOLD_FIELD                       _MK_FIELD_CONST(0xf, SPDIF_AUDIOCIF_RXDATA_CTRL_0_FIFO_THRESHOLD_SHIFT)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_FIFO_THRESHOLD_RANGE                       31:28
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_FIFO_THRESHOLD_WOFFSET                     0x0
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_FIFO_THRESHOLD_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_FIFO_THRESHOLD_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_FIFO_THRESHOLD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXDATA_CTRL_0_FIFO_THRESHOLD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register SPDIF_AUDIOCIF_TXUSER_CTRL_0  
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0                    _MK_ADDR_CONST(0x10)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_SECURE                     0x0
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_WORD_COUNT                         0x1
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x1104)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf70777ff)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_READ_MASK                  _MK_MASK_CONST(0xf70777ff)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf70777fb)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_MONO_CONV_SHIFT                    _MK_SHIFT_CONST(0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_MONO_CONV_FIELD                    _MK_FIELD_CONST(0x1, SPDIF_AUDIOCIF_TXUSER_CTRL_0_MONO_CONV_SHIFT)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_MONO_CONV_RANGE                    0:0
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_MONO_CONV_WOFFSET                  0x0
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_MONO_CONV_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_MONO_CONV_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_MONO_CONV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_MONO_CONV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_MONO_CONV_ZERO                     _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_MONO_CONV_COPY                     _MK_ENUM_CONST(1)

#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_TRUNCATE_SHIFT                     _MK_SHIFT_CONST(1)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_TRUNCATE_FIELD                     _MK_FIELD_CONST(0x1, SPDIF_AUDIOCIF_TXUSER_CTRL_0_TRUNCATE_SHIFT)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_TRUNCATE_RANGE                     1:1
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_TRUNCATE_WOFFSET                   0x0
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_TRUNCATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_TRUNCATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_TRUNCATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_TRUNCATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_TRUNCATE_ROUND                     _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_TRUNCATE_CHOP                      _MK_ENUM_CONST(1)

#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_DIRECTION_SHIFT                    _MK_SHIFT_CONST(2)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_DIRECTION_FIELD                    _MK_FIELD_CONST(0x1, SPDIF_AUDIOCIF_TXUSER_CTRL_0_DIRECTION_SHIFT)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_DIRECTION_RANGE                    2:2
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_DIRECTION_WOFFSET                  0x0
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_DIRECTION_DEFAULT                  _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_DIRECTION_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_DIRECTION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_DIRECTION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_DIRECTION_INIT_ENUM                        RXCIF
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_DIRECTION_TXCIF                    _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_DIRECTION_RXCIF                    _MK_ENUM_CONST(1)

#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_REPLICATE_SHIFT                    _MK_SHIFT_CONST(3)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_REPLICATE_FIELD                    _MK_FIELD_CONST(0x1, SPDIF_AUDIOCIF_TXUSER_CTRL_0_REPLICATE_SHIFT)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_REPLICATE_RANGE                    3:3
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_REPLICATE_WOFFSET                  0x0
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_REPLICATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_REPLICATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_REPLICATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_REPLICATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_REPLICATE_DISABLE                  _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_REPLICATE_ENABLE                   _MK_ENUM_CONST(1)

#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_STEREO_CONV_SHIFT                  _MK_SHIFT_CONST(4)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_STEREO_CONV_FIELD                  _MK_FIELD_CONST(0x3, SPDIF_AUDIOCIF_TXUSER_CTRL_0_STEREO_CONV_SHIFT)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_STEREO_CONV_RANGE                  5:4
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_STEREO_CONV_WOFFSET                        0x0
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_STEREO_CONV_DEFAULT                        _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_STEREO_CONV_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_STEREO_CONV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_STEREO_CONV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_STEREO_CONV_CH0                    _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_STEREO_CONV_CH1                    _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_STEREO_CONV_AVG                    _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_STEREO_CONV_RSVD                   _MK_ENUM_CONST(3)

#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_EXPAND_SHIFT                       _MK_SHIFT_CONST(6)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_EXPAND_FIELD                       _MK_FIELD_CONST(0x3, SPDIF_AUDIOCIF_TXUSER_CTRL_0_EXPAND_SHIFT)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_EXPAND_RANGE                       7:6
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_EXPAND_WOFFSET                     0x0
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_EXPAND_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_EXPAND_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_EXPAND_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_EXPAND_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_EXPAND_ZERO                        _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_EXPAND_ONE                 _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_EXPAND_LFSR                        _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_EXPAND_RSVD                        _MK_ENUM_CONST(3)

#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_BITS_SHIFT                  _MK_SHIFT_CONST(8)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_BITS_FIELD                  _MK_FIELD_CONST(0x7, SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_BITS_SHIFT)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_BITS_RANGE                  10:8
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_BITS_WOFFSET                        0x0
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_BITS_DEFAULT                        _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_BITS_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_BITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_BITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_BITS_BIT4                   _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_BITS_BIT8                   _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_BITS_BIT12                  _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_BITS_BIT16                  _MK_ENUM_CONST(3)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_BITS_BIT20                  _MK_ENUM_CONST(4)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_BITS_BIT24                  _MK_ENUM_CONST(5)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_BITS_BIT28                  _MK_ENUM_CONST(6)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_BITS_BIT32                  _MK_ENUM_CONST(7)

#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_BITS_SHIFT                   _MK_SHIFT_CONST(12)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_BITS_FIELD                   _MK_FIELD_CONST(0x7, SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_BITS_SHIFT)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_BITS_RANGE                   14:12
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_BITS_WOFFSET                 0x0
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_BITS_DEFAULT                 _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_BITS_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_BITS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_BITS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_BITS_BIT4                    _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_BITS_BIT8                    _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_BITS_BIT12                   _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_BITS_BIT16                   _MK_ENUM_CONST(3)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_BITS_BIT20                   _MK_ENUM_CONST(4)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_BITS_BIT24                   _MK_ENUM_CONST(5)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_BITS_BIT28                   _MK_ENUM_CONST(6)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_BITS_BIT32                   _MK_ENUM_CONST(7)

#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_CHANNELS_SHIFT                      _MK_SHIFT_CONST(16)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_CHANNELS_FIELD                      _MK_FIELD_CONST(0x7, SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_CHANNELS_SHIFT)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_CHANNELS_RANGE                      18:16
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_CHANNELS_WOFFSET                    0x0
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_CHANNELS_DEFAULT                    _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_CHANNELS_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_CHANNELS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_CHANNELS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_CHANNELS_CH1                        _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_CHANNELS_CH2                        _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_CHANNELS_CH3                        _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_CHANNELS_CH4                        _MK_ENUM_CONST(3)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_CHANNELS_CH5                        _MK_ENUM_CONST(4)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_CHANNELS_CH6                        _MK_ENUM_CONST(5)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_CHANNELS_CH7                        _MK_ENUM_CONST(6)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_CLIENT_CHANNELS_CH8                        _MK_ENUM_CONST(7)

#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_CHANNELS_SHIFT                       _MK_SHIFT_CONST(24)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_CHANNELS_FIELD                       _MK_FIELD_CONST(0x7, SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_CHANNELS_SHIFT)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_CHANNELS_RANGE                       26:24
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_CHANNELS_WOFFSET                     0x0
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_CHANNELS_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_CHANNELS_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_CHANNELS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_CHANNELS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_CHANNELS_CH1                 _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_CHANNELS_CH2                 _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_CHANNELS_CH3                 _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_CHANNELS_CH4                 _MK_ENUM_CONST(3)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_CHANNELS_CH5                 _MK_ENUM_CONST(4)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_CHANNELS_CH6                 _MK_ENUM_CONST(5)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_CHANNELS_CH7                 _MK_ENUM_CONST(6)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_AUDIO_CHANNELS_CH8                 _MK_ENUM_CONST(7)

#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_FIFO_THRESHOLD_SHIFT                       _MK_SHIFT_CONST(28)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_FIFO_THRESHOLD_FIELD                       _MK_FIELD_CONST(0xf, SPDIF_AUDIOCIF_TXUSER_CTRL_0_FIFO_THRESHOLD_SHIFT)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_FIFO_THRESHOLD_RANGE                       31:28
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_FIFO_THRESHOLD_WOFFSET                     0x0
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_FIFO_THRESHOLD_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_FIFO_THRESHOLD_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_FIFO_THRESHOLD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_TXUSER_CTRL_0_FIFO_THRESHOLD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register SPDIF_AUDIOCIF_RXUSER_CTRL_0  
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0                    _MK_ADDR_CONST(0x14)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_SECURE                     0x0
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_WORD_COUNT                         0x1
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x1100)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf70777ff)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_READ_MASK                  _MK_MASK_CONST(0xf70777ff)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf70777fb)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_MONO_CONV_SHIFT                    _MK_SHIFT_CONST(0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_MONO_CONV_FIELD                    _MK_FIELD_CONST(0x1, SPDIF_AUDIOCIF_RXUSER_CTRL_0_MONO_CONV_SHIFT)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_MONO_CONV_RANGE                    0:0
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_MONO_CONV_WOFFSET                  0x0
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_MONO_CONV_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_MONO_CONV_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_MONO_CONV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_MONO_CONV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_MONO_CONV_ZERO                     _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_MONO_CONV_COPY                     _MK_ENUM_CONST(1)

#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_TRUNCATE_SHIFT                     _MK_SHIFT_CONST(1)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_TRUNCATE_FIELD                     _MK_FIELD_CONST(0x1, SPDIF_AUDIOCIF_RXUSER_CTRL_0_TRUNCATE_SHIFT)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_TRUNCATE_RANGE                     1:1
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_TRUNCATE_WOFFSET                   0x0
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_TRUNCATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_TRUNCATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_TRUNCATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_TRUNCATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_TRUNCATE_ROUND                     _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_TRUNCATE_CHOP                      _MK_ENUM_CONST(1)

#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_DIRECTION_SHIFT                    _MK_SHIFT_CONST(2)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_DIRECTION_FIELD                    _MK_FIELD_CONST(0x1, SPDIF_AUDIOCIF_RXUSER_CTRL_0_DIRECTION_SHIFT)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_DIRECTION_RANGE                    2:2
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_DIRECTION_WOFFSET                  0x0
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_DIRECTION_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_DIRECTION_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_DIRECTION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_DIRECTION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_DIRECTION_INIT_ENUM                        TXCIF
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_DIRECTION_TXCIF                    _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_DIRECTION_RXCIF                    _MK_ENUM_CONST(1)

#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_REPLICATE_SHIFT                    _MK_SHIFT_CONST(3)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_REPLICATE_FIELD                    _MK_FIELD_CONST(0x1, SPDIF_AUDIOCIF_RXUSER_CTRL_0_REPLICATE_SHIFT)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_REPLICATE_RANGE                    3:3
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_REPLICATE_WOFFSET                  0x0
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_REPLICATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_REPLICATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_REPLICATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_REPLICATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_REPLICATE_DISABLE                  _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_REPLICATE_ENABLE                   _MK_ENUM_CONST(1)

#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_STEREO_CONV_SHIFT                  _MK_SHIFT_CONST(4)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_STEREO_CONV_FIELD                  _MK_FIELD_CONST(0x3, SPDIF_AUDIOCIF_RXUSER_CTRL_0_STEREO_CONV_SHIFT)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_STEREO_CONV_RANGE                  5:4
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_STEREO_CONV_WOFFSET                        0x0
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_STEREO_CONV_DEFAULT                        _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_STEREO_CONV_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_STEREO_CONV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_STEREO_CONV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_STEREO_CONV_CH0                    _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_STEREO_CONV_CH1                    _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_STEREO_CONV_AVG                    _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_STEREO_CONV_RSVD                   _MK_ENUM_CONST(3)

#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_EXPAND_SHIFT                       _MK_SHIFT_CONST(6)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_EXPAND_FIELD                       _MK_FIELD_CONST(0x3, SPDIF_AUDIOCIF_RXUSER_CTRL_0_EXPAND_SHIFT)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_EXPAND_RANGE                       7:6
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_EXPAND_WOFFSET                     0x0
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_EXPAND_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_EXPAND_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_EXPAND_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_EXPAND_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_EXPAND_ZERO                        _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_EXPAND_ONE                 _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_EXPAND_LFSR                        _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_EXPAND_RSVD                        _MK_ENUM_CONST(3)

#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_BITS_SHIFT                  _MK_SHIFT_CONST(8)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_BITS_FIELD                  _MK_FIELD_CONST(0x7, SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_BITS_SHIFT)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_BITS_RANGE                  10:8
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_BITS_WOFFSET                        0x0
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_BITS_DEFAULT                        _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_BITS_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_BITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_BITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_BITS_BIT4                   _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_BITS_BIT8                   _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_BITS_BIT12                  _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_BITS_BIT16                  _MK_ENUM_CONST(3)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_BITS_BIT20                  _MK_ENUM_CONST(4)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_BITS_BIT24                  _MK_ENUM_CONST(5)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_BITS_BIT28                  _MK_ENUM_CONST(6)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_BITS_BIT32                  _MK_ENUM_CONST(7)

#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_BITS_SHIFT                   _MK_SHIFT_CONST(12)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_BITS_FIELD                   _MK_FIELD_CONST(0x7, SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_BITS_SHIFT)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_BITS_RANGE                   14:12
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_BITS_WOFFSET                 0x0
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_BITS_DEFAULT                 _MK_MASK_CONST(0x1)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_BITS_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_BITS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_BITS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_BITS_BIT4                    _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_BITS_BIT8                    _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_BITS_BIT12                   _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_BITS_BIT16                   _MK_ENUM_CONST(3)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_BITS_BIT20                   _MK_ENUM_CONST(4)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_BITS_BIT24                   _MK_ENUM_CONST(5)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_BITS_BIT28                   _MK_ENUM_CONST(6)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_BITS_BIT32                   _MK_ENUM_CONST(7)

#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_CHANNELS_SHIFT                      _MK_SHIFT_CONST(16)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_CHANNELS_FIELD                      _MK_FIELD_CONST(0x7, SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_CHANNELS_SHIFT)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_CHANNELS_RANGE                      18:16
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_CHANNELS_WOFFSET                    0x0
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_CHANNELS_DEFAULT                    _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_CHANNELS_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_CHANNELS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_CHANNELS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_CHANNELS_CH1                        _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_CHANNELS_CH2                        _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_CHANNELS_CH3                        _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_CHANNELS_CH4                        _MK_ENUM_CONST(3)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_CHANNELS_CH5                        _MK_ENUM_CONST(4)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_CHANNELS_CH6                        _MK_ENUM_CONST(5)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_CHANNELS_CH7                        _MK_ENUM_CONST(6)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_CLIENT_CHANNELS_CH8                        _MK_ENUM_CONST(7)

#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_CHANNELS_SHIFT                       _MK_SHIFT_CONST(24)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_CHANNELS_FIELD                       _MK_FIELD_CONST(0x7, SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_CHANNELS_SHIFT)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_CHANNELS_RANGE                       26:24
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_CHANNELS_WOFFSET                     0x0
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_CHANNELS_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_CHANNELS_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_CHANNELS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_CHANNELS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_CHANNELS_CH1                 _MK_ENUM_CONST(0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_CHANNELS_CH2                 _MK_ENUM_CONST(1)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_CHANNELS_CH3                 _MK_ENUM_CONST(2)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_CHANNELS_CH4                 _MK_ENUM_CONST(3)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_CHANNELS_CH5                 _MK_ENUM_CONST(4)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_CHANNELS_CH6                 _MK_ENUM_CONST(5)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_CHANNELS_CH7                 _MK_ENUM_CONST(6)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_AUDIO_CHANNELS_CH8                 _MK_ENUM_CONST(7)

#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_FIFO_THRESHOLD_SHIFT                       _MK_SHIFT_CONST(28)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_FIFO_THRESHOLD_FIELD                       _MK_FIELD_CONST(0xf, SPDIF_AUDIOCIF_RXUSER_CTRL_0_FIFO_THRESHOLD_SHIFT)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_FIFO_THRESHOLD_RANGE                       31:28
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_FIFO_THRESHOLD_WOFFSET                     0x0
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_FIFO_THRESHOLD_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_FIFO_THRESHOLD_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_FIFO_THRESHOLD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_AUDIOCIF_RXUSER_CTRL_0_FIFO_THRESHOLD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register SPDIF_CH_STA_RX_A_0  
#define SPDIF_CH_STA_RX_A_0                     _MK_ADDR_CONST(0x18)
#define SPDIF_CH_STA_RX_A_0_SECURE                      0x0
#define SPDIF_CH_STA_RX_A_0_WORD_COUNT                  0x1
#define SPDIF_CH_STA_RX_A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_A_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_RX_A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_A_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_RX_A_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_A_0_RX_C31_RX_C0_SHIFT                  _MK_SHIFT_CONST(0)
#define SPDIF_CH_STA_RX_A_0_RX_C31_RX_C0_FIELD                  _MK_FIELD_CONST(0xffffffff, SPDIF_CH_STA_RX_A_0_RX_C31_RX_C0_SHIFT)
#define SPDIF_CH_STA_RX_A_0_RX_C31_RX_C0_RANGE                  31:0
#define SPDIF_CH_STA_RX_A_0_RX_C31_RX_C0_WOFFSET                        0x0
#define SPDIF_CH_STA_RX_A_0_RX_C31_RX_C0_DEFAULT                        _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_A_0_RX_C31_RX_C0_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_RX_A_0_RX_C31_RX_C0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_A_0_RX_C31_RX_C0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register SPDIF_CH_STA_RX_B_0  
#define SPDIF_CH_STA_RX_B_0                     _MK_ADDR_CONST(0x1c)
#define SPDIF_CH_STA_RX_B_0_SECURE                      0x0
#define SPDIF_CH_STA_RX_B_0_WORD_COUNT                  0x1
#define SPDIF_CH_STA_RX_B_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_B_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_RX_B_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_B_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_B_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_RX_B_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_B_0_RX_C63_RX_C32_SHIFT                 _MK_SHIFT_CONST(0)
#define SPDIF_CH_STA_RX_B_0_RX_C63_RX_C32_FIELD                 _MK_FIELD_CONST(0xffffffff, SPDIF_CH_STA_RX_B_0_RX_C63_RX_C32_SHIFT)
#define SPDIF_CH_STA_RX_B_0_RX_C63_RX_C32_RANGE                 31:0
#define SPDIF_CH_STA_RX_B_0_RX_C63_RX_C32_WOFFSET                       0x0
#define SPDIF_CH_STA_RX_B_0_RX_C63_RX_C32_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_B_0_RX_C63_RX_C32_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_RX_B_0_RX_C63_RX_C32_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_B_0_RX_C63_RX_C32_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register SPDIF_CH_STA_RX_C_0  
#define SPDIF_CH_STA_RX_C_0                     _MK_ADDR_CONST(0x20)
#define SPDIF_CH_STA_RX_C_0_SECURE                      0x0
#define SPDIF_CH_STA_RX_C_0_WORD_COUNT                  0x1
#define SPDIF_CH_STA_RX_C_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_C_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_RX_C_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_C_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_C_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_RX_C_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_C_0_RX_C95_RX_C64_SHIFT                 _MK_SHIFT_CONST(0)
#define SPDIF_CH_STA_RX_C_0_RX_C95_RX_C64_FIELD                 _MK_FIELD_CONST(0xffffffff, SPDIF_CH_STA_RX_C_0_RX_C95_RX_C64_SHIFT)
#define SPDIF_CH_STA_RX_C_0_RX_C95_RX_C64_RANGE                 31:0
#define SPDIF_CH_STA_RX_C_0_RX_C95_RX_C64_WOFFSET                       0x0
#define SPDIF_CH_STA_RX_C_0_RX_C95_RX_C64_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_C_0_RX_C95_RX_C64_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_RX_C_0_RX_C95_RX_C64_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_C_0_RX_C95_RX_C64_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register SPDIF_CH_STA_RX_D_0  
#define SPDIF_CH_STA_RX_D_0                     _MK_ADDR_CONST(0x24)
#define SPDIF_CH_STA_RX_D_0_SECURE                      0x0
#define SPDIF_CH_STA_RX_D_0_WORD_COUNT                  0x1
#define SPDIF_CH_STA_RX_D_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_D_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_RX_D_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_D_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_D_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_RX_D_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_D_0_RX_C127_RX_C96_SHIFT                        _MK_SHIFT_CONST(0)
#define SPDIF_CH_STA_RX_D_0_RX_C127_RX_C96_FIELD                        _MK_FIELD_CONST(0xffffffff, SPDIF_CH_STA_RX_D_0_RX_C127_RX_C96_SHIFT)
#define SPDIF_CH_STA_RX_D_0_RX_C127_RX_C96_RANGE                        31:0
#define SPDIF_CH_STA_RX_D_0_RX_C127_RX_C96_WOFFSET                      0x0
#define SPDIF_CH_STA_RX_D_0_RX_C127_RX_C96_DEFAULT                      _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_D_0_RX_C127_RX_C96_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_RX_D_0_RX_C127_RX_C96_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_D_0_RX_C127_RX_C96_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register SPDIF_CH_STA_RX_E_0  
#define SPDIF_CH_STA_RX_E_0                     _MK_ADDR_CONST(0x28)
#define SPDIF_CH_STA_RX_E_0_SECURE                      0x0
#define SPDIF_CH_STA_RX_E_0_WORD_COUNT                  0x1
#define SPDIF_CH_STA_RX_E_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_E_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_RX_E_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_E_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_E_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_RX_E_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_E_0_RX_C159_RX_C128_SHIFT                       _MK_SHIFT_CONST(0)
#define SPDIF_CH_STA_RX_E_0_RX_C159_RX_C128_FIELD                       _MK_FIELD_CONST(0xffffffff, SPDIF_CH_STA_RX_E_0_RX_C159_RX_C128_SHIFT)
#define SPDIF_CH_STA_RX_E_0_RX_C159_RX_C128_RANGE                       31:0
#define SPDIF_CH_STA_RX_E_0_RX_C159_RX_C128_WOFFSET                     0x0
#define SPDIF_CH_STA_RX_E_0_RX_C159_RX_C128_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_E_0_RX_C159_RX_C128_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_RX_E_0_RX_C159_RX_C128_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_E_0_RX_C159_RX_C128_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register SPDIF_CH_STA_RX_F_0  
#define SPDIF_CH_STA_RX_F_0                     _MK_ADDR_CONST(0x2c)
#define SPDIF_CH_STA_RX_F_0_SECURE                      0x0
#define SPDIF_CH_STA_RX_F_0_WORD_COUNT                  0x1
#define SPDIF_CH_STA_RX_F_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_F_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_RX_F_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_F_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_F_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_RX_F_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_F_0_RX_C191_RX_C160_SHIFT                       _MK_SHIFT_CONST(0)
#define SPDIF_CH_STA_RX_F_0_RX_C191_RX_C160_FIELD                       _MK_FIELD_CONST(0xffffffff, SPDIF_CH_STA_RX_F_0_RX_C191_RX_C160_SHIFT)
#define SPDIF_CH_STA_RX_F_0_RX_C191_RX_C160_RANGE                       31:0
#define SPDIF_CH_STA_RX_F_0_RX_C191_RX_C160_WOFFSET                     0x0
#define SPDIF_CH_STA_RX_F_0_RX_C191_RX_C160_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_F_0_RX_C191_RX_C160_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_RX_F_0_RX_C191_RX_C160_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_RX_F_0_RX_C191_RX_C160_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register SPDIF_CH_STA_TX_A_0  
#define SPDIF_CH_STA_TX_A_0                     _MK_ADDR_CONST(0x30)
#define SPDIF_CH_STA_TX_A_0_SECURE                      0x0
#define SPDIF_CH_STA_TX_A_0_WORD_COUNT                  0x1
#define SPDIF_CH_STA_TX_A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_A_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_A_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_A_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_A_0_TX_C31_TX_C0_SHIFT                  _MK_SHIFT_CONST(0)
#define SPDIF_CH_STA_TX_A_0_TX_C31_TX_C0_FIELD                  _MK_FIELD_CONST(0xffffffff, SPDIF_CH_STA_TX_A_0_TX_C31_TX_C0_SHIFT)
#define SPDIF_CH_STA_TX_A_0_TX_C31_TX_C0_RANGE                  31:0
#define SPDIF_CH_STA_TX_A_0_TX_C31_TX_C0_WOFFSET                        0x0
#define SPDIF_CH_STA_TX_A_0_TX_C31_TX_C0_DEFAULT                        _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_A_0_TX_C31_TX_C0_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_A_0_TX_C31_TX_C0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_A_0_TX_C31_TX_C0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register SPDIF_CH_STA_TX_B_0  
#define SPDIF_CH_STA_TX_B_0                     _MK_ADDR_CONST(0x34)
#define SPDIF_CH_STA_TX_B_0_SECURE                      0x0
#define SPDIF_CH_STA_TX_B_0_WORD_COUNT                  0x1
#define SPDIF_CH_STA_TX_B_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_B_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_B_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_B_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_B_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_B_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_B_0_TX_C63_TX_C32_SHIFT                 _MK_SHIFT_CONST(0)
#define SPDIF_CH_STA_TX_B_0_TX_C63_TX_C32_FIELD                 _MK_FIELD_CONST(0xffffffff, SPDIF_CH_STA_TX_B_0_TX_C63_TX_C32_SHIFT)
#define SPDIF_CH_STA_TX_B_0_TX_C63_TX_C32_RANGE                 31:0
#define SPDIF_CH_STA_TX_B_0_TX_C63_TX_C32_WOFFSET                       0x0
#define SPDIF_CH_STA_TX_B_0_TX_C63_TX_C32_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_B_0_TX_C63_TX_C32_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_B_0_TX_C63_TX_C32_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_B_0_TX_C63_TX_C32_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register SPDIF_CH_STA_TX_C_0  
#define SPDIF_CH_STA_TX_C_0                     _MK_ADDR_CONST(0x38)
#define SPDIF_CH_STA_TX_C_0_SECURE                      0x0
#define SPDIF_CH_STA_TX_C_0_WORD_COUNT                  0x1
#define SPDIF_CH_STA_TX_C_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_C_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_C_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_C_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_C_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_C_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_C_0_TX_C95_TX_C64_SHIFT                 _MK_SHIFT_CONST(0)
#define SPDIF_CH_STA_TX_C_0_TX_C95_TX_C64_FIELD                 _MK_FIELD_CONST(0xffffffff, SPDIF_CH_STA_TX_C_0_TX_C95_TX_C64_SHIFT)
#define SPDIF_CH_STA_TX_C_0_TX_C95_TX_C64_RANGE                 31:0
#define SPDIF_CH_STA_TX_C_0_TX_C95_TX_C64_WOFFSET                       0x0
#define SPDIF_CH_STA_TX_C_0_TX_C95_TX_C64_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_C_0_TX_C95_TX_C64_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_C_0_TX_C95_TX_C64_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_C_0_TX_C95_TX_C64_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register SPDIF_CH_STA_TX_D_0  
#define SPDIF_CH_STA_TX_D_0                     _MK_ADDR_CONST(0x3c)
#define SPDIF_CH_STA_TX_D_0_SECURE                      0x0
#define SPDIF_CH_STA_TX_D_0_WORD_COUNT                  0x1
#define SPDIF_CH_STA_TX_D_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_D_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_D_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_D_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_D_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_D_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_D_0_TX_C127_TX_C96_SHIFT                        _MK_SHIFT_CONST(0)
#define SPDIF_CH_STA_TX_D_0_TX_C127_TX_C96_FIELD                        _MK_FIELD_CONST(0xffffffff, SPDIF_CH_STA_TX_D_0_TX_C127_TX_C96_SHIFT)
#define SPDIF_CH_STA_TX_D_0_TX_C127_TX_C96_RANGE                        31:0
#define SPDIF_CH_STA_TX_D_0_TX_C127_TX_C96_WOFFSET                      0x0
#define SPDIF_CH_STA_TX_D_0_TX_C127_TX_C96_DEFAULT                      _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_D_0_TX_C127_TX_C96_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_D_0_TX_C127_TX_C96_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_D_0_TX_C127_TX_C96_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register SPDIF_CH_STA_TX_E_0  
#define SPDIF_CH_STA_TX_E_0                     _MK_ADDR_CONST(0x40)
#define SPDIF_CH_STA_TX_E_0_SECURE                      0x0
#define SPDIF_CH_STA_TX_E_0_WORD_COUNT                  0x1
#define SPDIF_CH_STA_TX_E_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_E_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_E_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_E_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_E_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_E_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_E_0_TX_C159_TX_C128_SHIFT                       _MK_SHIFT_CONST(0)
#define SPDIF_CH_STA_TX_E_0_TX_C159_TX_C128_FIELD                       _MK_FIELD_CONST(0xffffffff, SPDIF_CH_STA_TX_E_0_TX_C159_TX_C128_SHIFT)
#define SPDIF_CH_STA_TX_E_0_TX_C159_TX_C128_RANGE                       31:0
#define SPDIF_CH_STA_TX_E_0_TX_C159_TX_C128_WOFFSET                     0x0
#define SPDIF_CH_STA_TX_E_0_TX_C159_TX_C128_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_E_0_TX_C159_TX_C128_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_E_0_TX_C159_TX_C128_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_E_0_TX_C159_TX_C128_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register SPDIF_CH_STA_TX_F_0  
#define SPDIF_CH_STA_TX_F_0                     _MK_ADDR_CONST(0x44)
#define SPDIF_CH_STA_TX_F_0_SECURE                      0x0
#define SPDIF_CH_STA_TX_F_0_WORD_COUNT                  0x1
#define SPDIF_CH_STA_TX_F_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_F_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_F_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_F_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_F_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_F_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_F_0_TX_C191_TX_C160_SHIFT                       _MK_SHIFT_CONST(0)
#define SPDIF_CH_STA_TX_F_0_TX_C191_TX_C160_FIELD                       _MK_FIELD_CONST(0xffffffff, SPDIF_CH_STA_TX_F_0_TX_C191_TX_C160_SHIFT)
#define SPDIF_CH_STA_TX_F_0_TX_C191_TX_C160_RANGE                       31:0
#define SPDIF_CH_STA_TX_F_0_TX_C191_TX_C160_WOFFSET                     0x0
#define SPDIF_CH_STA_TX_F_0_TX_C191_TX_C160_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_F_0_TX_C191_TX_C160_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define SPDIF_CH_STA_TX_F_0_TX_C191_TX_C160_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_CH_STA_TX_F_0_TX_C191_TX_C160_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 72 [0x48] 

// Reserved address 76 [0x4c] 

// Reserved address 80 [0x50] 

// Reserved address 84 [0x54] 

// Reserved address 88 [0x58] 

// Reserved address 92 [0x5c] 

// Reserved address 96 [0x60] 

// Reserved address 100 [0x64] 

// Reserved address 104 [0x68] 

// Reserved address 108 [0x6c] 

// Register SPDIF_FLOWCTL_CTRL_0  
#define SPDIF_FLOWCTL_CTRL_0                    _MK_ADDR_CONST(0x70)
#define SPDIF_FLOWCTL_CTRL_0_SECURE                     0x0
#define SPDIF_FLOWCTL_CTRL_0_WORD_COUNT                         0x1
#define SPDIF_FLOWCTL_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x80000000)
#define SPDIF_FLOWCTL_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0x80000000)
#define SPDIF_FLOWCTL_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define SPDIF_FLOWCTL_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SPDIF_FLOWCTL_CTRL_0_READ_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_FLOWCTL_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define SPDIF_FLOWCTL_CTRL_0_FILTER_SHIFT                       _MK_SHIFT_CONST(31)
#define SPDIF_FLOWCTL_CTRL_0_FILTER_FIELD                       _MK_FIELD_CONST(0x1, SPDIF_FLOWCTL_CTRL_0_FILTER_SHIFT)
#define SPDIF_FLOWCTL_CTRL_0_FILTER_RANGE                       31:31
#define SPDIF_FLOWCTL_CTRL_0_FILTER_WOFFSET                     0x0
#define SPDIF_FLOWCTL_CTRL_0_FILTER_DEFAULT                     _MK_MASK_CONST(0x1)
#define SPDIF_FLOWCTL_CTRL_0_FILTER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SPDIF_FLOWCTL_CTRL_0_FILTER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_FLOWCTL_CTRL_0_FILTER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_FLOWCTL_CTRL_0_FILTER_INIT_ENUM                   QUAD
#define SPDIF_FLOWCTL_CTRL_0_FILTER_LINEAR                      _MK_ENUM_CONST(0)
#define SPDIF_FLOWCTL_CTRL_0_FILTER_QUAD                        _MK_ENUM_CONST(1)


// Register SPDIF_TX_STEP_0  
#define SPDIF_TX_STEP_0                 _MK_ADDR_CONST(0x74)
#define SPDIF_TX_STEP_0_SECURE                  0x0
#define SPDIF_TX_STEP_0_WORD_COUNT                      0x1
#define SPDIF_TX_STEP_0_RESET_VAL                       _MK_MASK_CONST(0x8000)
#define SPDIF_TX_STEP_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define SPDIF_TX_STEP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define SPDIF_TX_STEP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define SPDIF_TX_STEP_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define SPDIF_TX_STEP_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define SPDIF_TX_STEP_0_STEP_SIZE_SHIFT                 _MK_SHIFT_CONST(0)
#define SPDIF_TX_STEP_0_STEP_SIZE_FIELD                 _MK_FIELD_CONST(0xffff, SPDIF_TX_STEP_0_STEP_SIZE_SHIFT)
#define SPDIF_TX_STEP_0_STEP_SIZE_RANGE                 15:0
#define SPDIF_TX_STEP_0_STEP_SIZE_WOFFSET                       0x0
#define SPDIF_TX_STEP_0_STEP_SIZE_DEFAULT                       _MK_MASK_CONST(0x8000)
#define SPDIF_TX_STEP_0_STEP_SIZE_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define SPDIF_TX_STEP_0_STEP_SIZE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SPDIF_TX_STEP_0_STEP_SIZE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register SPDIF_FLOW_STATUS_0  
#define SPDIF_FLOW_STATUS_0                     _MK_ADDR_CONST(0x78)
#define SPDIF_FLOW_STATUS_0_SECURE                      0x0
#define SPDIF_FLOW_STATUS_0_WORD_COUNT                  0x1
#define SPDIF_FLOW_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0xc0000013)
#define SPDIF_FLOW_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_READ_MASK                   _MK_MASK_CONST(0xc000001f)
#define SPDIF_FLOW_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0xc000001f)
#define SPDIF_FLOW_STATUS_0_MONITOR_EN_SHIFT                    _MK_SHIFT_CONST(0)
#define SPDIF_FLOW_STATUS_0_MONITOR_EN_FIELD                    _MK_FIELD_CONST(0x1, SPDIF_FLOW_STATUS_0_MONITOR_EN_SHIFT)
#define SPDIF_FLOW_STATUS_0_MONITOR_EN_RANGE                    0:0
#define SPDIF_FLOW_STATUS_0_MONITOR_EN_WOFFSET                  0x0
#define SPDIF_FLOW_STATUS_0_MONITOR_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_MONITOR_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SPDIF_FLOW_STATUS_0_MONITOR_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_MONITOR_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_MONITOR_EN_INIT_ENUM                        DISABLE
#define SPDIF_FLOW_STATUS_0_MONITOR_EN_DISABLE                  _MK_ENUM_CONST(0)
#define SPDIF_FLOW_STATUS_0_MONITOR_EN_ENABLE                   _MK_ENUM_CONST(1)

#define SPDIF_FLOW_STATUS_0_COUNTER_EN_SHIFT                    _MK_SHIFT_CONST(1)
#define SPDIF_FLOW_STATUS_0_COUNTER_EN_FIELD                    _MK_FIELD_CONST(0x1, SPDIF_FLOW_STATUS_0_COUNTER_EN_SHIFT)
#define SPDIF_FLOW_STATUS_0_COUNTER_EN_RANGE                    1:1
#define SPDIF_FLOW_STATUS_0_COUNTER_EN_WOFFSET                  0x0
#define SPDIF_FLOW_STATUS_0_COUNTER_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_COUNTER_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SPDIF_FLOW_STATUS_0_COUNTER_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_COUNTER_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_COUNTER_EN_INIT_ENUM                        DISABLE
#define SPDIF_FLOW_STATUS_0_COUNTER_EN_DISABLE                  _MK_ENUM_CONST(0)
#define SPDIF_FLOW_STATUS_0_COUNTER_EN_ENABLE                   _MK_ENUM_CONST(1)

#define SPDIF_FLOW_STATUS_0_MONITOR_CLR_SHIFT                   _MK_SHIFT_CONST(2)
#define SPDIF_FLOW_STATUS_0_MONITOR_CLR_FIELD                   _MK_FIELD_CONST(0x1, SPDIF_FLOW_STATUS_0_MONITOR_CLR_SHIFT)
#define SPDIF_FLOW_STATUS_0_MONITOR_CLR_RANGE                   2:2
#define SPDIF_FLOW_STATUS_0_MONITOR_CLR_WOFFSET                 0x0
#define SPDIF_FLOW_STATUS_0_MONITOR_CLR_DEFAULT                 _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_MONITOR_CLR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_MONITOR_CLR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_MONITOR_CLR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define SPDIF_FLOW_STATUS_0_COUNTER_CLR_SHIFT                   _MK_SHIFT_CONST(3)
#define SPDIF_FLOW_STATUS_0_COUNTER_CLR_FIELD                   _MK_FIELD_CONST(0x1, SPDIF_FLOW_STATUS_0_COUNTER_CLR_SHIFT)
#define SPDIF_FLOW_STATUS_0_COUNTER_CLR_RANGE                   3:3
#define SPDIF_FLOW_STATUS_0_COUNTER_CLR_WOFFSET                 0x0
#define SPDIF_FLOW_STATUS_0_COUNTER_CLR_DEFAULT                 _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_COUNTER_CLR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_COUNTER_CLR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_COUNTER_CLR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define SPDIF_FLOW_STATUS_0_MONITOR_INT_EN_SHIFT                        _MK_SHIFT_CONST(4)
#define SPDIF_FLOW_STATUS_0_MONITOR_INT_EN_FIELD                        _MK_FIELD_CONST(0x1, SPDIF_FLOW_STATUS_0_MONITOR_INT_EN_SHIFT)
#define SPDIF_FLOW_STATUS_0_MONITOR_INT_EN_RANGE                        4:4
#define SPDIF_FLOW_STATUS_0_MONITOR_INT_EN_WOFFSET                      0x0
#define SPDIF_FLOW_STATUS_0_MONITOR_INT_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_MONITOR_INT_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SPDIF_FLOW_STATUS_0_MONITOR_INT_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_MONITOR_INT_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_MONITOR_INT_EN_INIT_ENUM                    DISABLE
#define SPDIF_FLOW_STATUS_0_MONITOR_INT_EN_DISABLE                      _MK_ENUM_CONST(0)
#define SPDIF_FLOW_STATUS_0_MONITOR_INT_EN_ENABLE                       _MK_ENUM_CONST(1)

#define SPDIF_FLOW_STATUS_0_FLOW_OVERFLOW_SHIFT                 _MK_SHIFT_CONST(30)
#define SPDIF_FLOW_STATUS_0_FLOW_OVERFLOW_FIELD                 _MK_FIELD_CONST(0x1, SPDIF_FLOW_STATUS_0_FLOW_OVERFLOW_SHIFT)
#define SPDIF_FLOW_STATUS_0_FLOW_OVERFLOW_RANGE                 30:30
#define SPDIF_FLOW_STATUS_0_FLOW_OVERFLOW_WOFFSET                       0x0
#define SPDIF_FLOW_STATUS_0_FLOW_OVERFLOW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_FLOW_OVERFLOW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define SPDIF_FLOW_STATUS_0_FLOW_OVERFLOW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_FLOW_OVERFLOW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_FLOW_OVERFLOW_INIT_ENUM                     NORMAL
#define SPDIF_FLOW_STATUS_0_FLOW_OVERFLOW_NORMAL                        _MK_ENUM_CONST(0)
#define SPDIF_FLOW_STATUS_0_FLOW_OVERFLOW_OVER                  _MK_ENUM_CONST(1)

#define SPDIF_FLOW_STATUS_0_FLOW_UNDERFLOW_SHIFT                        _MK_SHIFT_CONST(31)
#define SPDIF_FLOW_STATUS_0_FLOW_UNDERFLOW_FIELD                        _MK_FIELD_CONST(0x1, SPDIF_FLOW_STATUS_0_FLOW_UNDERFLOW_SHIFT)
#define SPDIF_FLOW_STATUS_0_FLOW_UNDERFLOW_RANGE                        31:31
#define SPDIF_FLOW_STATUS_0_FLOW_UNDERFLOW_WOFFSET                      0x0
#define SPDIF_FLOW_STATUS_0_FLOW_UNDERFLOW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_FLOW_UNDERFLOW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SPDIF_FLOW_STATUS_0_FLOW_UNDERFLOW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_FLOW_UNDERFLOW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_STATUS_0_FLOW_UNDERFLOW_INIT_ENUM                    NORMAL
#define SPDIF_FLOW_STATUS_0_FLOW_UNDERFLOW_NORMAL                       _MK_ENUM_CONST(0)
#define SPDIF_FLOW_STATUS_0_FLOW_UNDERFLOW_UNDER                        _MK_ENUM_CONST(1)


// Register SPDIF_FLOW_TOTAL_0  
#define SPDIF_FLOW_TOTAL_0                      _MK_ADDR_CONST(0x7c)
#define SPDIF_FLOW_TOTAL_0_SECURE                       0x0
#define SPDIF_FLOW_TOTAL_0_WORD_COUNT                   0x1
#define SPDIF_FLOW_TOTAL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_TOTAL_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define SPDIF_FLOW_TOTAL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_TOTAL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_TOTAL_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define SPDIF_FLOW_TOTAL_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_TOTAL_0_COUNTER_SHIFT                        _MK_SHIFT_CONST(0)
#define SPDIF_FLOW_TOTAL_0_COUNTER_FIELD                        _MK_FIELD_CONST(0xffffffff, SPDIF_FLOW_TOTAL_0_COUNTER_SHIFT)
#define SPDIF_FLOW_TOTAL_0_COUNTER_RANGE                        31:0
#define SPDIF_FLOW_TOTAL_0_COUNTER_WOFFSET                      0x0
#define SPDIF_FLOW_TOTAL_0_COUNTER_DEFAULT                      _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_TOTAL_0_COUNTER_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define SPDIF_FLOW_TOTAL_0_COUNTER_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_TOTAL_0_COUNTER_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register SPDIF_FLOW_OVER_0  
#define SPDIF_FLOW_OVER_0                       _MK_ADDR_CONST(0x80)
#define SPDIF_FLOW_OVER_0_SECURE                        0x0
#define SPDIF_FLOW_OVER_0_WORD_COUNT                    0x1
#define SPDIF_FLOW_OVER_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_OVER_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define SPDIF_FLOW_OVER_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_OVER_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_OVER_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define SPDIF_FLOW_OVER_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_OVER_0_COUNTER_SHIFT                 _MK_SHIFT_CONST(0)
#define SPDIF_FLOW_OVER_0_COUNTER_FIELD                 _MK_FIELD_CONST(0xffffffff, SPDIF_FLOW_OVER_0_COUNTER_SHIFT)
#define SPDIF_FLOW_OVER_0_COUNTER_RANGE                 31:0
#define SPDIF_FLOW_OVER_0_COUNTER_WOFFSET                       0x0
#define SPDIF_FLOW_OVER_0_COUNTER_DEFAULT                       _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_OVER_0_COUNTER_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define SPDIF_FLOW_OVER_0_COUNTER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_OVER_0_COUNTER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register SPDIF_FLOW_UNDER_0  
#define SPDIF_FLOW_UNDER_0                      _MK_ADDR_CONST(0x84)
#define SPDIF_FLOW_UNDER_0_SECURE                       0x0
#define SPDIF_FLOW_UNDER_0_WORD_COUNT                   0x1
#define SPDIF_FLOW_UNDER_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_UNDER_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define SPDIF_FLOW_UNDER_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_UNDER_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_UNDER_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define SPDIF_FLOW_UNDER_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_UNDER_0_COUNTER_SHIFT                        _MK_SHIFT_CONST(0)
#define SPDIF_FLOW_UNDER_0_COUNTER_FIELD                        _MK_FIELD_CONST(0xffffffff, SPDIF_FLOW_UNDER_0_COUNTER_SHIFT)
#define SPDIF_FLOW_UNDER_0_COUNTER_RANGE                        31:0
#define SPDIF_FLOW_UNDER_0_COUNTER_WOFFSET                      0x0
#define SPDIF_FLOW_UNDER_0_COUNTER_DEFAULT                      _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_UNDER_0_COUNTER_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define SPDIF_FLOW_UNDER_0_COUNTER_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SPDIF_FLOW_UNDER_0_COUNTER_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register SPDIF_LCOEF_1_4_0_0  
#define SPDIF_LCOEF_1_4_0_0                     _MK_ADDR_CONST(0x88)
#define SPDIF_LCOEF_1_4_0_0_SECURE                      0x0
#define SPDIF_LCOEF_1_4_0_0_WORD_COUNT                  0x1
#define SPDIF_LCOEF_1_4_0_0_RESET_VAL                   _MK_MASK_CONST(0x2e)
#define SPDIF_LCOEF_1_4_0_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_1_4_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_1_4_0_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_0_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_0_0_COEF_SHIFT                  _MK_SHIFT_CONST(0)
#define SPDIF_LCOEF_1_4_0_0_COEF_FIELD                  _MK_FIELD_CONST(0xffff, SPDIF_LCOEF_1_4_0_0_COEF_SHIFT)
#define SPDIF_LCOEF_1_4_0_0_COEF_RANGE                  15:0
#define SPDIF_LCOEF_1_4_0_0_COEF_WOFFSET                        0x0
#define SPDIF_LCOEF_1_4_0_0_COEF_DEFAULT                        _MK_MASK_CONST(0x2e)
#define SPDIF_LCOEF_1_4_0_0_COEF_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_0_0_COEF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_1_4_0_0_COEF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register SPDIF_LCOEF_1_4_1_0  
#define SPDIF_LCOEF_1_4_1_0                     _MK_ADDR_CONST(0x8c)
#define SPDIF_LCOEF_1_4_1_0_SECURE                      0x0
#define SPDIF_LCOEF_1_4_1_0_WORD_COUNT                  0x1
#define SPDIF_LCOEF_1_4_1_0_RESET_VAL                   _MK_MASK_CONST(0xf9e6)
#define SPDIF_LCOEF_1_4_1_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_1_4_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_1_4_1_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_1_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_1_0_COEF_SHIFT                  _MK_SHIFT_CONST(0)
#define SPDIF_LCOEF_1_4_1_0_COEF_FIELD                  _MK_FIELD_CONST(0xffff, SPDIF_LCOEF_1_4_1_0_COEF_SHIFT)
#define SPDIF_LCOEF_1_4_1_0_COEF_RANGE                  15:0
#define SPDIF_LCOEF_1_4_1_0_COEF_WOFFSET                        0x0
#define SPDIF_LCOEF_1_4_1_0_COEF_DEFAULT                        _MK_MASK_CONST(0xf9e6)
#define SPDIF_LCOEF_1_4_1_0_COEF_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_1_0_COEF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_1_4_1_0_COEF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register SPDIF_LCOEF_1_4_2_0  
#define SPDIF_LCOEF_1_4_2_0                     _MK_ADDR_CONST(0x90)
#define SPDIF_LCOEF_1_4_2_0_SECURE                      0x0
#define SPDIF_LCOEF_1_4_2_0_WORD_COUNT                  0x1
#define SPDIF_LCOEF_1_4_2_0_RESET_VAL                   _MK_MASK_CONST(0x20ca)
#define SPDIF_LCOEF_1_4_2_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_1_4_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_1_4_2_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_2_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_2_0_COEF_SHIFT                  _MK_SHIFT_CONST(0)
#define SPDIF_LCOEF_1_4_2_0_COEF_FIELD                  _MK_FIELD_CONST(0xffff, SPDIF_LCOEF_1_4_2_0_COEF_SHIFT)
#define SPDIF_LCOEF_1_4_2_0_COEF_RANGE                  15:0
#define SPDIF_LCOEF_1_4_2_0_COEF_WOFFSET                        0x0
#define SPDIF_LCOEF_1_4_2_0_COEF_DEFAULT                        _MK_MASK_CONST(0x20ca)
#define SPDIF_LCOEF_1_4_2_0_COEF_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_2_0_COEF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_1_4_2_0_COEF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register SPDIF_LCOEF_1_4_3_0  
#define SPDIF_LCOEF_1_4_3_0                     _MK_ADDR_CONST(0x94)
#define SPDIF_LCOEF_1_4_3_0_SECURE                      0x0
#define SPDIF_LCOEF_1_4_3_0_WORD_COUNT                  0x1
#define SPDIF_LCOEF_1_4_3_0_RESET_VAL                   _MK_MASK_CONST(0x7147)
#define SPDIF_LCOEF_1_4_3_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_1_4_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_1_4_3_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_3_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_3_0_COEF_SHIFT                  _MK_SHIFT_CONST(0)
#define SPDIF_LCOEF_1_4_3_0_COEF_FIELD                  _MK_FIELD_CONST(0xffff, SPDIF_LCOEF_1_4_3_0_COEF_SHIFT)
#define SPDIF_LCOEF_1_4_3_0_COEF_RANGE                  15:0
#define SPDIF_LCOEF_1_4_3_0_COEF_WOFFSET                        0x0
#define SPDIF_LCOEF_1_4_3_0_COEF_DEFAULT                        _MK_MASK_CONST(0x7147)
#define SPDIF_LCOEF_1_4_3_0_COEF_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_3_0_COEF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_1_4_3_0_COEF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register SPDIF_LCOEF_1_4_4_0  
#define SPDIF_LCOEF_1_4_4_0                     _MK_ADDR_CONST(0x98)
#define SPDIF_LCOEF_1_4_4_0_SECURE                      0x0
#define SPDIF_LCOEF_1_4_4_0_WORD_COUNT                  0x1
#define SPDIF_LCOEF_1_4_4_0_RESET_VAL                   _MK_MASK_CONST(0xf17e)
#define SPDIF_LCOEF_1_4_4_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_4_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_1_4_4_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_1_4_4_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_4_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_4_0_COEF_SHIFT                  _MK_SHIFT_CONST(0)
#define SPDIF_LCOEF_1_4_4_0_COEF_FIELD                  _MK_FIELD_CONST(0xffff, SPDIF_LCOEF_1_4_4_0_COEF_SHIFT)
#define SPDIF_LCOEF_1_4_4_0_COEF_RANGE                  15:0
#define SPDIF_LCOEF_1_4_4_0_COEF_WOFFSET                        0x0
#define SPDIF_LCOEF_1_4_4_0_COEF_DEFAULT                        _MK_MASK_CONST(0xf17e)
#define SPDIF_LCOEF_1_4_4_0_COEF_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_4_0_COEF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_1_4_4_0_COEF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register SPDIF_LCOEF_1_4_5_0  
#define SPDIF_LCOEF_1_4_5_0                     _MK_ADDR_CONST(0x9c)
#define SPDIF_LCOEF_1_4_5_0_SECURE                      0x0
#define SPDIF_LCOEF_1_4_5_0_WORD_COUNT                  0x1
#define SPDIF_LCOEF_1_4_5_0_RESET_VAL                   _MK_MASK_CONST(0x1e0)
#define SPDIF_LCOEF_1_4_5_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_5_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_1_4_5_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_1_4_5_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_5_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_5_0_COEF_SHIFT                  _MK_SHIFT_CONST(0)
#define SPDIF_LCOEF_1_4_5_0_COEF_FIELD                  _MK_FIELD_CONST(0xffff, SPDIF_LCOEF_1_4_5_0_COEF_SHIFT)
#define SPDIF_LCOEF_1_4_5_0_COEF_RANGE                  15:0
#define SPDIF_LCOEF_1_4_5_0_COEF_WOFFSET                        0x0
#define SPDIF_LCOEF_1_4_5_0_COEF_DEFAULT                        _MK_MASK_CONST(0x1e0)
#define SPDIF_LCOEF_1_4_5_0_COEF_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_1_4_5_0_COEF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_1_4_5_0_COEF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register SPDIF_LCOEF_2_4_0_0  
#define SPDIF_LCOEF_2_4_0_0                     _MK_ADDR_CONST(0xa0)
#define SPDIF_LCOEF_2_4_0_0_SECURE                      0x0
#define SPDIF_LCOEF_2_4_0_0_WORD_COUNT                  0x1
#define SPDIF_LCOEF_2_4_0_0_RESET_VAL                   _MK_MASK_CONST(0x117)
#define SPDIF_LCOEF_2_4_0_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_2_4_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_2_4_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_2_4_0_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_2_4_0_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_2_4_0_0_COEF_SHIFT                  _MK_SHIFT_CONST(0)
#define SPDIF_LCOEF_2_4_0_0_COEF_FIELD                  _MK_FIELD_CONST(0xffff, SPDIF_LCOEF_2_4_0_0_COEF_SHIFT)
#define SPDIF_LCOEF_2_4_0_0_COEF_RANGE                  15:0
#define SPDIF_LCOEF_2_4_0_0_COEF_WOFFSET                        0x0
#define SPDIF_LCOEF_2_4_0_0_COEF_DEFAULT                        _MK_MASK_CONST(0x117)
#define SPDIF_LCOEF_2_4_0_0_COEF_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_2_4_0_0_COEF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_2_4_0_0_COEF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register SPDIF_LCOEF_2_4_1_0  
#define SPDIF_LCOEF_2_4_1_0                     _MK_ADDR_CONST(0xa4)
#define SPDIF_LCOEF_2_4_1_0_SECURE                      0x0
#define SPDIF_LCOEF_2_4_1_0_WORD_COUNT                  0x1
#define SPDIF_LCOEF_2_4_1_0_RESET_VAL                   _MK_MASK_CONST(0xf26b)
#define SPDIF_LCOEF_2_4_1_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_2_4_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_2_4_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_2_4_1_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_2_4_1_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_2_4_1_0_COEF_SHIFT                  _MK_SHIFT_CONST(0)
#define SPDIF_LCOEF_2_4_1_0_COEF_FIELD                  _MK_FIELD_CONST(0xffff, SPDIF_LCOEF_2_4_1_0_COEF_SHIFT)
#define SPDIF_LCOEF_2_4_1_0_COEF_RANGE                  15:0
#define SPDIF_LCOEF_2_4_1_0_COEF_WOFFSET                        0x0
#define SPDIF_LCOEF_2_4_1_0_COEF_DEFAULT                        _MK_MASK_CONST(0xf26b)
#define SPDIF_LCOEF_2_4_1_0_COEF_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_2_4_1_0_COEF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_2_4_1_0_COEF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register SPDIF_LCOEF_2_4_2_0  
#define SPDIF_LCOEF_2_4_2_0                     _MK_ADDR_CONST(0xa8)
#define SPDIF_LCOEF_2_4_2_0_SECURE                      0x0
#define SPDIF_LCOEF_2_4_2_0_WORD_COUNT                  0x1
#define SPDIF_LCOEF_2_4_2_0_RESET_VAL                   _MK_MASK_CONST(0x4c07)
#define SPDIF_LCOEF_2_4_2_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_2_4_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_2_4_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_2_4_2_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_2_4_2_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_2_4_2_0_COEF_SHIFT                  _MK_SHIFT_CONST(0)
#define SPDIF_LCOEF_2_4_2_0_COEF_FIELD                  _MK_FIELD_CONST(0xffff, SPDIF_LCOEF_2_4_2_0_COEF_SHIFT)
#define SPDIF_LCOEF_2_4_2_0_COEF_RANGE                  15:0
#define SPDIF_LCOEF_2_4_2_0_COEF_WOFFSET                        0x0
#define SPDIF_LCOEF_2_4_2_0_COEF_DEFAULT                        _MK_MASK_CONST(0x4c07)
#define SPDIF_LCOEF_2_4_2_0_COEF_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define SPDIF_LCOEF_2_4_2_0_COEF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SPDIF_LCOEF_2_4_2_0_COEF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


//
// REGISTER LIST
//
#define LIST_ARSPDIF_REGS(_op_) \
_op_(SPDIF_CTRL_0) \
_op_(SPDIF_STROBE_CTRL_0) \
_op_(SPDIF_AUDIOCIF_TXDATA_CTRL_0) \
_op_(SPDIF_AUDIOCIF_RXDATA_CTRL_0) \
_op_(SPDIF_AUDIOCIF_TXUSER_CTRL_0) \
_op_(SPDIF_AUDIOCIF_RXUSER_CTRL_0) \
_op_(SPDIF_CH_STA_RX_A_0) \
_op_(SPDIF_CH_STA_RX_B_0) \
_op_(SPDIF_CH_STA_RX_C_0) \
_op_(SPDIF_CH_STA_RX_D_0) \
_op_(SPDIF_CH_STA_RX_E_0) \
_op_(SPDIF_CH_STA_RX_F_0) \
_op_(SPDIF_CH_STA_TX_A_0) \
_op_(SPDIF_CH_STA_TX_B_0) \
_op_(SPDIF_CH_STA_TX_C_0) \
_op_(SPDIF_CH_STA_TX_D_0) \
_op_(SPDIF_CH_STA_TX_E_0) \
_op_(SPDIF_CH_STA_TX_F_0) \
_op_(SPDIF_FLOWCTL_CTRL_0) \
_op_(SPDIF_TX_STEP_0) \
_op_(SPDIF_FLOW_STATUS_0) \
_op_(SPDIF_FLOW_TOTAL_0) \
_op_(SPDIF_FLOW_OVER_0) \
_op_(SPDIF_FLOW_UNDER_0) \
_op_(SPDIF_LCOEF_1_4_0_0) \
_op_(SPDIF_LCOEF_1_4_1_0) \
_op_(SPDIF_LCOEF_1_4_2_0) \
_op_(SPDIF_LCOEF_1_4_3_0) \
_op_(SPDIF_LCOEF_1_4_4_0) \
_op_(SPDIF_LCOEF_1_4_5_0) \
_op_(SPDIF_LCOEF_2_4_0_0) \
_op_(SPDIF_LCOEF_2_4_1_0) \
_op_(SPDIF_LCOEF_2_4_2_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_SPDIF      0x00000000

//
// ARSPDIF REGISTER BANKS
//

#define SPDIF0_FIRST_REG 0x0000 // SPDIF_CTRL_0
#define SPDIF0_LAST_REG 0x0044 // SPDIF_CH_STA_TX_F_0
#define SPDIF1_FIRST_REG 0x0070 // SPDIF_FLOWCTL_CTRL_0
#define SPDIF1_LAST_REG 0x00a8 // SPDIF_LCOEF_2_4_2_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARSPDIF_H_INC_
