#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1776d60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1776ef0 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x17822f0 .functor NOT 1, L_0x17aa750, C4<0>, C4<0>, C4<0>;
L_0x17aa460 .functor XOR 2, L_0x17aa290, L_0x17aa3c0, C4<00>, C4<00>;
L_0x17aa640 .functor XOR 2, L_0x17aa460, L_0x17aa570, C4<00>, C4<00>;
v0x17a8a40_0 .net "Y2_dut", 0 0, v0x17a82c0_0;  1 drivers
v0x17a8b00_0 .net "Y2_ref", 0 0, L_0x1777a30;  1 drivers
v0x17a8ba0_0 .net "Y4_dut", 0 0, v0x17a83a0_0;  1 drivers
v0x17a8c70_0 .net "Y4_ref", 0 0, L_0x17aa0a0;  1 drivers
v0x17a8d40_0 .net *"_ivl_10", 1 0, L_0x17aa570;  1 drivers
v0x17a8e30_0 .net *"_ivl_12", 1 0, L_0x17aa640;  1 drivers
v0x17a8ed0_0 .net *"_ivl_2", 1 0, L_0x17aa1f0;  1 drivers
v0x17a8f90_0 .net *"_ivl_4", 1 0, L_0x17aa290;  1 drivers
v0x17a9070_0 .net *"_ivl_6", 1 0, L_0x17aa3c0;  1 drivers
v0x17a91e0_0 .net *"_ivl_8", 1 0, L_0x17aa460;  1 drivers
v0x17a92c0_0 .var "clk", 0 0;
v0x17a9360_0 .var/2u "stats1", 223 0;
v0x17a9420_0 .var/2u "strobe", 0 0;
v0x17a94e0_0 .net "tb_match", 0 0, L_0x17aa750;  1 drivers
v0x17a95b0_0 .net "tb_mismatch", 0 0, L_0x17822f0;  1 drivers
v0x17a9650_0 .net "w", 0 0, v0x17a7e40_0;  1 drivers
v0x17a96f0_0 .net "y", 6 1, v0x17a7ee0_0;  1 drivers
L_0x17aa1f0 .concat [ 1 1 0 0], L_0x17aa0a0, L_0x1777a30;
L_0x17aa290 .concat [ 1 1 0 0], L_0x17aa0a0, L_0x1777a30;
L_0x17aa3c0 .concat [ 1 1 0 0], v0x17a83a0_0, v0x17a82c0_0;
L_0x17aa570 .concat [ 1 1 0 0], L_0x17aa0a0, L_0x1777a30;
L_0x17aa750 .cmp/eeq 2, L_0x17aa1f0, L_0x17aa640;
S_0x1777080 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1776ef0;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x175ebf0 .functor NOT 1, v0x17a7e40_0, C4<0>, C4<0>, C4<0>;
L_0x1777a30 .functor AND 1, L_0x17a9800, L_0x175ebf0, C4<1>, C4<1>;
L_0x1782360 .functor OR 1, L_0x17a99f0, L_0x17a9a90, C4<0>, C4<0>;
L_0x17a9ca0 .functor OR 1, L_0x1782360, L_0x17a9bd0, C4<0>, C4<0>;
L_0x17a9f90 .functor OR 1, L_0x17a9ca0, L_0x17a9de0, C4<0>, C4<0>;
L_0x17aa0a0 .functor AND 1, L_0x17a9f90, v0x17a7e40_0, C4<1>, C4<1>;
v0x1782460_0 .net "Y2", 0 0, L_0x1777a30;  alias, 1 drivers
v0x1782500_0 .net "Y4", 0 0, L_0x17aa0a0;  alias, 1 drivers
v0x175ed00_0 .net *"_ivl_1", 0 0, L_0x17a9800;  1 drivers
v0x175edd0_0 .net *"_ivl_10", 0 0, L_0x1782360;  1 drivers
v0x17a6e50_0 .net *"_ivl_13", 0 0, L_0x17a9bd0;  1 drivers
v0x17a6f80_0 .net *"_ivl_14", 0 0, L_0x17a9ca0;  1 drivers
v0x17a7060_0 .net *"_ivl_17", 0 0, L_0x17a9de0;  1 drivers
v0x17a7140_0 .net *"_ivl_18", 0 0, L_0x17a9f90;  1 drivers
v0x17a7220_0 .net *"_ivl_2", 0 0, L_0x175ebf0;  1 drivers
v0x17a7390_0 .net *"_ivl_7", 0 0, L_0x17a99f0;  1 drivers
v0x17a7470_0 .net *"_ivl_9", 0 0, L_0x17a9a90;  1 drivers
v0x17a7550_0 .net "w", 0 0, v0x17a7e40_0;  alias, 1 drivers
v0x17a7610_0 .net "y", 6 1, v0x17a7ee0_0;  alias, 1 drivers
L_0x17a9800 .part v0x17a7ee0_0, 0, 1;
L_0x17a99f0 .part v0x17a7ee0_0, 1, 1;
L_0x17a9a90 .part v0x17a7ee0_0, 2, 1;
L_0x17a9bd0 .part v0x17a7ee0_0, 4, 1;
L_0x17a9de0 .part v0x17a7ee0_0, 5, 1;
S_0x17a7770 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x1776ef0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x17a79d0_0 .net "clk", 0 0, v0x17a92c0_0;  1 drivers
v0x17a7ab0_0 .var/2s "errored1", 31 0;
v0x17a7b90_0 .var/2s "onehot_error", 31 0;
v0x17a7c50_0 .net "tb_match", 0 0, L_0x17aa750;  alias, 1 drivers
v0x17a7d10_0 .var/2s "temp", 31 0;
v0x17a7e40_0 .var "w", 0 0;
v0x17a7ee0_0 .var "y", 6 1;
E_0x1770ec0/0 .event negedge, v0x17a79d0_0;
E_0x1770ec0/1 .event posedge, v0x17a79d0_0;
E_0x1770ec0 .event/or E_0x1770ec0/0, E_0x1770ec0/1;
S_0x17a7fe0 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1776ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
v0x17a82c0_0 .var "Y2", 0 0;
v0x17a83a0_0 .var "Y4", 0 0;
v0x17a8460_0 .var "state", 5 0;
v0x17a8550_0 .net "w", 0 0, v0x17a7e40_0;  alias, 1 drivers
v0x17a8640_0 .net "y", 6 1, v0x17a7ee0_0;  alias, 1 drivers
E_0x1770a10 .event anyedge, v0x17a8460_0;
E_0x1770720 .event posedge, v0x17a7610_0, v0x17a7550_0;
S_0x17a8820 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1776ef0;
 .timescale -12 -12;
E_0x17579f0 .event anyedge, v0x17a9420_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17a9420_0;
    %nor/r;
    %assign/vec4 v0x17a9420_0, 0;
    %wait E_0x17579f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17a7770;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17a7ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17a7b90_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x17a7770;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1770ec0;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x17a7ee0_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x17a7e40_0, 0;
    %load/vec4 v0x17a7c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17a7b90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17a7b90_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17a7ab0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1770ec0;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x17a7d10_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x17a7d10_0;
    %parti/s 2, 5, 4;
    %load/vec4 v0x17a7d10_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x17a7d10_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x17a7d10_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x17a7d10_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0x17a7ee0_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x17a7e40_0, 0;
    %load/vec4 v0x17a7c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17a7ab0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17a7ab0_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x17a7b90_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x17a7ab0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x17a7b90_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x17a7ab0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x17a7fe0;
T_3 ;
    %wait E_0x1770720;
    %load/vec4 v0x17a8460_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x17a8460_0, 0;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v0x17a8640_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 2, 0, 6;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 1, 0, 6;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %assign/vec4 v0x17a8460_0, 0;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v0x17a8640_0;
    %cmpi/e 1, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 1, 0, 6;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %load/vec4 v0x17a8640_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_3.14, 9;
    %pushi/vec4 8, 0, 6;
    %jmp/1 T_3.15, 9;
T_3.14 ; End of true expr.
    %pushi/vec4 32, 0, 6;
    %jmp/0 T_3.15, 9;
 ; End of false expr.
    %blend;
T_3.15;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %assign/vec4 v0x17a8460_0, 0;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0x17a8640_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 8, 0, 6;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 16, 0, 6;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %assign/vec4 v0x17a8460_0, 0;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0x17a8640_0;
    %cmpi/e 16, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 16, 0, 6;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %load/vec4 v0x17a8640_0;
    %cmpi/e 4, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_3.20, 9;
    %pushi/vec4 4, 0, 6;
    %jmp/1 T_3.21, 9;
T_3.20 ; End of true expr.
    %pushi/vec4 32, 0, 6;
    %jmp/0 T_3.21, 9;
 ; End of false expr.
    %blend;
T_3.21;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %assign/vec4 v0x17a8460_0, 0;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0x17a8640_0;
    %cmpi/e 32, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_3.22, 8;
    %pushi/vec4 32, 0, 6;
    %jmp/1 T_3.23, 8;
T_3.22 ; End of true expr.
    %load/vec4 v0x17a8640_0;
    %cmpi/e 10, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_3.24, 9;
    %pushi/vec4 10, 0, 6;
    %jmp/1 T_3.25, 9;
T_3.24 ; End of true expr.
    %pushi/vec4 38, 0, 6;
    %jmp/0 T_3.25, 9;
 ; End of false expr.
    %blend;
T_3.25;
    %jmp/0 T_3.23, 8;
 ; End of false expr.
    %blend;
T_3.23;
    %assign/vec4 v0x17a8460_0, 0;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0x17a8640_0;
    %cmpi/e 10, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_3.26, 8;
    %pushi/vec4 10, 0, 6;
    %jmp/1 T_3.27, 8;
T_3.26 ; End of true expr.
    %load/vec4 v0x17a8640_0;
    %cmpi/e 16, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_3.28, 9;
    %pushi/vec4 16, 0, 6;
    %jmp/1 T_3.29, 9;
T_3.28 ; End of true expr.
    %pushi/vec4 8, 0, 6;
    %jmp/0 T_3.29, 9;
 ; End of false expr.
    %blend;
T_3.29;
    %jmp/0 T_3.27, 8;
 ; End of false expr.
    %blend;
T_3.27;
    %assign/vec4 v0x17a8460_0, 0;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0x17a8640_0;
    %cmpi/e 38, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_3.30, 8;
    %pushi/vec4 38, 0, 6;
    %jmp/1 T_3.31, 8;
T_3.30 ; End of true expr.
    %load/vec4 v0x17a8640_0;
    %cmpi/e 33, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_3.32, 9;
    %pushi/vec4 33, 0, 6;
    %jmp/1 T_3.33, 9;
T_3.32 ; End of true expr.
    %pushi/vec4 32, 0, 6;
    %jmp/0 T_3.33, 9;
 ; End of false expr.
    %blend;
T_3.33;
    %jmp/0 T_3.31, 8;
 ; End of false expr.
    %blend;
T_3.31;
    %assign/vec4 v0x17a8460_0, 0;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x17a8640_0;
    %cmpi/e 32, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_3.34, 8;
    %pushi/vec4 32, 0, 6;
    %jmp/1 T_3.35, 8;
T_3.34 ; End of true expr.
    %load/vec4 v0x17a8640_0;
    %cmpi/e 10, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_3.36, 9;
    %pushi/vec4 10, 0, 6;
    %jmp/1 T_3.37, 9;
T_3.36 ; End of true expr.
    %pushi/vec4 8, 0, 6;
    %jmp/0 T_3.37, 9;
 ; End of false expr.
    %blend;
T_3.37;
    %jmp/0 T_3.35, 8;
 ; End of false expr.
    %blend;
T_3.35;
    %assign/vec4 v0x17a8460_0, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x17a7fe0;
T_4 ;
    %wait E_0x1770a10;
    %load/vec4 v0x17a8460_0;
    %pushi/vec4 2, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17a8460_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0x17a82c0_0, 0;
    %load/vec4 v0x17a8460_0;
    %pushi/vec4 16, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17a8460_0;
    %pushi/vec4 38, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0x17a83a0_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1776ef0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17a92c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17a9420_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1776ef0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x17a92c0_0;
    %inv;
    %store/vec4 v0x17a92c0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1776ef0;
T_7 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17a79d0_0, v0x17a95b0_0, v0x17a96f0_0, v0x17a9650_0, v0x17a8b00_0, v0x17a8a40_0, v0x17a8c70_0, v0x17a8ba0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1776ef0;
T_8 ;
    %load/vec4 v0x17a9360_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x17a9360_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17a9360_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_8.1 ;
    %load/vec4 v0x17a9360_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x17a9360_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17a9360_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_8.3 ;
    %load/vec4 v0x17a9360_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17a9360_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17a9360_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17a9360_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1776ef0;
T_9 ;
    %wait E_0x1770ec0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17a9360_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a9360_0, 4, 32;
    %load/vec4 v0x17a94e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x17a9360_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a9360_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17a9360_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a9360_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x17a8b00_0;
    %load/vec4 v0x17a8b00_0;
    %load/vec4 v0x17a8a40_0;
    %xor;
    %load/vec4 v0x17a8b00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x17a9360_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a9360_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x17a9360_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a9360_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x17a8c70_0;
    %load/vec4 v0x17a8c70_0;
    %load/vec4 v0x17a8ba0_0;
    %xor;
    %load/vec4 v0x17a8c70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x17a9360_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a9360_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x17a9360_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a9360_0, 4, 32;
T_9.8 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6c/m2014_q6c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/m2014_q6c/iter2/response4/top_module.sv";
