

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16'
================================================================
* Date:           Sun Dec  1 11:47:00 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.996|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  4441|  34977|  4441|  34977|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+-------+------------+-----------+-----------+--------+----------+
        |                     |    Latency   |  Iteration |  Initiation Interval  |  Trip  |          |
        |      Loop Name      |  min |  max  |   Latency  |  achieved |   target  |  Count | Pipelined|
        +---------------------+------+-------+------------+-----------+-----------+--------+----------+
        |- Loop 1             |  4440|  34976| 555 ~ 2186 |          -|          -| 8 ~ 16 |    no    |
        | + Loop 1.1          |   553|   2184|  79 ~ 156  |          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1      |    77|    154|          11|          -|          -| 7 ~ 14 |    no    |
        |   +++ Loop 1.1.1.1  |     4|      4|           2|          -|          -|       2|    no    |
        |   +++ Loop 1.1.1.2  |     4|      4|           2|          -|          -|       2|    no    |
        +---------------------+------+-------+------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    492|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    140|
|Register         |        -|      -|     199|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     199|    632|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |tmp1_1_fu_344_p2               |     *    |      0|  0|  51|           7|           9|
    |tmp3_fu_359_p2                 |     *    |      0|  0|  41|           6|           8|
    |tmp4_fu_329_p2                 |     *    |      0|  0|  51|           7|           9|
    |in_w_1_1_fu_462_p2             |     +    |      0|  0|  10|           2|           1|
    |in_w_1_fu_400_p2               |     +    |      0|  0|  10|           2|           1|
    |next_mul3_fu_263_p2            |     +    |      0|  0|  15|           8|           8|
    |next_mul_fu_268_p2             |     +    |      0|  0|  15|           9|           9|
    |out_d_3_fu_282_p2              |     +    |      0|  0|  15|           5|           1|
    |out_h_3_fu_297_p2              |     +    |      0|  0|  13|           4|           1|
    |out_w_3_fu_376_p2              |     +    |      0|  0|  13|           4|           1|
    |tmp1_fu_319_p2                 |     +    |      0|  0|  15|           9|           9|
    |tmp2_fu_349_p2                 |     +    |      0|  0|  15|           8|           8|
    |tmp5_fu_416_p2                 |     +    |      0|  0|  15|           5|           5|
    |tmp6_fu_472_p2                 |     +    |      0|  0|  15|           5|           5|
    |tmp_1_fu_334_p2                |     +    |      0|  0|  15|           9|           1|
    |tmp_56_fu_425_p2               |     +    |      0|  0|  19|          14|          14|
    |tmp_59_fu_491_p2               |     +    |      0|  0|  12|          12|          12|
    |tmp_94_1_fu_481_p2             |     +    |      0|  0|  19|          14|          14|
    |exitcond2_fu_371_p2            |   icmp   |      0|  0|  11|           5|           5|
    |exitcond3_fu_292_p2            |   icmp   |      0|  0|  11|           5|           5|
    |exitcond4_fu_277_p2            |   icmp   |      0|  0|  11|           6|           6|
    |exitcond_1_fu_456_p2           |   icmp   |      0|  0|   9|           2|           3|
    |exitcond_fu_394_p2             |   icmp   |      0|  0|   9|           2|           3|
    |tmp_55_fu_406_p2               |   icmp   |      0|  0|   8|           2|           1|
    |tmp_58_fu_435_p2               |   icmp   |      0|  0|  13|          16|          16|
    |tmp_99_1_fu_505_p2             |   icmp   |      0|  0|  13|          16|          16|
    |buffer_6_1_fu_511_p3           |  select  |      0|  0|  16|           1|          16|
    |buffer_6_fu_449_p3             |  select  |      0|  0|  16|           1|          16|
    |input_load_buffer_4_fu_441_p3  |  select  |      0|  0|  16|           1|          16|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 492|         187|         219|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  44|          9|    1|          9|
    |buffer_4_1_reg_212  |   9|          2|   16|         32|
    |buffer_4_reg_191    |   9|          2|   16|         32|
    |in_w_reg_201        |   9|          2|    2|          4|
    |in_w_s_reg_224      |   9|          2|    2|          4|
    |input_r_address0    |  15|          3|   14|         42|
    |out_d_reg_134       |   9|          2|    5|         10|
    |out_h_reg_169       |   9|          2|    4|          8|
    |out_w_reg_180       |   9|          2|    4|          8|
    |phi_mul2_reg_157    |   9|          2|    8|         16|
    |phi_mul_reg_145     |   9|          2|    9|         18|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 140|         30|   81|        183|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   8|   0|    8|          0|
    |buffer_4_1_reg_212    |  16|   0|   16|          0|
    |buffer_4_reg_191      |  16|   0|   16|          0|
    |buffer_fu_66          |  16|   0|   16|          0|
    |in_w_1_1_reg_652      |   2|   0|    2|          0|
    |in_w_1_reg_629        |   2|   0|    2|          0|
    |in_w_reg_201          |   2|   0|    2|          0|
    |in_w_s_reg_224        |   2|   0|    2|          0|
    |next_mul3_reg_561     |   8|   0|    8|          0|
    |next_mul_reg_566      |   9|   0|    9|          0|
    |out_d_3_reg_574       |   5|   0|    5|          0|
    |out_d_reg_134         |   5|   0|    5|          0|
    |out_h_3_reg_582       |   4|   0|    4|          0|
    |out_h_reg_169         |   4|   0|    4|          0|
    |out_w_3_reg_610       |   4|   0|    4|          0|
    |out_w_reg_180         |   4|   0|    4|          0|
    |phi_mul2_reg_157      |   8|   0|    8|          0|
    |phi_mul_reg_145       |   9|   0|    9|          0|
    |tmp1_1_reg_592        |  14|   0|   14|          0|
    |tmp3_reg_597          |  12|   0|   12|          0|
    |tmp4_reg_587          |  14|   0|   14|          0|
    |tmp_54_reg_620        |   4|   0|    5|          1|
    |tmp_55_reg_634        |   1|   0|    1|          0|
    |tmp_73_cast1_reg_545  |   7|   0|   14|          7|
    |tmp_74_cast_reg_551   |   6|   0|    8|          2|
    |tmp_75_cast_reg_556   |   6|   0|   12|          6|
    |tmp_81_cast9_reg_615  |   4|   0|   12|          8|
    |tmp_cast_reg_540      |   7|   0|    9|          2|
    +----------------------+----+----+-----+-----------+
    |Total                 | 199|   0|  225|         26|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|input_height       |  in |    7|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    6|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    5|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    5|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

