
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu3' (Linux_x86_64 version 5.15.0-92-generic) on Wed May 07 05:28:15 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/vec_matrix'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project vec_matrix 
INFO: [HLS 200-10] Creating and opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/vec_matrix/vec_matrix'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/vec_matrix/vec_matrix_slow.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/vec_matrix/vec_matrix_slow.cpp' to the project
INFO: [HLS 200-1510] Running: set_top vec_matrix 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/vec_matrix/vec_matrix/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 45029
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/vec_matrix/vec_matrix_slow.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'DRAM_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/vec_matrix/vec_matrix_slow.cpp:17:18)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.63 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.08 seconds. CPU system time: 0.61 seconds. Elapsed time: 2.75 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.202 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/vec_matrix/vec_matrix_slow.cpp:21) in function 'vec_matrix' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/vec_matrix/vec_matrix_slow.cpp:21) in function 'vec_matrix' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/vec_matrix/vec_matrix_slow.cpp:21) in function 'vec_matrix' completely with a factor of 64.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_matrix_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-885] The II Violation in module 'vec_matrix_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to schedule 'load' operation ('DRAM_1_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/vec_matrix/vec_matrix_slow.cpp:23) on array 'DRAM_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DRAM_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'vec_matrix_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to schedule 'load' operation ('DRAM_1_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/vec_matrix/vec_matrix_slow.cpp:23) on array 'DRAM_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DRAM_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'vec_matrix_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to schedule 'load' operation ('DRAM_1_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/vec_matrix/vec_matrix_slow.cpp:23) on array 'DRAM_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DRAM_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'vec_matrix_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to schedule 'load' operation ('DRAM_1_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/vec_matrix/vec_matrix_slow.cpp:23) on array 'DRAM_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'DRAM_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'vec_matrix_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to schedule 'load' operation ('DRAM_1_load_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/vec_matrix/vec_matrix_slow.cpp:23) on array 'DRAM_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'DRAM_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'vec_matrix_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to schedule 'load' operation ('DRAM_1_load_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/vec_matrix/vec_matrix_slow.cpp:23) on array 'DRAM_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'DRAM_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'vec_matrix_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to schedule 'load' operation ('DRAM_1_load_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/vec_matrix/vec_matrix_slow.cpp:23) on array 'DRAM_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'DRAM_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 326, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.41 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.52 seconds; current allocated memory: 1.236 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.61 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.239 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vec_matrix_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vec_matrix_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vec_matrix_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vec_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_matrix/DRAM_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_matrix/DRAM_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_matrix/DRAM_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_matrix/DRAM_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vec_matrix' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'vec_matrix/DRAM_3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vec_matrix/DRAM_3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'vec_matrix/DRAM_3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vec_matrix/DRAM_3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'vec_matrix/DRAM_3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vec_matrix/DRAM_3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'vec_matrix/DRAM_3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vec_matrix/DRAM_3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'vec_matrix/DRAM_3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vec_matrix/DRAM_3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vec_matrix/DRAM_3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'vec_matrix/DRAM_3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vec_matrix/DRAM_3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'vec_matrix/DRAM_3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vec_matrix/DRAM_3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'vec_matrix/DRAM_3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vec_matrix/DRAM_3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'vec_matrix/DRAM_3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vec_matrix'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.54 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.265 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for vec_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for vec_matrix.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 263.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.18 seconds. CPU system time: 1.42 seconds. Elapsed time: 11 seconds; current allocated memory: 67.676 MB.
INFO: [HLS 200-112] Total CPU user time: 11.53 seconds. Total CPU system time: 2.01 seconds. Total elapsed time: 24.31 seconds; peak allocated memory: 1.265 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed May  7 05:28:39 2025...
