I 000050 55 6068          1197162248313 Structure
(_unit VHDL (alu 0 14 (structure 0 22 ))
  (_version v35)
  (_time 1197162248312 2007.12.08 20:04:08)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248251)
    (_use )
  )
  (_component
    (alu_logshift
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~138 0 26 (_entity (_in ))))
        (_port (_internal shftamnt ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal logshift_op ~std_logic_vector{2~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{63~downto~0}~1310 0 29 (_entity (_out ))))
      )
    )
    (alu_arth
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal arth_op ~std_logic_vector{3~downto~0}~1316 0 35 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{63~downto~0}~1318 0 36 (_entity (_out ))))
      )
    )
    (mux64_2x1_2
      (_object
        (_port (_internal in1 ~std_logic_vector{63~downto~0}~1320 0 40 (_entity (_in ))))
        (_port (_internal in0 ~std_logic_vector{63~downto~0}~1322 0 41 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1324 0 42 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1326 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation u1 0 50 (_component alu_logshift )
    (_port
      ((A)(A))
      ((B)(B))
      ((shftamnt)(B(d_3_0)))
      ((logshift_op)(ALU_Op(d_2_0)))
      ((R)(LogShift_Out))
    )
  )
  (_instantiation u2 0 56 (_component alu_arth )
    (_port
      ((A)(A))
      ((B)(B))
      ((arth_op)(ALU_Op))
      ((R)(Arth_Out))
    )
  )
  (_instantiation u3 0 61 (_component mux64_2x1_2 )
    (_port
      ((in1)(Arth_Out))
      ((in0)(LogShift_Out))
      ((sel)(ALU_Op(d_3_0)))
      ((y)(ALUOut))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALU_Op ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Rs2 ~std_logic_vector{3~downto~0}~124 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~126 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal Arth_Out ~std_logic_vector{63~downto~0}~1328 0 46 (_architecture (_uni ))))
    (_signal (_internal LogShift_Out ~std_logic_vector{63~downto~0}~1328 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 12151         1197162248391 structure
(_unit VHDL (alu_arth 0 14 (structure 0 21 ))
  (_version v35)
  (_time 1197162248390 2007.12.08 20:04:08)
  (_source (\./src/alu_arth.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248332)
    (_use )
  )
  (_component
    (alu_arth_cntrl
      (_object
        (_port (_internal alu_arth_op ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal sub ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal sat ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
        (_port (_internal as_cmp ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (xor_64
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1324 0 73 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1326 0 75 (_entity (_out ))))
      )
    )
    (alu_arth_cmpr
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~13 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~136 0 33 (_entity (_in ))))
        (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{63~downto~0}~138 0 35 (_entity (_out ))))
      )
    )
    (alu_arth_smadd16
      (_object
        (_port (_internal A ~std_logic_vector{15~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{15~downto~0}~1314 0 52 (_entity (_in ))))
        (_port (_internal c_in ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{15~downto~0}~1316 0 54 (_entity (_out ))))
        (_port (_internal c_out ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
      )
    )
    (mux1_2x1
      (_object
        (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
    (alu_arth_sat
      (_object
        (_port (_internal c_out3 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal c_out2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal c_out1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c_out0 ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal sat_en ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal sub ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal r_in ~std_logic_vector{63~downto~0}~1310 0 46 (_entity (_in ))))
        (_port (_internal r_out ~std_logic_vector{63~downto~0}~1312 0 47 (_entity (_out ))))
      )
    )
    (mux64_2x1
      (_object
        (_port (_internal in1 ~std_logic_vector{63~downto~0}~1318 0 66 (_entity (_in ))))
        (_port (_internal in0 ~std_logic_vector{63~downto~0}~1320 0 67 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1322 0 69 (_entity (_out ))))
      )
    )
  )
  (_instantiation u1 0 84 (_component alu_arth_cntrl )
    (_port
      ((alu_arth_op)(arth_op))
      ((sub)(sub))
      ((sat)(sat))
      ((sel16_32)(sel16_32))
      ((as_cmp)(as_cmp))
    )
  )
  (_instantiation u2 0 90 (_component xor_64 )
    (_port
      ((A)(B))
      ((B)(sub))
      ((y)(b_postxor))
    )
  )
  (_instantiation u3 0 94 (_component alu_arth_cmpr )
    (_port
      ((A)(A))
      ((B)(B))
      ((sel16_32)(sel16_32))
      ((R)(r_postcmpr))
    )
  )
  (_instantiation u4 0 99 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_15_0)))
      ((B)(b_postxor(d_15_0)))
      ((c_in)(sub))
      ((R)(r_presat(d_15_0)))
      ((c_out)(c0out))
    )
  )
  (_instantiation u5 0 105 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_31_16)))
      ((B)(b_postxor(d_31_16)))
      ((c_in)(c1in))
      ((R)(r_presat(d_31_16)))
      ((c_out)(c1out))
    )
  )
  (_instantiation u6 0 111 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_47_32)))
      ((B)(b_postxor(d_47_32)))
      ((c_in)(sub))
      ((R)(r_presat(d_47_32)))
      ((c_out)(c2out))
    )
  )
  (_instantiation u7 0 117 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_63_48)))
      ((B)(b_postxor(d_63_48)))
      ((c_in)(c3in))
      ((R)(r_presat(d_63_48)))
      ((c_out)(c3out))
    )
  )
  (_instantiation u8 0 123 (_component mux1_2x1 )
    (_port
      ((in1)(c0out))
      ((in0)(sub))
      ((sel)(sel16_32))
      ((y)(c1in))
    )
  )
  (_instantiation u9 0 128 (_component mux1_2x1 )
    (_port
      ((in1)(c2out))
      ((in0)(sub))
      ((sel)(sel16_32))
      ((y)(c3in))
    )
  )
  (_instantiation u10 0 133 (_component alu_arth_sat )
    (_port
      ((c_out3)(c3out))
      ((c_out2)(c2out))
      ((c_out1)(c1out))
      ((c_out0)(c0out))
      ((sel16_32)(sel16_32))
      ((sat_en)(sat))
      ((sub)(sub))
      ((r_in)(r_presat))
      ((r_out)(r_postsat))
    )
  )
  (_instantiation u11 0 143 (_component mux64_2x1 )
    (_port
      ((in1)(r_postcmpr))
      ((in0)(r_postsat))
      ((sel)(as_cmp))
      ((y)(R))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal arth_op ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal R ~std_logic_vector{63~downto~0}~124 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal r_presat ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal r_postsat ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal r_postcmpr ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal b_postxor ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal sub ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal sat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal as_cmp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal c1in ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c3in ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c0out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c1out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c2out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c3out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1329 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1330 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1331 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1332 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1333 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1334 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1335 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1336 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5534          1197162248454 Behavioral
(_unit VHDL (alu_arth_cmpr 0 14 (behavioral 0 21 ))
  (_version v35)
  (_time 1197162248453 2007.12.08 20:04:08)
  (_source (\./src/alu_arth_cmpr.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248410)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 16 (_entity (_in ))))
    (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal R ~std_logic_vector{63~downto~0}~124 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~135 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~139 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1311 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1312 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1313 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1314 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1315 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~31}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 31))))))
    (_type (_internal ~std_logic_vector{63{63~downto~31}~1317 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 31))))))
    (_type (_internal ~std_logic_vector{63{63~downto~31}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 31))))))
    (_type (_internal ~std_logic_vector{63{63~downto~31}~1319 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 31))))))
    (_type (_internal ~std_logic_vector{63{31~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~0}~1320 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~0}~1321 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(3(d_31_0))(3(d_63_31))(3(d_15_0))(3(d_31_16))(3(d_47_32))(3(d_63_48)))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000049 55 1736          1197162248704 dataflow
(_unit VHDL (alu_arth_cntrl 0 14 (dataflow 0 22 ))
  (_version v35)
  (_time 1197162248703 2007.12.08 20:04:08)
  (_source (\./src/alu_arth_cntrl.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248582)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal alu_arth_op ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal sub ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sat ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal as_cmp ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_alias((sub)(alu_arth_op(0))))(_target(1))(_sensitivity(0(0))))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(2))))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_target(3))(_sensitivity(0(1))(0(2))))))
      (line__34(_architecture 3 0 34 (_assignment (_simple)(_target(4))(_sensitivity(0(1))(0(2))(0(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataflow 4 -1
  )
)
I 000049 55 3890          1197162248969 dataflow
(_unit VHDL (alu_arth_sat 0 13 (dataflow 0 25 ))
  (_version v35)
  (_time 1197162248968 2007.12.08 20:04:08)
  (_source (\./src/alu_arth_sat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248910)
    (_use )
  )
  (_object
    (_port (_internal c_out3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal c_out2 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal c_out1 ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal c_out0 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal sat_en ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal sub ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal r_in ~std_logic_vector{63~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal r_out ~std_logic_vector{63~downto~0}~122 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~133 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~134 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~135 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(8(d_15_0)))(_sensitivity(7(d_15_0))(7(31))(7(15))(2)(6)(5)(4)(3)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_target(8(d_31_16)))(_sensitivity(7(d_31_16))(7(31))(2)(6)(5)))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_target(8(d_47_32)))(_sensitivity(7(d_47_32))(7(63))(7(47))(0)(6)(5)(4)(1)))))
      (line__45(_architecture 3 0 45 (_assignment (_simple)(_target(8(d_63_48)))(_sensitivity(7(d_63_48))(7(31))(0)(6)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . dataflow 4 -1
  )
)
I 000050 55 3400          1197162249218 structure
(_unit VHDL (alu_arth_smadd4 0 14 (structure 0 23 ))
  (_version v35)
  (_time 1197162249218 2007.12.08 20:04:09)
  (_source (\./src/alu_arth_smadd4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162249129)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal b ~std_logic_vector{3~downto~0}~122 0 16 (_entity (_in ))))
    (_port (_internal c_in ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r ~std_logic_vector{3~downto~0}~124 0 18 (_entity (_out ))))
    (_port (_internal P_out ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal G_out ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal p ~std_logic_vector{3~downto~0}~13 0 25 (_architecture (_uni ))))
    (_signal (_internal g ~std_logic_vector{3~downto~0}~13 0 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~1}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_signal (_internal c ~std_logic_vector{3~downto~1}~13 0 27 (_architecture (_uni ))))
    (_process
      (line__31(_architecture 0 0 31 (_assignment (_simple)(_target(6))(_sensitivity(1)(0)))))
      (line__32(_architecture 1 0 32 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__33(_architecture 2 0 33 (_assignment (_simple)(_target(8(1)))(_sensitivity(2)(6(0))(7(0))))))
      (line__34(_architecture 3 0 34 (_assignment (_simple)(_target(8(2)))(_sensitivity(2)(6(0))(6(1))(7(0))(7(1))))))
      (line__35(_architecture 4 0 35 (_assignment (_simple)(_target(8(3)))(_sensitivity(2)(6(0))(6(1))(6(2))(7(0))(7(1))(7(2))))))
      (line__37(_architecture 5 0 37 (_assignment (_simple)(_target(3(0)))(_sensitivity(2)(1(0))(0(0))))))
      (line__38(_architecture 6 0 38 (_assignment (_simple)(_target(3(1)))(_sensitivity(1(1))(0(1))(8(1))))))
      (line__39(_architecture 7 0 39 (_assignment (_simple)(_target(3(2)))(_sensitivity(1(2))(0(2))(8(2))))))
      (line__40(_architecture 8 0 40 (_assignment (_simple)(_target(3(3)))(_sensitivity(1(3))(0(3))(8(3))))))
      (line__42(_architecture 9 0 42 (_assignment (_simple)(_target(4))(_sensitivity(6(3))(6(2))(6(1))(6(0))))))
      (line__43(_architecture 10 0 43 (_assignment (_simple)(_target(5))(_sensitivity(6(1))(6(2))(6(3))(7(0))(7(1))(7(2))(7(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structure 11 -1
  )
)
I 000046 55 6274          1197162249454 mixed
(_unit VHDL (alu_arth_smadd16 0 15 (mixed 0 23 ))
  (_version v35)
  (_time 1197162249453 2007.12.08 20:04:09)
  (_source (\./src/alu_arth_smadd16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162249407)
    (_use )
  )
  (_component
    (alu_arth_smadd4
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~13 0 26 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal c_in ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal r ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_out ))))
        (_port (_internal P_out ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal G_out ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
  )
  (_instantiation add_0 0 41 (_component alu_arth_smadd4 )
    (_port
      ((a)(a(d_3_0)))
      ((b)(b(d_3_0)))
      ((c_in)(c_in))
      ((r)(r(d_3_0)))
      ((P_out)(P(0)))
      ((G_out)(G(0)))
    )
    (_use (_entity . alu_arth_smadd4)
    )
  )
  (_instantiation add_1 0 43 (_component alu_arth_smadd4 )
    (_port
      ((a)(a(d_7_4)))
      ((b)(b(d_7_4)))
      ((c_in)(C(1)))
      ((r)(r(d_7_4)))
      ((P_out)(P(1)))
      ((G_out)(G(1)))
    )
    (_use (_entity . alu_arth_smadd4)
    )
  )
  (_instantiation add_2 0 45 (_component alu_arth_smadd4 )
    (_port
      ((a)(a(d_11_8)))
      ((b)(b(d_11_8)))
      ((c_in)(C(2)))
      ((r)(r(d_11_8)))
      ((P_out)(P(2)))
      ((G_out)(G(2)))
    )
    (_use (_entity . alu_arth_smadd4)
    )
  )
  (_instantiation add_3 0 47 (_component alu_arth_smadd4 )
    (_port
      ((a)(a(d_15_12)))
      ((b)(b(d_15_12)))
      ((c_in)(C(3)))
      ((r)(r(d_15_12)))
      ((P_out)(P(3)))
      ((G_out)(G(3)))
    )
    (_use (_entity . alu_arth_smadd4)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal a ~std_logic_vector{15~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal b ~std_logic_vector{15~downto~0}~122 0 17 (_entity (_in ))))
    (_port (_internal c_in ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal r ~std_logic_vector{15~downto~0}~124 0 19 (_entity (_out ))))
    (_port (_internal c_out ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal P ~std_logic_vector{3~downto~0}~1310 0 34 (_architecture (_uni ))))
    (_signal (_internal G ~std_logic_vector{3~downto~0}~1310 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~1}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_signal (_internal C ~std_logic_vector{3~downto~1}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~1311 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~1312 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1313 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1318 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_target(7(1)))(_sensitivity(2)(5(0))(6(0))))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_target(7(2)))(_sensitivity(2)(5(0))(5(1))(6(0))(6(1))))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_target(7(3)))(_sensitivity(2)(5(0))(5(1))(5(2))(6(0))(6(1))(6(2))))))
      (line__52(_architecture 3 0 52 (_assignment (_simple)(_target(4))(_sensitivity(2)(5(0))(5(1))(5(2))(5(3))(6(0))(6(1))(6(2))(6(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mixed 4 -1
  )
)
I 000049 55 2603          1197162249688 behavior
(_unit VHDL (alu_arth_tb_vhd 0 13 (behavior 0 16 ))
  (_version v35)
  (_time 1197162249687 2007.12.08 20:04:09)
  (_source (\./src/alu_arth_tb.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162249613)
    (_use )
  )
  (_component
    (alu_arth
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~132 0 22 (_entity (_in ))))
        (_port (_internal arth_op ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{63~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation uut 0 39 (_component alu_arth )
    (_port
      ((A)(A))
      ((B)(B))
      ((arth_op)(arth_op))
      ((R)(R))
    )
    (_use (_entity . alu_arth)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal A ~std_logic_vector{63~downto~0}~136 0 29 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal B ~std_logic_vector{63~downto~0}~136 0 30 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal arth_op ~std_logic_vector{3~downto~0}~138 0 31 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal R ~std_logic_vector{63~downto~0}~136 0 34 (_architecture (_uni ))))
    (_process
      (tb(_architecture 0 0 46 (_process (_wait_for))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
I 000049 55 5736          1197162249953 dataflow
(_unit VHDL (alu_logshift 0 15 (dataflow 0 23 ))
  (_version v35)
  (_time 1197162249953 2007.12.08 20:04:09)
  (_source (\./src/alu_logshift.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162249876)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal shftamnt ~std_logic_vector{3~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal logshift_op ~std_logic_vector{2~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal R ~std_logic_vector{63~downto~0}~124 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~135 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~137 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~139 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1310 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1311 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1313 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1315 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1317 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1319 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1321 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1323 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_simple)(_target(4(d_15_0))(4(d_31_16))(4(d_47_32))(4(d_63_48))(4))(_sensitivity(2)(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . dataflow 1 -1
  )
)
I 000049 55 1326          1197162250188 dataflow
(_unit VHDL (control 0 14 (dataflow 0 20 ))
  (_version v35)
  (_time 1197162250187 2007.12.08 20:04:10)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250144)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal OpCode ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal ASrc ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal WB ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0(0))(0(1))(0(2))(0(3))))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(0(0))(0(1))(0(2))(0(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataflow 2 -1
  )
)
I 000049 55 2876          1197162250376 dataflow
(_unit VHDL (instrint 0 15 (dataflow 0 23 ))
  (_version v35)
  (_time 1197162250375 2007.12.08 20:04:10)
  (_source (\./src/instrint.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250347)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Instr ~std_logic_vector{15~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal OpCode ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~122 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~124 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~126 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((Opcode)(Instr(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((WR_Reg)(Instr(d_11_8))))(_target(4))(_sensitivity(0(d_11_8))))))
      (line__29(_architecture 2 0 29 (_assignment (_simple)(_alias((RD_Reg1)(Instr(d_7_4))))(_target(2))(_sensitivity(0(d_7_4))))))
      (line__30(_architecture 3 0 30 (_assignment (_simple)(_alias((RD_Reg2)(Instr(d_3_0))))(_target(3))(_sensitivity(0(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataflow 4 -1
  )
)
I 000050 55 1699          1197162250579 structure
(_unit VHDL (mux64_2x1 0 14 (structure 0 21 ))
  (_version v35)
  (_time 1197162250578 2007.12.08 20:04:10)
  (_source (\./src/misc.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250535)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{63~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{63~downto~0}~122 0 16 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal y ~std_logic_vector{63~downto~0}~124 0 18 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . structure 1 -1
  )
)
I 000050 55 1854          1197162250781 structure
(_unit VHDL (mux64_2x1_2 0 34 (structure 0 41 ))
  (_version v35)
  (_time 1197162250781 2007.12.08 20:04:10)
  (_source (\./src/misc.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250738)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{63~downto~0}~126 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{63~downto~0}~128 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sel ~std_logic_vector{3~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1210 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal y ~std_logic_vector{63~downto~0}~1210 0 38 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2(0))(2(1))(2(2))(2(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . structure 1 -1
  )
)
I 000050 55 1043          1197162250969 structure
(_unit VHDL (mux1_2x1 0 57 (structure 0 64 ))
  (_version v35)
  (_time 1197162250968 2007.12.08 20:04:10)
  (_source (\./src/misc.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250938)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
    (_process
      (line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . structure 1 -1
  )
)
I 000050 55 1646          1197162251157 structure
(_unit VHDL (xor_64 0 77 (structure 0 83 ))
  (_version v35)
  (_time 1197162251156 2007.12.08 20:04:11)
  (_source (\./src/misc.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162251128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~1212 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal a ~std_logic_vector{63~downto~0}~1212 0 78 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1214 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal y ~std_logic_vector{63~downto~0}~1214 0 80 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal b_extnd ~std_logic_vector{63~downto~0}~13 0 85 (_architecture (_uni ))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structure 2 -1
  )
)
I 000051 55 28781         1197162251391 BEHAVIORAL
(_unit VHDL (mmx_lite 0 15 (behavioral 0 33 ))
  (_version v35)
  (_time 1197162251390 2007.12.08 20:04:11)
  (_source (\./src/mmx_lite.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162251332)
    (_use )
  )
  (_component
    (alu
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1320 0 52 (_entity (_in ))))
        (_port (_internal ALU_Op ~std_logic_vector{3~downto~0}~1322 0 53 (_entity (_in ))))
        (_port (_internal Rs2 ~std_logic_vector{3~downto~0}~1324 0 54 (_entity (_in ))))
        (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~1326 0 55 (_entity (_out ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1328 0 56 (_entity (_in ))))
      )
    )
    (control
      (_object
        (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1330 0 60 (_entity (_in ))))
        (_port (_internal WB ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ASrc ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
    (mux64_2x1
      (_object
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal in1 ~std_logic_vector{63~downto~0}~1332 0 67 (_entity (_in ))))
        (_port (_internal in0 ~std_logic_vector{63~downto~0}~1334 0 68 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1336 0 69 (_entity (_out ))))
      )
    )
    (pipereg_idex
      (_object
        (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal ID_ALUOp ~std_logic_vector{3~downto~0}~1338 0 74 (_entity (_in ))))
        (_port (_internal ID_A ~std_logic_vector{63~downto~0}~1340 0 75 (_entity (_in ))))
        (_port (_internal ID_B ~std_logic_vector{63~downto~0}~1342 0 76 (_entity (_in ))))
        (_port (_internal ID_WB_Reg ~std_logic_vector{3~downto~0}~1344 0 77 (_entity (_in ))))
        (_port (_internal EX_WB ~extieee.std_logic_1164.std_logic 0 78 (_entity (_out ))))
        (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~1346 0 79 (_entity (_out ))))
        (_port (_internal EX_A ~std_logic_vector{63~downto~0}~1348 0 80 (_entity (_out ))))
        (_port (_internal EX_B ~std_logic_vector{63~downto~0}~1350 0 81 (_entity (_out ))))
        (_port (_internal ID_RD_Reg2 ~std_logic_vector{3~downto~0}~1352 0 82 (_entity (_in ))))
        (_port (_internal EX_RD_Reg2 ~std_logic_vector{3~downto~0}~1354 0 83 (_entity (_out ))))
        (_port (_internal EX_WB_Reg ~std_logic_vector{3~downto~0}~1356 0 84 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
      )
    )
    (registerfile
      (_object
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~1358 0 91 (_entity (_in ))))
        (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~1360 0 92 (_entity (_in ))))
        (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1362 0 93 (_entity (_in ))))
        (_port (_internal WR_Data ~std_logic_vector{63~downto~0}~1364 0 94 (_entity (_in ))))
        (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~1366 0 95 (_entity (_out ))))
        (_port (_internal RD_Data1 ~std_logic_vector{63~downto~0}~1368 0 96 (_entity (_out ))))
      )
    )
    (instrint
      (_object
        (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1370 0 100 (_entity (_out ))))
        (_port (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~1372 0 101 (_entity (_out ))))
        (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~1374 0 102 (_entity (_out ))))
        (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1376 0 103 (_entity (_out ))))
        (_port (_internal Instr ~std_logic_vector{15~downto~0}~13 0 104 (_entity (_in ))))
      )
    )
  )
  (_instantiation XLXI_1 0 120 (_component alu )
    (_port
      ((A(d_63_0))(EX_A_DUMMY(d_63_0)))
      ((ALU_Op(d_3_0))(EX_ALUOp_DUMMY(d_3_0)))
      ((Rs2(d_3_0))(ShftAmnt(d_3_0)))
      ((ALUOut(d_63_0))(ALUOut_DUMMY(d_63_0)))
      ((B(d_63_0))(EX_B_DUMMY(d_63_0)))
    )
    (_use (_entity . alu)
      (_port
        ((A)(A))
        ((B)(B))
        ((ALU_Op)(ALU_Op))
        ((Rs2)(Rs2))
        ((ALUOut)(ALUOut))
      )
    )
  )
  (_instantiation XLXI_2 0 127 (_component control )
    (_port
      ((OpCode(d_3_0))(OpCode_DUMMY(d_3_0)))
      ((WB)(ID_WB_DUMMY))
      ((ASrc)(ASrc))
    )
    (_use (_entity . control)
      (_port
        ((OpCode)(OpCode))
        ((ASrc)(ASrc))
        ((WB)(WB))
      )
    )
  )
  (_instantiation XLXI_3 0 132 (_component mux64_2x1 )
    (_port
      ((sel)(ASrc))
      ((in1(d_63_0))(Data_In(d_63_0)))
      ((in0(d_63_0))(RD_Data1(d_63_0)))
      ((y(d_63_0))(ASource_DUMMY(d_63_0)))
    )
    (_use (_entity . mux64_2x1)
      (_port
        ((in1)(in1))
        ((in0)(in0))
        ((sel)(sel))
        ((y)(y))
      )
    )
  )
  (_instantiation XLXI_4 0 138 (_component pipereg_idex )
    (_port
      ((ID_WB)(ID_WB_DUMMY))
      ((ID_ALUOp(d_3_0))(OpCode_DUMMY(d_3_0)))
      ((ID_A(d_63_0))(ASource_DUMMY(d_63_0)))
      ((ID_B(d_63_0))(RD_Data2_DUMMY(d_63_0)))
      ((ID_WB_Reg(d_3_0))(WR_Reg_DUMMY(d_3_0)))
      ((EX_WB)(RegWrite_DUMMY))
      ((EX_ALUOp(d_3_0))(EX_ALUOp_DUMMY(d_3_0)))
      ((EX_A(d_63_0))(EX_A_DUMMY(d_63_0)))
      ((EX_B(d_63_0))(EX_B_DUMMY(d_63_0)))
      ((ID_RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0)))
      ((EX_RD_Reg2(d_3_0))(ShftAmnt(d_3_0)))
      ((EX_WB_Reg(d_3_0))(WB_Reg_DUMMY(d_3_0)))
      ((clk)(clk))
    )
  )
  (_instantiation XLXI_5 0 153 (_component registerfile )
    (_port
      ((RegWrite)(RegWrite_DUMMY))
      ((clk)(clk))
      ((RD_Reg1(d_3_0))(RD_Reg1(d_3_0)))
      ((RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0)))
      ((WR_Reg(d_3_0))(WB_Reg_DUMMY(d_3_0)))
      ((WR_Data(d_63_0))(ALUOut_DUMMY(d_63_0)))
      ((RD_Data2(d_63_0))(RD_Data2_DUMMY(d_63_0)))
      ((RD_Data1(d_63_0))(RD_Data1(d_63_0)))
    )
  )
  (_instantiation XLXI_6 0 163 (_component instrint )
    (_port
      ((OpCode(d_3_0))(OpCode_DUMMY(d_3_0)))
      ((RD_Reg1(d_3_0))(RD_Reg1(d_3_0)))
      ((RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0)))
      ((WR_Reg(d_3_0))(WR_Reg_DUMMY(d_3_0)))
      ((Instr(d_15_0))(Instr(d_15_0)))
    )
    (_use (_entity . instrint)
      (_port
        ((Instr)(Instr))
        ((OpCode)(OpCode))
        ((RD_Reg1)(RD_Reg1))
        ((RD_Reg2)(RD_Reg2))
        ((WR_Reg)(WR_Reg))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Data_In ~std_logic_vector{63~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Instr ~std_logic_vector{15~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~122 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ASource ~std_logic_vector{63~downto~0}~124 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal EX_A ~std_logic_vector{63~downto~0}~126 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal EX_B ~std_logic_vector{63~downto~0}~128 0 23 (_entity (_out ))))
    (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1210 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~1212 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~1214 0 27 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal WB_Reg ~std_logic_vector{3~downto~0}~1216 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1218 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1218 0 30 (_entity (_out ))))
    (_signal (_internal ASrc ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal RD_Data1 ~std_logic_vector{63~downto~0}~13 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal ShftAmnt ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal ID_WB_DUMMY ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal WB_Reg_DUMMY ~std_logic_vector{3~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal EX_A_DUMMY ~std_logic_vector{63~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal EX_B_DUMMY ~std_logic_vector{63~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal RegWrite_DUMMY ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal OpCode_DUMMY ~std_logic_vector{3~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal EX_ALUOp_DUMMY ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal RD_Reg2_DUMMY ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal ALUOut_DUMMY ~std_logic_vector{63~downto~0}~13 0 46 (_architecture (_uni ))))
    (_signal (_internal RD_Data2_DUMMY ~std_logic_vector{63~downto~0}~13 0 47 (_architecture (_uni ))))
    (_signal (_internal ASource_DUMMY ~std_logic_vector{63~downto~0}~13 0 48 (_architecture (_uni ))))
    (_signal (_internal WR_Reg_DUMMY ~std_logic_vector{3~downto~0}~13 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1348 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1350 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1364 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1366 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1368 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1377 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1378 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1379 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1380 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1381 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1382 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1383 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1384 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1385 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1386 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1387 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1388 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1389 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1390 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1391 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1392 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1393 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1394 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1395 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1396 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1397 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1398 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1399 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13100 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13101 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13102 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13103 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13104 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13105 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13106 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13107 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13108 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13109 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13110 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13111 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13112 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13113 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13114 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13115 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13116 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13117 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13118 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13119 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13120 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13121 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13122 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13123 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13124 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13125 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13126 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13127 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13128 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13129 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13130 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13131 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13132 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13133 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13134 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13135 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13136 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13137 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13138 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13139 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13140 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13141 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13142 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13143 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13144 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~0}~13 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~0}~13145 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13146 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13147 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13148 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13149 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13150 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13151 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13152 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13153 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__108(_architecture 0 0 108 (_assignment (_simple)(_alias((ALUOut(d_63_0))(ALUOut_DUMMY(d_63_0))))(_target(3(d_63_0)))(_sensitivity(27(d_63_0))))))
      (line__109(_architecture 1 0 109 (_assignment (_simple)(_alias((ASource(d_63_0))(ASource_DUMMY(d_63_0))))(_target(4(d_63_0)))(_sensitivity(29(d_63_0))))))
      (line__110(_architecture 2 0 110 (_assignment (_simple)(_alias((EX_A(d_63_0))(EX_A_DUMMY(d_63_0))))(_target(5(d_63_0)))(_sensitivity(21(d_63_0))))))
      (line__111(_architecture 3 0 111 (_assignment (_simple)(_alias((EX_ALUOp(d_3_0))(EX_ALUOp_DUMMY(d_3_0))))(_target(6(d_3_0)))(_sensitivity(25(d_3_0))))))
      (line__112(_architecture 4 0 112 (_assignment (_simple)(_alias((EX_B(d_63_0))(EX_B_DUMMY(d_63_0))))(_target(7(d_63_0)))(_sensitivity(22(d_63_0))))))
      (line__113(_architecture 5 0 113 (_assignment (_simple)(_alias((ID_WB)(ID_WB_DUMMY)))(_target(8))(_sensitivity(19)))))
      (line__114(_architecture 6 0 114 (_assignment (_simple)(_alias((OpCode(d_3_0))(OpCode_DUMMY(d_3_0))))(_target(9(d_3_0)))(_sensitivity(24(d_3_0))))))
      (line__115(_architecture 7 0 115 (_assignment (_simple)(_alias((RD_Data2(d_63_0))(RD_Data2_DUMMY(d_63_0))))(_target(10(d_63_0)))(_sensitivity(28(d_63_0))))))
      (line__116(_architecture 8 0 116 (_assignment (_simple)(_alias((RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0))))(_target(11(d_3_0)))(_sensitivity(26(d_3_0))))))
      (line__117(_architecture 9 0 117 (_assignment (_simple)(_alias((RegWrite)(RegWrite_DUMMY)))(_target(12))(_sensitivity(23)))))
      (line__118(_architecture 10 0 118 (_assignment (_simple)(_alias((WB_Reg(d_3_0))(WB_Reg_DUMMY(d_3_0))))(_target(13(d_3_0)))(_sensitivity(20(d_3_0))))))
      (line__119(_architecture 11 0 119 (_assignment (_simple)(_alias((WR_Reg(d_3_0))(WR_Reg_DUMMY(d_3_0))))(_target(14(d_3_0)))(_sensitivity(30(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHAVIORAL 12 -1
  )
)
I 000051 55 13604         1197162251688 behavioral
(_unit VHDL (mmx_lite_mmx_lite_sch_tb 0 17 (behavioral 0 20 ))
  (_version v35)
  (_time 1197162251687 2007.12.08 20:04:11)
  (_source (\./src/mmx_lite_tb.vhd\))
  (_use (std(standard))(std(textio))(ieee(std_logic_textio))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162251594)
    (_use )
  )
  (_component
    (MMX_Lite
      (_object
        (_port (_internal Data_In ~std_logic_vector{63~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal ASource ~std_logic_vector{63~downto~0}~132 0 24 (_entity (_out ))))
        (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~134 0 26 (_entity (_out ))))
        (_port (_internal WB_Reg ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
        (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~136 0 28 (_entity (_out ))))
        (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_out ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal EX_A ~std_logic_vector{63~downto~0}~1310 0 31 (_entity (_out ))))
        (_port (_internal EX_B ~std_logic_vector{63~downto~0}~1312 0 32 (_entity (_out ))))
        (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~1314 0 33 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1316 0 35 (_entity (_out ))))
        (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1318 0 36 (_entity (_out ))))
        (_port (_internal Instr ~std_logic_vector{15~downto~0}~13 0 37 (_entity (_in ))))
      )
    )
  )
  (_instantiation UUT 0 119 (_component MMX_Lite )
    (_port
      ((Data_In)(Data_In))
      ((ASource)(ID_A))
      ((ID_WB)(ID_Write))
      ((RD_Data2)(ID_B))
      ((WB_Reg)(EX_Rd))
      ((ALUOut)(EX_ALUOut))
      ((RD_Reg2)(ID_Rs2))
      ((RegWrite)(EX_Write))
      ((EX_A)(EX_A))
      ((EX_B)(EX_B))
      ((EX_ALUOp)(EX_Op))
      ((clk)(clk))
      ((WR_Reg)(ID_RD))
      ((OpCode)(ID_OP))
      ((Instr)(Instr))
    )
    (_use (_entity . mmx_lite)
      (_port
        ((clk)(clk))
        ((Data_In)(Data_In))
        ((Instr)(Instr))
        ((ALUOut)(ALUOut))
        ((ASource)(ASource))
        ((EX_A)(EX_A))
        ((EX_ALUOp)(EX_ALUOp))
        ((EX_B)(EX_B))
        ((ID_WB)(ID_WB))
        ((OpCode)(OpCode))
        ((RD_Data2)(RD_Data2))
        ((RD_Reg2)(RD_Reg2))
        ((RegWrite)(RegWrite))
        ((WB_Reg)(WB_Reg))
        ((WR_Reg)(WR_Reg))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal Data_In ~std_logic_vector{63~downto~0}~1320 0 40 (_architecture (_uni ))))
    (_signal (_internal ID_A ~std_logic_vector{63~downto~0}~1320 0 41 (_architecture (_uni ))))
    (_signal (_internal ID_Write ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal ID_B ~std_logic_vector{63~downto~0}~1320 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal EX_Rd ~std_logic_vector{3~downto~0}~1322 0 44 (_architecture (_uni ))))
    (_signal (_internal EX_ALUOut ~std_logic_vector{63~downto~0}~1320 0 45 (_architecture (_uni ))))
    (_signal (_internal ID_Rs2 ~std_logic_vector{3~downto~0}~1322 0 46 (_architecture (_uni ))))
    (_signal (_internal EX_Write ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal EX_A ~std_logic_vector{63~downto~0}~1320 0 48 (_architecture (_uni ))))
    (_signal (_internal EX_B ~std_logic_vector{63~downto~0}~1320 0 49 (_architecture (_uni ))))
    (_signal (_internal EX_Op ~std_logic_vector{3~downto~0}~1322 0 50 (_architecture (_uni ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal ID_RD ~std_logic_vector{3~downto~0}~1322 0 52 (_architecture (_uni ))))
    (_signal (_internal ID_OP ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Instr ~std_logic_vector{15~downto~0}~1324 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal test_vector 0 57 (_record (Data_In ~std_logic_vector{63~downto~0}~1326 )(Instr ~std_logic_vector{15~downto~0}~1328 ))))
    (_type (_internal test_vector_array 0 62 (_array test_vector ((_uto (i 0)(i 2147483647))))))
    (_type (_internal ~test_vector_array~13 0 64 (_array test_vector ((_to (i 0)(i 15))))))
    (_constant (_internal test_vectors ~test_vector_array~13 0 64 (_architecture (_code 1))))
    (_variable (_internal output_line ~extstd.textio.LINE 0 140 (_process 0 )))
    (_process
      (tb(_architecture 0 0 139 (_process (_wait_for)(_target(0)(11)(14))(_read(1)(3)(4)(5)(6)(7)(8)(9)(10)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external WRITE (std textio 22))
      (_external WRITE (std textio 24))
      (_external WRITELINE (std textio 17))
      (_external WRITE (ieee std_logic_textio 8))
      (_external HWRITE (ieee std_logic_textio 14))
      (_external WRITE (ieee std_logic_textio 4))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extstd.textio.SIDE (std textio SIDE)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extstd.textio.WIDTH (std textio WIDTH)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_file (_external std.textio.output(std textio 1)))
  )
  (_static
    (32 67 101 108 108 45 76 105 116 101 )
    (32 32 32 32 32 32 73 68 38 82 100 32 32 32 32 32 111 112 58 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (78 79 80 32 32 32 32 32 )
    (108 118 32 32 32 )
    (97 110 100 32 32 32 )
    (111 114 32 32 32 32 )
    (120 111 114 32 32 32 32 )
    (114 111 116 105 32 32 32 )
    (114 111 116 104 105 32 )
    (115 108 104 108 104 105 32 )
    (97 32 32 )
    (115 102 119 32 32 )
    (97 104 32 32 )
    (115 102 104 32 32 )
    (97 104 115 32 )
    (115 102 104 115 32 )
    (109 112 121 117 )
    (97 98 115 100 98 32 32 32 )
    (32 32 32 32 114 100 58 )
    (32 32 32 32 100 97 116 97 95 111 112 49 58 )
    (32 32 32 32 114 115 50 58 )
    (32 32 32 32 100 97 116 97 95 111 112 50 58 )
    (32 32 32 32 32 32 69 88 38 87 66 32 32 32 32 32 111 112 58 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (78 79 80 32 32 32 32 32 )
    (108 118 32 32 32 )
    (97 110 100 32 32 32 )
    (111 114 32 32 32 32 )
    (120 111 114 32 32 32 32 )
    (114 111 116 105 32 32 32 )
    (114 111 116 104 105 32 )
    (115 108 104 108 104 105 32 )
    (97 32 32 )
    (115 102 119 32 32 )
    (97 104 32 32 )
    (115 102 104 32 32 )
    (97 104 115 32 )
    (115 102 104 115 32 )
    (109 112 121 117 )
    (97 98 115 100 98 32 32 32 )
    (32 32 32 32 119 114 101 103 58 )
    (32 32 32 32 119 100 97 116 97 58 )
    (32 32 32 32 100 97 116 97 95 111 112 49 58 )
    (32 32 32 32 100 97 116 97 95 111 112 50 58 )
    (32 32 32 32 119 114 105 116 101 58 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 2 3 3 2 2 3 3 2 2 2 3 2 2 2 3 2 2 3 2 2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 3 2 3 3 3 3 3 3 3 2 3 2 2 2 2 3 2 3 2 3 2 3 3 2 2 2 2 2 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 2 2 3 2 2 2 3 3 3 3 3 3 2 2 3 3 3 3 3 2 3 3 3 2 2 3 3 3 3 2 2 3 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 3 2 2 2 3 2 2 2 3 2 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 3 2 2 2 2 2 2 3 2 3 3 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 2 2 2 2 3 3 3 3 3 3 3 3 3 3 2 2 2 3 2 3 2 3 3 2 2 3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 2 3 2 3 3 2 2 3 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 3 2 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 3 3 3 2 3 2 2 2 2 2 3 3 2 3 )
    (3 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
I 000049 55 4862          1197162251968 dataflow
(_unit VHDL (pipereg_idex 0 14 (dataflow 0 30 ))
  (_version v35)
  (_time 1197162251968 2007.12.08 20:04:11)
  (_source (\./src/pipereg_idex.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162251910)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ALUOp ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ID_A ~std_logic_vector{63~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ID_B ~std_logic_vector{63~downto~0}~122 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_WB_Reg ~std_logic_vector{3~downto~0}~124 0 18 (_entity (_in ))))
    (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_RD_Reg2 ~std_logic_vector{3~downto~0}~126 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~128 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal EX_A ~std_logic_vector{63~downto~0}~1210 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1212 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal EX_B ~std_logic_vector{63~downto~0}~1212 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal EX_WB_Reg ~std_logic_vector{3~downto~0}~1214 0 24 (_entity (_out ))))
    (_port (_internal EX_WB ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal EX_RD_Reg2 ~std_logic_vector{3~downto~0}~1216 0 26 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALUOp ~std_logic_vector{3~downto~0}~13 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal A ~std_logic_vector{63~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal B ~std_logic_vector{63~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal WB_Reg ~std_logic_vector{3~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal WB ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_process
      (write(_architecture 0 0 37 (_process (_simple)(_target(13)(14)(15)(16)(17)(18))(_sensitivity(12))(_read(5)(2)(3)(4)(1)(0)))))
      (line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((EX_ALUOp)(ALUOp)))(_target(6))(_sensitivity(13)))))
      (line__50(_architecture 2 0 50 (_assignment (_simple)(_alias((EX_A)(A)))(_target(7))(_sensitivity(14)))))
      (line__51(_architecture 3 0 51 (_assignment (_simple)(_alias((EX_B)(B)))(_target(8))(_sensitivity(15)))))
      (line__52(_architecture 4 0 52 (_assignment (_simple)(_alias((EX_WB_Reg)(WB_Reg)))(_target(9))(_sensitivity(16)))))
      (line__53(_architecture 5 0 53 (_assignment (_simple)(_alias((EX_WB)(WB)))(_target(10))(_sensitivity(18)))))
      (line__54(_architecture 6 0 54 (_assignment (_simple)(_alias((EX_RD_Reg2)(RD_Reg2)))(_target(11))(_sensitivity(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataflow 7 -1
  )
)
I 000049 55 2851          1197162252172 dataflow
(_unit VHDL (registerfile 0 15 (dataflow 0 26 ))
  (_version v35)
  (_time 1197162252171 2007.12.08 20:04:12)
  (_source (\./src/registerfile.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162252129)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~122 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~124 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal WR_Data ~std_logic_vector{63~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal RD_Data1 ~std_logic_vector{63~downto~0}~126 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~128 0 21 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal regf 0 27 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal regfile regf 0 28 (_architecture (_uni ))))
    (_process
      (read(_architecture 0 0 32 (_process (_simple)(_target(5)(4))(_sensitivity(0)(3)(2)(1))(_read(8)(6)))))
      (write(_architecture 1 0 48 (_process (_simple)(_target(8))(_sensitivity(7))(_read(3)(6)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (8)
  )
  (_model . dataflow 2 -1
  )
)
I 000050 55 12626         1197162252454 structure
(_unit VHDL (alu_arth 0 14 (structure 0 21 ))
  (_version v35)
  (_time 1197162252453 2007.12.08 20:04:12)
  (_source (\./src/alu_arth.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248332)
    (_use )
  )
  (_component
    (alu_arth_cntrl
      (_object
        (_port (_internal alu_arth_op ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal sub ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal sat ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
        (_port (_internal as_cmp ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (xor_64
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1324 0 73 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1326 0 75 (_entity (_out ))))
      )
    )
    (alu_arth_cmpr
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~13 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~136 0 33 (_entity (_in ))))
        (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{63~downto~0}~138 0 35 (_entity (_out ))))
      )
    )
    (alu_arth_smadd16
      (_object
        (_port (_internal A ~std_logic_vector{15~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{15~downto~0}~1314 0 52 (_entity (_in ))))
        (_port (_internal c_in ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{15~downto~0}~1316 0 54 (_entity (_out ))))
        (_port (_internal c_out ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
      )
    )
    (mux1_2x1
      (_object
        (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
    (alu_arth_sat
      (_object
        (_port (_internal c_out3 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal c_out2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal c_out1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c_out0 ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal sat_en ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal sub ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal r_in ~std_logic_vector{63~downto~0}~1310 0 46 (_entity (_in ))))
        (_port (_internal r_out ~std_logic_vector{63~downto~0}~1312 0 47 (_entity (_out ))))
      )
    )
    (mux64_2x1
      (_object
        (_port (_internal in1 ~std_logic_vector{63~downto~0}~1318 0 66 (_entity (_in ))))
        (_port (_internal in0 ~std_logic_vector{63~downto~0}~1320 0 67 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1322 0 69 (_entity (_out ))))
      )
    )
  )
  (_instantiation u1 0 84 (_component alu_arth_cntrl )
    (_port
      ((alu_arth_op)(arth_op))
      ((sub)(sub))
      ((sat)(sat))
      ((sel16_32)(sel16_32))
      ((as_cmp)(as_cmp))
    )
    (_use (_entity . alu_arth_cntrl)
    )
  )
  (_instantiation u2 0 90 (_component xor_64 )
    (_port
      ((A)(B))
      ((B)(sub))
      ((y)(b_postxor))
    )
    (_use (_entity . xor_64)
    )
  )
  (_instantiation u3 0 94 (_component alu_arth_cmpr )
    (_port
      ((A)(A))
      ((B)(B))
      ((sel16_32)(sel16_32))
      ((R)(r_postcmpr))
    )
    (_use (_entity . alu_arth_cmpr)
    )
  )
  (_instantiation u4 0 99 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_15_0)))
      ((B)(b_postxor(d_15_0)))
      ((c_in)(sub))
      ((R)(r_presat(d_15_0)))
      ((c_out)(c0out))
    )
    (_use (_entity . alu_arth_smadd16)
    )
  )
  (_instantiation u5 0 105 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_31_16)))
      ((B)(b_postxor(d_31_16)))
      ((c_in)(c1in))
      ((R)(r_presat(d_31_16)))
      ((c_out)(c1out))
    )
    (_use (_entity . alu_arth_smadd16)
    )
  )
  (_instantiation u6 0 111 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_47_32)))
      ((B)(b_postxor(d_47_32)))
      ((c_in)(sub))
      ((R)(r_presat(d_47_32)))
      ((c_out)(c2out))
    )
    (_use (_entity . alu_arth_smadd16)
    )
  )
  (_instantiation u7 0 117 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_63_48)))
      ((B)(b_postxor(d_63_48)))
      ((c_in)(c3in))
      ((R)(r_presat(d_63_48)))
      ((c_out)(c3out))
    )
    (_use (_entity . alu_arth_smadd16)
    )
  )
  (_instantiation u8 0 123 (_component mux1_2x1 )
    (_port
      ((in1)(c0out))
      ((in0)(sub))
      ((sel)(sel16_32))
      ((y)(c1in))
    )
    (_use (_entity . mux1_2x1)
    )
  )
  (_instantiation u9 0 128 (_component mux1_2x1 )
    (_port
      ((in1)(c2out))
      ((in0)(sub))
      ((sel)(sel16_32))
      ((y)(c3in))
    )
    (_use (_entity . mux1_2x1)
    )
  )
  (_instantiation u10 0 133 (_component alu_arth_sat )
    (_port
      ((c_out3)(c3out))
      ((c_out2)(c2out))
      ((c_out1)(c1out))
      ((c_out0)(c0out))
      ((sel16_32)(sel16_32))
      ((sat_en)(sat))
      ((sub)(sub))
      ((r_in)(r_presat))
      ((r_out)(r_postsat))
    )
    (_use (_entity . alu_arth_sat)
    )
  )
  (_instantiation u11 0 143 (_component mux64_2x1 )
    (_port
      ((in1)(r_postcmpr))
      ((in0)(r_postsat))
      ((sel)(as_cmp))
      ((y)(R))
    )
    (_use (_entity . mux64_2x1)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal arth_op ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal R ~std_logic_vector{63~downto~0}~124 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal r_presat ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal r_postsat ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal r_postcmpr ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal b_postxor ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal sub ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal sat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal as_cmp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal c1in ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c3in ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c0out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c1out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c2out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c3out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1329 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1330 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1331 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1332 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1333 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1334 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1335 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1336 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 6192          1197162252501 Structure
(_unit VHDL (alu 0 14 (structure 0 22 ))
  (_version v35)
  (_time 1197162252500 2007.12.08 20:04:12)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248251)
    (_use )
  )
  (_component
    (alu_logshift
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~138 0 26 (_entity (_in ))))
        (_port (_internal shftamnt ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal logshift_op ~std_logic_vector{2~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{63~downto~0}~1310 0 29 (_entity (_out ))))
      )
    )
    (alu_arth
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal arth_op ~std_logic_vector{3~downto~0}~1316 0 35 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{63~downto~0}~1318 0 36 (_entity (_out ))))
      )
    )
    (mux64_2x1_2
      (_object
        (_port (_internal in1 ~std_logic_vector{63~downto~0}~1320 0 40 (_entity (_in ))))
        (_port (_internal in0 ~std_logic_vector{63~downto~0}~1322 0 41 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1324 0 42 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1326 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation u1 0 50 (_component alu_logshift )
    (_port
      ((A)(A))
      ((B)(B))
      ((shftamnt)(B(d_3_0)))
      ((logshift_op)(ALU_Op(d_2_0)))
      ((R)(LogShift_Out))
    )
    (_use (_entity . alu_logshift)
    )
  )
  (_instantiation u2 0 56 (_component alu_arth )
    (_port
      ((A)(A))
      ((B)(B))
      ((arth_op)(ALU_Op))
      ((R)(Arth_Out))
    )
    (_use (_entity . alu_arth)
    )
  )
  (_instantiation u3 0 61 (_component mux64_2x1_2 )
    (_port
      ((in1)(Arth_Out))
      ((in0)(LogShift_Out))
      ((sel)(ALU_Op(d_3_0)))
      ((y)(ALUOut))
    )
    (_use (_entity . mux64_2x1_2)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALU_Op ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Rs2 ~std_logic_vector{3~downto~0}~124 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~126 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal Arth_Out ~std_logic_vector{63~downto~0}~1328 0 46 (_architecture (_uni ))))
    (_signal (_internal LogShift_Out ~std_logic_vector{63~downto~0}~1328 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 29523         1197162252563 BEHAVIORAL
(_unit VHDL (mmx_lite 0 15 (behavioral 0 33 ))
  (_version v35)
  (_time 1197162252562 2007.12.08 20:04:12)
  (_source (\./src/mmx_lite.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162251332)
    (_use )
  )
  (_component
    (alu
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1320 0 52 (_entity (_in ))))
        (_port (_internal ALU_Op ~std_logic_vector{3~downto~0}~1322 0 53 (_entity (_in ))))
        (_port (_internal Rs2 ~std_logic_vector{3~downto~0}~1324 0 54 (_entity (_in ))))
        (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~1326 0 55 (_entity (_out ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1328 0 56 (_entity (_in ))))
      )
    )
    (control
      (_object
        (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1330 0 60 (_entity (_in ))))
        (_port (_internal WB ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ASrc ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
    (mux64_2x1
      (_object
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal in1 ~std_logic_vector{63~downto~0}~1332 0 67 (_entity (_in ))))
        (_port (_internal in0 ~std_logic_vector{63~downto~0}~1334 0 68 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1336 0 69 (_entity (_out ))))
      )
    )
    (pipereg_idex
      (_object
        (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal ID_ALUOp ~std_logic_vector{3~downto~0}~1338 0 74 (_entity (_in ))))
        (_port (_internal ID_A ~std_logic_vector{63~downto~0}~1340 0 75 (_entity (_in ))))
        (_port (_internal ID_B ~std_logic_vector{63~downto~0}~1342 0 76 (_entity (_in ))))
        (_port (_internal ID_WB_Reg ~std_logic_vector{3~downto~0}~1344 0 77 (_entity (_in ))))
        (_port (_internal EX_WB ~extieee.std_logic_1164.std_logic 0 78 (_entity (_out ))))
        (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~1346 0 79 (_entity (_out ))))
        (_port (_internal EX_A ~std_logic_vector{63~downto~0}~1348 0 80 (_entity (_out ))))
        (_port (_internal EX_B ~std_logic_vector{63~downto~0}~1350 0 81 (_entity (_out ))))
        (_port (_internal ID_RD_Reg2 ~std_logic_vector{3~downto~0}~1352 0 82 (_entity (_in ))))
        (_port (_internal EX_RD_Reg2 ~std_logic_vector{3~downto~0}~1354 0 83 (_entity (_out ))))
        (_port (_internal EX_WB_Reg ~std_logic_vector{3~downto~0}~1356 0 84 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
      )
    )
    (registerfile
      (_object
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~1358 0 91 (_entity (_in ))))
        (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~1360 0 92 (_entity (_in ))))
        (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1362 0 93 (_entity (_in ))))
        (_port (_internal WR_Data ~std_logic_vector{63~downto~0}~1364 0 94 (_entity (_in ))))
        (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~1366 0 95 (_entity (_out ))))
        (_port (_internal RD_Data1 ~std_logic_vector{63~downto~0}~1368 0 96 (_entity (_out ))))
      )
    )
    (instrint
      (_object
        (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1370 0 100 (_entity (_out ))))
        (_port (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~1372 0 101 (_entity (_out ))))
        (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~1374 0 102 (_entity (_out ))))
        (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1376 0 103 (_entity (_out ))))
        (_port (_internal Instr ~std_logic_vector{15~downto~0}~13 0 104 (_entity (_in ))))
      )
    )
  )
  (_instantiation XLXI_1 0 120 (_component alu )
    (_port
      ((A(d_63_0))(EX_A_DUMMY(d_63_0)))
      ((ALU_Op(d_3_0))(EX_ALUOp_DUMMY(d_3_0)))
      ((Rs2(d_3_0))(ShftAmnt(d_3_0)))
      ((ALUOut(d_63_0))(ALUOut_DUMMY(d_63_0)))
      ((B(d_63_0))(EX_B_DUMMY(d_63_0)))
    )
    (_use (_entity . alu)
      (_port
        ((A)(A))
        ((B)(B))
        ((ALU_Op)(ALU_Op))
        ((Rs2)(Rs2))
        ((ALUOut)(ALUOut))
      )
    )
  )
  (_instantiation XLXI_2 0 127 (_component control )
    (_port
      ((OpCode(d_3_0))(OpCode_DUMMY(d_3_0)))
      ((WB)(ID_WB_DUMMY))
      ((ASrc)(ASrc))
    )
    (_use (_entity . control)
      (_port
        ((OpCode)(OpCode))
        ((ASrc)(ASrc))
        ((WB)(WB))
      )
    )
  )
  (_instantiation XLXI_3 0 132 (_component mux64_2x1 )
    (_port
      ((sel)(ASrc))
      ((in1(d_63_0))(Data_In(d_63_0)))
      ((in0(d_63_0))(RD_Data1(d_63_0)))
      ((y(d_63_0))(ASource_DUMMY(d_63_0)))
    )
    (_use (_entity . mux64_2x1)
      (_port
        ((in1)(in1))
        ((in0)(in0))
        ((sel)(sel))
        ((y)(y))
      )
    )
  )
  (_instantiation XLXI_4 0 138 (_component pipereg_idex )
    (_port
      ((ID_WB)(ID_WB_DUMMY))
      ((ID_ALUOp(d_3_0))(OpCode_DUMMY(d_3_0)))
      ((ID_A(d_63_0))(ASource_DUMMY(d_63_0)))
      ((ID_B(d_63_0))(RD_Data2_DUMMY(d_63_0)))
      ((ID_WB_Reg(d_3_0))(WR_Reg_DUMMY(d_3_0)))
      ((EX_WB)(RegWrite_DUMMY))
      ((EX_ALUOp(d_3_0))(EX_ALUOp_DUMMY(d_3_0)))
      ((EX_A(d_63_0))(EX_A_DUMMY(d_63_0)))
      ((EX_B(d_63_0))(EX_B_DUMMY(d_63_0)))
      ((ID_RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0)))
      ((EX_RD_Reg2(d_3_0))(ShftAmnt(d_3_0)))
      ((EX_WB_Reg(d_3_0))(WB_Reg_DUMMY(d_3_0)))
      ((clk)(clk))
    )
    (_use (_entity . pipereg_idex)
      (_port
        ((ID_ALUOp)(ID_ALUOp))
        ((ID_A)(ID_A))
        ((ID_B)(ID_B))
        ((ID_WB_Reg)(ID_WB_Reg))
        ((ID_WB)(ID_WB))
        ((ID_RD_Reg2)(ID_RD_Reg2))
        ((EX_ALUOp)(EX_ALUOp))
        ((EX_A)(EX_A))
        ((EX_B)(EX_B))
        ((EX_WB_Reg)(EX_WB_Reg))
        ((EX_WB)(EX_WB))
        ((EX_RD_Reg2)(EX_RD_Reg2))
        ((clk)(clk))
      )
    )
  )
  (_instantiation XLXI_5 0 153 (_component registerfile )
    (_port
      ((RegWrite)(RegWrite_DUMMY))
      ((clk)(clk))
      ((RD_Reg1(d_3_0))(RD_Reg1(d_3_0)))
      ((RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0)))
      ((WR_Reg(d_3_0))(WB_Reg_DUMMY(d_3_0)))
      ((WR_Data(d_63_0))(ALUOut_DUMMY(d_63_0)))
      ((RD_Data2(d_63_0))(RD_Data2_DUMMY(d_63_0)))
      ((RD_Data1(d_63_0))(RD_Data1(d_63_0)))
    )
    (_use (_entity . registerfile)
      (_port
        ((RD_Reg1)(RD_Reg1))
        ((RD_Reg2)(RD_Reg2))
        ((WR_Reg)(WR_Reg))
        ((WR_Data)(WR_Data))
        ((RD_Data1)(RD_Data1))
        ((RD_Data2)(RD_Data2))
        ((RegWrite)(RegWrite))
        ((clk)(clk))
      )
    )
  )
  (_instantiation XLXI_6 0 163 (_component instrint )
    (_port
      ((OpCode(d_3_0))(OpCode_DUMMY(d_3_0)))
      ((RD_Reg1(d_3_0))(RD_Reg1(d_3_0)))
      ((RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0)))
      ((WR_Reg(d_3_0))(WR_Reg_DUMMY(d_3_0)))
      ((Instr(d_15_0))(Instr(d_15_0)))
    )
    (_use (_entity . instrint)
      (_port
        ((Instr)(Instr))
        ((OpCode)(OpCode))
        ((RD_Reg1)(RD_Reg1))
        ((RD_Reg2)(RD_Reg2))
        ((WR_Reg)(WR_Reg))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Data_In ~std_logic_vector{63~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Instr ~std_logic_vector{15~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~122 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ASource ~std_logic_vector{63~downto~0}~124 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal EX_A ~std_logic_vector{63~downto~0}~126 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal EX_B ~std_logic_vector{63~downto~0}~128 0 23 (_entity (_out ))))
    (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1210 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~1212 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~1214 0 27 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal WB_Reg ~std_logic_vector{3~downto~0}~1216 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1218 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1218 0 30 (_entity (_out ))))
    (_signal (_internal ASrc ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal RD_Data1 ~std_logic_vector{63~downto~0}~13 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal ShftAmnt ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal ID_WB_DUMMY ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal WB_Reg_DUMMY ~std_logic_vector{3~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal EX_A_DUMMY ~std_logic_vector{63~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal EX_B_DUMMY ~std_logic_vector{63~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal RegWrite_DUMMY ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal OpCode_DUMMY ~std_logic_vector{3~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal EX_ALUOp_DUMMY ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal RD_Reg2_DUMMY ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal ALUOut_DUMMY ~std_logic_vector{63~downto~0}~13 0 46 (_architecture (_uni ))))
    (_signal (_internal RD_Data2_DUMMY ~std_logic_vector{63~downto~0}~13 0 47 (_architecture (_uni ))))
    (_signal (_internal ASource_DUMMY ~std_logic_vector{63~downto~0}~13 0 48 (_architecture (_uni ))))
    (_signal (_internal WR_Reg_DUMMY ~std_logic_vector{3~downto~0}~13 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1348 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1350 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1364 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1366 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1368 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1377 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1378 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1379 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1380 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1381 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1382 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1383 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1384 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1385 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1386 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1387 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1388 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1389 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1390 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1391 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1392 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1393 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1394 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1395 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1396 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1397 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1398 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1399 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13100 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13101 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13102 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13103 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13104 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13105 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13106 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13107 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13108 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13109 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13110 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13111 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13112 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13113 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13114 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13115 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13116 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13117 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13118 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13119 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13120 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13121 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13122 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13123 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13124 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13125 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13126 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13127 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13128 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13129 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13130 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13131 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13132 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13133 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13134 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13135 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13136 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13137 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13138 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13139 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13140 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13141 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13142 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13143 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13144 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~0}~13 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~0}~13145 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13146 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13147 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13148 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13149 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13150 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13151 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13152 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13153 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__108(_architecture 0 0 108 (_assignment (_simple)(_alias((ALUOut(d_63_0))(ALUOut_DUMMY(d_63_0))))(_target(3(d_63_0)))(_sensitivity(27(d_63_0))))))
      (line__109(_architecture 1 0 109 (_assignment (_simple)(_alias((ASource(d_63_0))(ASource_DUMMY(d_63_0))))(_target(4(d_63_0)))(_sensitivity(29(d_63_0))))))
      (line__110(_architecture 2 0 110 (_assignment (_simple)(_alias((EX_A(d_63_0))(EX_A_DUMMY(d_63_0))))(_target(5(d_63_0)))(_sensitivity(21(d_63_0))))))
      (line__111(_architecture 3 0 111 (_assignment (_simple)(_alias((EX_ALUOp(d_3_0))(EX_ALUOp_DUMMY(d_3_0))))(_target(6(d_3_0)))(_sensitivity(25(d_3_0))))))
      (line__112(_architecture 4 0 112 (_assignment (_simple)(_alias((EX_B(d_63_0))(EX_B_DUMMY(d_63_0))))(_target(7(d_63_0)))(_sensitivity(22(d_63_0))))))
      (line__113(_architecture 5 0 113 (_assignment (_simple)(_alias((ID_WB)(ID_WB_DUMMY)))(_target(8))(_sensitivity(19)))))
      (line__114(_architecture 6 0 114 (_assignment (_simple)(_alias((OpCode(d_3_0))(OpCode_DUMMY(d_3_0))))(_target(9(d_3_0)))(_sensitivity(24(d_3_0))))))
      (line__115(_architecture 7 0 115 (_assignment (_simple)(_alias((RD_Data2(d_63_0))(RD_Data2_DUMMY(d_63_0))))(_target(10(d_63_0)))(_sensitivity(28(d_63_0))))))
      (line__116(_architecture 8 0 116 (_assignment (_simple)(_alias((RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0))))(_target(11(d_3_0)))(_sensitivity(26(d_3_0))))))
      (line__117(_architecture 9 0 117 (_assignment (_simple)(_alias((RegWrite)(RegWrite_DUMMY)))(_target(12))(_sensitivity(23)))))
      (line__118(_architecture 10 0 118 (_assignment (_simple)(_alias((WB_Reg(d_3_0))(WB_Reg_DUMMY(d_3_0))))(_target(13(d_3_0)))(_sensitivity(20(d_3_0))))))
      (line__119(_architecture 11 0 119 (_assignment (_simple)(_alias((WR_Reg(d_3_0))(WR_Reg_DUMMY(d_3_0))))(_target(14(d_3_0)))(_sensitivity(30(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHAVIORAL 12 -1
  )
)
I 000051 55 13604         1197162449563 behavioral
(_unit VHDL (mmx_lite_mmx_lite_sch_tb 0 17 (behavioral 0 20 ))
  (_version v35)
  (_time 1197162449562 2007.12.08 20:07:29)
  (_source (\./src/mmx_lite_tb.vhd\))
  (_use (std(standard))(std(textio))(ieee(std_logic_textio))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162251594)
    (_use )
  )
  (_component
    (MMX_Lite
      (_object
        (_port (_internal Data_In ~std_logic_vector{63~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal ASource ~std_logic_vector{63~downto~0}~132 0 24 (_entity (_out ))))
        (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~134 0 26 (_entity (_out ))))
        (_port (_internal WB_Reg ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
        (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~136 0 28 (_entity (_out ))))
        (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_out ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal EX_A ~std_logic_vector{63~downto~0}~1310 0 31 (_entity (_out ))))
        (_port (_internal EX_B ~std_logic_vector{63~downto~0}~1312 0 32 (_entity (_out ))))
        (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~1314 0 33 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1316 0 35 (_entity (_out ))))
        (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1318 0 36 (_entity (_out ))))
        (_port (_internal Instr ~std_logic_vector{15~downto~0}~13 0 37 (_entity (_in ))))
      )
    )
  )
  (_instantiation UUT 0 119 (_component MMX_Lite )
    (_port
      ((Data_In)(Data_In))
      ((ASource)(ID_A))
      ((ID_WB)(ID_Write))
      ((RD_Data2)(ID_B))
      ((WB_Reg)(EX_Rd))
      ((ALUOut)(EX_ALUOut))
      ((RD_Reg2)(ID_Rs2))
      ((RegWrite)(EX_Write))
      ((EX_A)(EX_A))
      ((EX_B)(EX_B))
      ((EX_ALUOp)(EX_Op))
      ((clk)(clk))
      ((WR_Reg)(ID_RD))
      ((OpCode)(ID_OP))
      ((Instr)(Instr))
    )
    (_use (_entity . mmx_lite)
      (_port
        ((clk)(clk))
        ((Data_In)(Data_In))
        ((Instr)(Instr))
        ((ALUOut)(ALUOut))
        ((ASource)(ASource))
        ((EX_A)(EX_A))
        ((EX_ALUOp)(EX_ALUOp))
        ((EX_B)(EX_B))
        ((ID_WB)(ID_WB))
        ((OpCode)(OpCode))
        ((RD_Data2)(RD_Data2))
        ((RD_Reg2)(RD_Reg2))
        ((RegWrite)(RegWrite))
        ((WB_Reg)(WB_Reg))
        ((WR_Reg)(WR_Reg))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal Data_In ~std_logic_vector{63~downto~0}~1320 0 40 (_architecture (_uni ))))
    (_signal (_internal ID_A ~std_logic_vector{63~downto~0}~1320 0 41 (_architecture (_uni ))))
    (_signal (_internal ID_Write ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal ID_B ~std_logic_vector{63~downto~0}~1320 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal EX_Rd ~std_logic_vector{3~downto~0}~1322 0 44 (_architecture (_uni ))))
    (_signal (_internal EX_ALUOut ~std_logic_vector{63~downto~0}~1320 0 45 (_architecture (_uni ))))
    (_signal (_internal ID_Rs2 ~std_logic_vector{3~downto~0}~1322 0 46 (_architecture (_uni ))))
    (_signal (_internal EX_Write ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal EX_A ~std_logic_vector{63~downto~0}~1320 0 48 (_architecture (_uni ))))
    (_signal (_internal EX_B ~std_logic_vector{63~downto~0}~1320 0 49 (_architecture (_uni ))))
    (_signal (_internal EX_Op ~std_logic_vector{3~downto~0}~1322 0 50 (_architecture (_uni ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal ID_RD ~std_logic_vector{3~downto~0}~1322 0 52 (_architecture (_uni ))))
    (_signal (_internal ID_OP ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Instr ~std_logic_vector{15~downto~0}~1324 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal test_vector 0 57 (_record (Data_In ~std_logic_vector{63~downto~0}~1326 )(Instr ~std_logic_vector{15~downto~0}~1328 ))))
    (_type (_internal test_vector_array 0 62 (_array test_vector ((_uto (i 0)(i 2147483647))))))
    (_type (_internal ~test_vector_array~13 0 64 (_array test_vector ((_to (i 0)(i 15))))))
    (_constant (_internal test_vectors ~test_vector_array~13 0 64 (_architecture (_code 1))))
    (_variable (_internal output_line ~extstd.textio.LINE 0 140 (_process 0 )))
    (_process
      (tb(_architecture 0 0 139 (_process (_wait_for)(_target(0)(11)(14))(_read(1)(3)(4)(5)(6)(7)(8)(9)(10)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external WRITE (std textio 22))
      (_external WRITE (std textio 24))
      (_external WRITELINE (std textio 17))
      (_external WRITE (ieee std_logic_textio 8))
      (_external HWRITE (ieee std_logic_textio 14))
      (_external WRITE (ieee std_logic_textio 4))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extstd.textio.SIDE (std textio SIDE)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extstd.textio.WIDTH (std textio WIDTH)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_file (_external std.textio.output(std textio 1)))
  )
  (_static
    (32 67 101 108 108 45 76 105 116 101 )
    (32 32 32 32 32 32 73 68 38 82 100 32 32 32 32 32 111 112 58 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (78 79 80 32 32 32 32 32 )
    (108 118 32 32 32 )
    (97 110 100 32 32 32 )
    (111 114 32 32 32 32 )
    (120 111 114 32 32 32 32 )
    (114 111 116 105 32 32 32 )
    (114 111 116 104 105 32 )
    (115 108 104 108 104 105 32 )
    (97 32 32 )
    (115 102 119 32 32 )
    (97 104 32 32 )
    (115 102 104 32 32 )
    (97 104 115 32 )
    (115 102 104 115 32 )
    (109 112 121 117 )
    (97 98 115 100 98 32 32 32 )
    (32 32 32 32 114 100 58 )
    (32 32 32 32 100 97 116 97 95 111 112 49 58 )
    (32 32 32 32 114 115 50 58 )
    (32 32 32 32 100 97 116 97 95 111 112 50 58 )
    (32 32 32 32 32 32 69 88 38 87 66 32 32 32 32 32 111 112 58 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (78 79 80 32 32 32 32 32 )
    (108 118 32 32 32 )
    (97 110 100 32 32 32 )
    (111 114 32 32 32 32 )
    (120 111 114 32 32 32 32 )
    (114 111 116 105 32 32 32 )
    (114 111 116 104 105 32 )
    (115 108 104 108 104 105 32 )
    (97 32 32 )
    (115 102 119 32 32 )
    (97 104 32 32 )
    (115 102 104 32 32 )
    (97 104 115 32 )
    (115 102 104 115 32 )
    (109 112 121 117 )
    (97 98 115 100 98 32 32 32 )
    (32 32 32 32 119 114 101 103 58 )
    (32 32 32 32 119 100 97 116 97 58 )
    (32 32 32 32 100 97 116 97 95 111 112 49 58 )
    (32 32 32 32 100 97 116 97 95 111 112 50 58 )
    (32 32 32 32 119 114 105 116 101 58 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 2 3 3 2 2 3 3 2 2 2 3 2 2 2 3 2 2 3 2 2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 3 2 3 3 3 3 3 3 3 2 3 2 2 2 2 3 2 3 2 3 2 3 3 2 2 2 2 2 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 2 2 3 2 2 2 3 3 3 3 3 3 2 2 3 3 3 3 3 2 3 3 3 2 2 3 3 3 3 2 2 3 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 3 2 2 2 3 2 2 2 3 2 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 3 2 2 2 2 2 2 3 2 3 3 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 2 2 2 2 3 3 3 3 3 3 3 3 3 3 2 2 2 3 2 3 2 3 3 2 2 3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 2 3 2 3 3 2 2 3 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 3 2 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 3 3 3 2 3 2 2 2 2 2 3 3 2 3 )
    (3 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 3 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
I 000050 55 6192          1197162520251 Structure
(_unit VHDL (alu 0 14 (structure 0 22 ))
  (_version v35)
  (_time 1197162520250 2007.12.08 20:08:40)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248251)
    (_use )
  )
  (_component
    (alu_logshift
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~138 0 26 (_entity (_in ))))
        (_port (_internal shftamnt ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal logshift_op ~std_logic_vector{2~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{63~downto~0}~1310 0 29 (_entity (_out ))))
      )
    )
    (alu_arth
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal arth_op ~std_logic_vector{3~downto~0}~1316 0 35 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{63~downto~0}~1318 0 36 (_entity (_out ))))
      )
    )
    (mux64_2x1_2
      (_object
        (_port (_internal in1 ~std_logic_vector{63~downto~0}~1320 0 40 (_entity (_in ))))
        (_port (_internal in0 ~std_logic_vector{63~downto~0}~1322 0 41 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1324 0 42 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1326 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation u1 0 50 (_component alu_logshift )
    (_port
      ((A)(A))
      ((B)(B))
      ((shftamnt)(B(d_3_0)))
      ((logshift_op)(ALU_Op(d_2_0)))
      ((R)(LogShift_Out))
    )
    (_use (_entity . alu_logshift)
    )
  )
  (_instantiation u2 0 56 (_component alu_arth )
    (_port
      ((A)(A))
      ((B)(B))
      ((arth_op)(ALU_Op))
      ((R)(Arth_Out))
    )
    (_use (_entity . alu_arth)
    )
  )
  (_instantiation u3 0 61 (_component mux64_2x1_2 )
    (_port
      ((in1)(Arth_Out))
      ((in0)(LogShift_Out))
      ((sel)(ALU_Op(d_3_0)))
      ((y)(ALUOut))
    )
    (_use (_entity . mux64_2x1_2)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALU_Op ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Rs2 ~std_logic_vector{3~downto~0}~124 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~126 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal Arth_Out ~std_logic_vector{63~downto~0}~1328 0 46 (_architecture (_uni ))))
    (_signal (_internal LogShift_Out ~std_logic_vector{63~downto~0}~1328 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 12626         1197162520297 structure
(_unit VHDL (alu_arth 0 14 (structure 0 21 ))
  (_version v35)
  (_time 1197162520296 2007.12.08 20:08:40)
  (_source (\./src/alu_arth.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248332)
    (_use )
  )
  (_component
    (alu_arth_cntrl
      (_object
        (_port (_internal alu_arth_op ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal sub ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal sat ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
        (_port (_internal as_cmp ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (xor_64
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1324 0 73 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1326 0 75 (_entity (_out ))))
      )
    )
    (alu_arth_cmpr
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~13 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~136 0 33 (_entity (_in ))))
        (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{63~downto~0}~138 0 35 (_entity (_out ))))
      )
    )
    (alu_arth_smadd16
      (_object
        (_port (_internal A ~std_logic_vector{15~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{15~downto~0}~1314 0 52 (_entity (_in ))))
        (_port (_internal c_in ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{15~downto~0}~1316 0 54 (_entity (_out ))))
        (_port (_internal c_out ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
      )
    )
    (mux1_2x1
      (_object
        (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
    (alu_arth_sat
      (_object
        (_port (_internal c_out3 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal c_out2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal c_out1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c_out0 ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal sat_en ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal sub ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal r_in ~std_logic_vector{63~downto~0}~1310 0 46 (_entity (_in ))))
        (_port (_internal r_out ~std_logic_vector{63~downto~0}~1312 0 47 (_entity (_out ))))
      )
    )
    (mux64_2x1
      (_object
        (_port (_internal in1 ~std_logic_vector{63~downto~0}~1318 0 66 (_entity (_in ))))
        (_port (_internal in0 ~std_logic_vector{63~downto~0}~1320 0 67 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1322 0 69 (_entity (_out ))))
      )
    )
  )
  (_instantiation u1 0 84 (_component alu_arth_cntrl )
    (_port
      ((alu_arth_op)(arth_op))
      ((sub)(sub))
      ((sat)(sat))
      ((sel16_32)(sel16_32))
      ((as_cmp)(as_cmp))
    )
    (_use (_entity . alu_arth_cntrl)
    )
  )
  (_instantiation u2 0 90 (_component xor_64 )
    (_port
      ((A)(B))
      ((B)(sub))
      ((y)(b_postxor))
    )
    (_use (_entity . xor_64)
    )
  )
  (_instantiation u3 0 94 (_component alu_arth_cmpr )
    (_port
      ((A)(A))
      ((B)(B))
      ((sel16_32)(sel16_32))
      ((R)(r_postcmpr))
    )
    (_use (_entity . alu_arth_cmpr)
    )
  )
  (_instantiation u4 0 99 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_15_0)))
      ((B)(b_postxor(d_15_0)))
      ((c_in)(sub))
      ((R)(r_presat(d_15_0)))
      ((c_out)(c0out))
    )
    (_use (_entity . alu_arth_smadd16)
    )
  )
  (_instantiation u5 0 105 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_31_16)))
      ((B)(b_postxor(d_31_16)))
      ((c_in)(c1in))
      ((R)(r_presat(d_31_16)))
      ((c_out)(c1out))
    )
    (_use (_entity . alu_arth_smadd16)
    )
  )
  (_instantiation u6 0 111 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_47_32)))
      ((B)(b_postxor(d_47_32)))
      ((c_in)(sub))
      ((R)(r_presat(d_47_32)))
      ((c_out)(c2out))
    )
    (_use (_entity . alu_arth_smadd16)
    )
  )
  (_instantiation u7 0 117 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_63_48)))
      ((B)(b_postxor(d_63_48)))
      ((c_in)(c3in))
      ((R)(r_presat(d_63_48)))
      ((c_out)(c3out))
    )
    (_use (_entity . alu_arth_smadd16)
    )
  )
  (_instantiation u8 0 123 (_component mux1_2x1 )
    (_port
      ((in1)(c0out))
      ((in0)(sub))
      ((sel)(sel16_32))
      ((y)(c1in))
    )
    (_use (_entity . mux1_2x1)
    )
  )
  (_instantiation u9 0 128 (_component mux1_2x1 )
    (_port
      ((in1)(c2out))
      ((in0)(sub))
      ((sel)(sel16_32))
      ((y)(c3in))
    )
    (_use (_entity . mux1_2x1)
    )
  )
  (_instantiation u10 0 133 (_component alu_arth_sat )
    (_port
      ((c_out3)(c3out))
      ((c_out2)(c2out))
      ((c_out1)(c1out))
      ((c_out0)(c0out))
      ((sel16_32)(sel16_32))
      ((sat_en)(sat))
      ((sub)(sub))
      ((r_in)(r_presat))
      ((r_out)(r_postsat))
    )
    (_use (_entity . alu_arth_sat)
    )
  )
  (_instantiation u11 0 143 (_component mux64_2x1 )
    (_port
      ((in1)(r_postcmpr))
      ((in0)(r_postsat))
      ((sel)(as_cmp))
      ((y)(R))
    )
    (_use (_entity . mux64_2x1)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal arth_op ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal R ~std_logic_vector{63~downto~0}~124 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal r_presat ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal r_postsat ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal r_postcmpr ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal b_postxor ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal sub ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal sat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal as_cmp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal c1in ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c3in ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c0out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c1out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c2out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c3out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1329 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1330 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1331 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1332 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1333 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1334 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1335 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1336 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5534          1197162520360 Behavioral
(_unit VHDL (alu_arth_cmpr 0 14 (behavioral 0 21 ))
  (_version v35)
  (_time 1197162520359 2007.12.08 20:08:40)
  (_source (\./src/alu_arth_cmpr.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248410)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 16 (_entity (_in ))))
    (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal R ~std_logic_vector{63~downto~0}~124 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~135 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~139 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1311 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1312 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1313 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1314 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1315 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~31}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 31))))))
    (_type (_internal ~std_logic_vector{63{63~downto~31}~1317 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 31))))))
    (_type (_internal ~std_logic_vector{63{63~downto~31}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 31))))))
    (_type (_internal ~std_logic_vector{63{63~downto~31}~1319 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 31))))))
    (_type (_internal ~std_logic_vector{63{31~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~0}~1320 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~0}~1321 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(3(d_31_0))(3(d_63_31))(3(d_15_0))(3(d_31_16))(3(d_47_32))(3(d_63_48)))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000049 55 1736          1197162520532 dataflow
(_unit VHDL (alu_arth_cntrl 0 14 (dataflow 0 22 ))
  (_version v35)
  (_time 1197162520531 2007.12.08 20:08:40)
  (_source (\./src/alu_arth_cntrl.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248582)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal alu_arth_op ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal sub ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sat ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal as_cmp ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_alias((sub)(alu_arth_op(0))))(_target(1))(_sensitivity(0(0))))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(2))))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_target(3))(_sensitivity(0(1))(0(2))))))
      (line__34(_architecture 3 0 34 (_assignment (_simple)(_target(4))(_sensitivity(0(1))(0(2))(0(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataflow 4 -1
  )
)
I 000049 55 3890          1197162520672 dataflow
(_unit VHDL (alu_arth_sat 0 13 (dataflow 0 25 ))
  (_version v35)
  (_time 1197162520671 2007.12.08 20:08:40)
  (_source (\./src/alu_arth_sat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248910)
    (_use )
  )
  (_object
    (_port (_internal c_out3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal c_out2 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal c_out1 ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal c_out0 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal sat_en ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal sub ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal r_in ~std_logic_vector{63~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal r_out ~std_logic_vector{63~downto~0}~122 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~133 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~134 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~135 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(8(d_15_0)))(_sensitivity(6)(3)(2)(4)(7(d_15_0))(7(31))(7(15))(5)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_target(8(d_31_16)))(_sensitivity(6)(2)(7(d_31_16))(7(31))(5)))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_target(8(d_47_32)))(_sensitivity(6)(0)(4)(7(d_47_32))(7(63))(7(47))(5)(1)))))
      (line__45(_architecture 3 0 45 (_assignment (_simple)(_target(8(d_63_48)))(_sensitivity(6)(0)(7(d_63_48))(7(31))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . dataflow 4 -1
  )
)
I 000050 55 3400          1197162520813 structure
(_unit VHDL (alu_arth_smadd4 0 14 (structure 0 23 ))
  (_version v35)
  (_time 1197162520812 2007.12.08 20:08:40)
  (_source (\./src/alu_arth_smadd4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162249129)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal b ~std_logic_vector{3~downto~0}~122 0 16 (_entity (_in ))))
    (_port (_internal c_in ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r ~std_logic_vector{3~downto~0}~124 0 18 (_entity (_out ))))
    (_port (_internal P_out ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal G_out ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal p ~std_logic_vector{3~downto~0}~13 0 25 (_architecture (_uni ))))
    (_signal (_internal g ~std_logic_vector{3~downto~0}~13 0 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~1}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_signal (_internal c ~std_logic_vector{3~downto~1}~13 0 27 (_architecture (_uni ))))
    (_process
      (line__31(_architecture 0 0 31 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)))))
      (line__32(_architecture 1 0 32 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
      (line__33(_architecture 2 0 33 (_assignment (_simple)(_target(8(1)))(_sensitivity(2)(6(0))(7(0))))))
      (line__34(_architecture 3 0 34 (_assignment (_simple)(_target(8(2)))(_sensitivity(2)(6(0))(6(1))(7(0))(7(1))))))
      (line__35(_architecture 4 0 35 (_assignment (_simple)(_target(8(3)))(_sensitivity(2)(6(0))(6(1))(6(2))(7(0))(7(1))(7(2))))))
      (line__37(_architecture 5 0 37 (_assignment (_simple)(_target(3(0)))(_sensitivity(0(0))(2)(1(0))))))
      (line__38(_architecture 6 0 38 (_assignment (_simple)(_target(3(1)))(_sensitivity(0(1))(8(1))(1(1))))))
      (line__39(_architecture 7 0 39 (_assignment (_simple)(_target(3(2)))(_sensitivity(0(2))(8(2))(1(2))))))
      (line__40(_architecture 8 0 40 (_assignment (_simple)(_target(3(3)))(_sensitivity(0(3))(8(3))(1(3))))))
      (line__42(_architecture 9 0 42 (_assignment (_simple)(_target(4))(_sensitivity(6(3))(6(2))(6(1))(6(0))))))
      (line__43(_architecture 10 0 43 (_assignment (_simple)(_target(5))(_sensitivity(6(1))(6(2))(6(3))(7(0))(7(1))(7(2))(7(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structure 11 -1
  )
)
I 000046 55 6274          1197162520985 mixed
(_unit VHDL (alu_arth_smadd16 0 15 (mixed 0 23 ))
  (_version v35)
  (_time 1197162520984 2007.12.08 20:08:40)
  (_source (\./src/alu_arth_smadd16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162249407)
    (_use )
  )
  (_component
    (alu_arth_smadd4
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~13 0 26 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal c_in ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal r ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_out ))))
        (_port (_internal P_out ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal G_out ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
  )
  (_instantiation add_0 0 41 (_component alu_arth_smadd4 )
    (_port
      ((a)(a(d_3_0)))
      ((b)(b(d_3_0)))
      ((c_in)(c_in))
      ((r)(r(d_3_0)))
      ((P_out)(P(0)))
      ((G_out)(G(0)))
    )
    (_use (_entity . alu_arth_smadd4)
    )
  )
  (_instantiation add_1 0 43 (_component alu_arth_smadd4 )
    (_port
      ((a)(a(d_7_4)))
      ((b)(b(d_7_4)))
      ((c_in)(C(1)))
      ((r)(r(d_7_4)))
      ((P_out)(P(1)))
      ((G_out)(G(1)))
    )
    (_use (_entity . alu_arth_smadd4)
    )
  )
  (_instantiation add_2 0 45 (_component alu_arth_smadd4 )
    (_port
      ((a)(a(d_11_8)))
      ((b)(b(d_11_8)))
      ((c_in)(C(2)))
      ((r)(r(d_11_8)))
      ((P_out)(P(2)))
      ((G_out)(G(2)))
    )
    (_use (_entity . alu_arth_smadd4)
    )
  )
  (_instantiation add_3 0 47 (_component alu_arth_smadd4 )
    (_port
      ((a)(a(d_15_12)))
      ((b)(b(d_15_12)))
      ((c_in)(C(3)))
      ((r)(r(d_15_12)))
      ((P_out)(P(3)))
      ((G_out)(G(3)))
    )
    (_use (_entity . alu_arth_smadd4)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal a ~std_logic_vector{15~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal b ~std_logic_vector{15~downto~0}~122 0 17 (_entity (_in ))))
    (_port (_internal c_in ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal r ~std_logic_vector{15~downto~0}~124 0 19 (_entity (_out ))))
    (_port (_internal c_out ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal P ~std_logic_vector{3~downto~0}~1310 0 34 (_architecture (_uni ))))
    (_signal (_internal G ~std_logic_vector{3~downto~0}~1310 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~1}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_signal (_internal C ~std_logic_vector{3~downto~1}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~1311 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~1312 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1313 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1318 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_target(7(1)))(_sensitivity(5(0))(6(0))(2)))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_target(7(2)))(_sensitivity(5(0))(5(1))(6(0))(6(1))(2)))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_target(7(3)))(_sensitivity(5(0))(5(1))(5(2))(6(0))(6(1))(6(2))(2)))))
      (line__52(_architecture 3 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5(0))(5(1))(5(2))(5(3))(6(0))(6(1))(6(2))(6(3))(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mixed 4 -1
  )
)
I 000049 55 2603          1197162521126 behavior
(_unit VHDL (alu_arth_tb_vhd 0 13 (behavior 0 16 ))
  (_version v35)
  (_time 1197162521125 2007.12.08 20:08:41)
  (_source (\./src/alu_arth_tb.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162249613)
    (_use )
  )
  (_component
    (alu_arth
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~132 0 22 (_entity (_in ))))
        (_port (_internal arth_op ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{63~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation uut 0 39 (_component alu_arth )
    (_port
      ((A)(A))
      ((B)(B))
      ((arth_op)(arth_op))
      ((R)(R))
    )
    (_use (_entity . alu_arth)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal A ~std_logic_vector{63~downto~0}~136 0 29 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal B ~std_logic_vector{63~downto~0}~136 0 30 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal arth_op ~std_logic_vector{3~downto~0}~138 0 31 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal R ~std_logic_vector{63~downto~0}~136 0 34 (_architecture (_uni ))))
    (_process
      (tb(_architecture 0 0 46 (_process (_wait_for))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
I 000049 55 5736          1197162521282 dataflow
(_unit VHDL (alu_logshift 0 15 (dataflow 0 23 ))
  (_version v35)
  (_time 1197162521281 2007.12.08 20:08:41)
  (_source (\./src/alu_logshift.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162249876)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal shftamnt ~std_logic_vector{3~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal logshift_op ~std_logic_vector{2~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal R ~std_logic_vector{63~downto~0}~124 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~135 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~137 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~139 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1310 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1311 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1313 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1315 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1317 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1319 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1321 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1323 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_simple)(_target(4(d_15_0))(4(d_31_16))(4(d_47_32))(4(d_63_48))(4))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . dataflow 1 -1
  )
)
I 000049 55 1326          1197162521454 dataflow
(_unit VHDL (control 0 14 (dataflow 0 20 ))
  (_version v35)
  (_time 1197162521453 2007.12.08 20:08:41)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250144)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal OpCode ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal ASrc ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal WB ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0(0))(0(1))(0(2))(0(3))))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(0(0))(0(1))(0(2))(0(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataflow 2 -1
  )
)
I 000049 55 2876          1197162521594 dataflow
(_unit VHDL (instrint 0 15 (dataflow 0 23 ))
  (_version v35)
  (_time 1197162521593 2007.12.08 20:08:41)
  (_source (\./src/instrint.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250347)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Instr ~std_logic_vector{15~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal OpCode ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~122 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~124 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~126 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((Opcode)(Instr(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((WR_Reg)(Instr(d_11_8))))(_target(4))(_sensitivity(0(d_11_8))))))
      (line__29(_architecture 2 0 29 (_assignment (_simple)(_alias((RD_Reg1)(Instr(d_7_4))))(_target(2))(_sensitivity(0(d_7_4))))))
      (line__30(_architecture 3 0 30 (_assignment (_simple)(_alias((RD_Reg2)(Instr(d_3_0))))(_target(3))(_sensitivity(0(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataflow 4 -1
  )
)
I 000050 55 1699          1197162521751 structure
(_unit VHDL (mux64_2x1 0 14 (structure 0 21 ))
  (_version v35)
  (_time 1197162521750 2007.12.08 20:08:41)
  (_source (\./src/misc.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250535)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{63~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{63~downto~0}~122 0 16 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal y ~std_logic_vector{63~downto~0}~124 0 18 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . structure 1 -1
  )
)
I 000050 55 1854          1197162521907 structure
(_unit VHDL (mux64_2x1_2 0 34 (structure 0 41 ))
  (_version v35)
  (_time 1197162521906 2007.12.08 20:08:41)
  (_source (\./src/misc.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250738)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{63~downto~0}~126 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{63~downto~0}~128 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sel ~std_logic_vector{3~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1210 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal y ~std_logic_vector{63~downto~0}~1210 0 38 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(2(0))(2(1))(2(2))(2(3))(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . structure 1 -1
  )
)
I 000050 55 1043          1197162522063 structure
(_unit VHDL (mux1_2x1 0 57 (structure 0 64 ))
  (_version v35)
  (_time 1197162522062 2007.12.08 20:08:42)
  (_source (\./src/misc.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250938)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
    (_process
      (line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . structure 1 -1
  )
)
I 000050 55 1646          1197162522219 structure
(_unit VHDL (xor_64 0 77 (structure 0 83 ))
  (_version v35)
  (_time 1197162522218 2007.12.08 20:08:42)
  (_source (\./src/misc.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162251128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~1212 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal a ~std_logic_vector{63~downto~0}~1212 0 78 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1214 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal y ~std_logic_vector{63~downto~0}~1214 0 80 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal b_extnd ~std_logic_vector{63~downto~0}~13 0 85 (_architecture (_uni ))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structure 2 -1
  )
)
I 000051 55 29523         1197162522391 BEHAVIORAL
(_unit VHDL (mmx_lite 0 15 (behavioral 0 33 ))
  (_version v35)
  (_time 1197162522390 2007.12.08 20:08:42)
  (_source (\./src/mmx_lite.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162251332)
    (_use )
  )
  (_component
    (alu
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1320 0 52 (_entity (_in ))))
        (_port (_internal ALU_Op ~std_logic_vector{3~downto~0}~1322 0 53 (_entity (_in ))))
        (_port (_internal Rs2 ~std_logic_vector{3~downto~0}~1324 0 54 (_entity (_in ))))
        (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~1326 0 55 (_entity (_out ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1328 0 56 (_entity (_in ))))
      )
    )
    (control
      (_object
        (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1330 0 60 (_entity (_in ))))
        (_port (_internal WB ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ASrc ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
    (mux64_2x1
      (_object
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal in1 ~std_logic_vector{63~downto~0}~1332 0 67 (_entity (_in ))))
        (_port (_internal in0 ~std_logic_vector{63~downto~0}~1334 0 68 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1336 0 69 (_entity (_out ))))
      )
    )
    (pipereg_idex
      (_object
        (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal ID_ALUOp ~std_logic_vector{3~downto~0}~1338 0 74 (_entity (_in ))))
        (_port (_internal ID_A ~std_logic_vector{63~downto~0}~1340 0 75 (_entity (_in ))))
        (_port (_internal ID_B ~std_logic_vector{63~downto~0}~1342 0 76 (_entity (_in ))))
        (_port (_internal ID_WB_Reg ~std_logic_vector{3~downto~0}~1344 0 77 (_entity (_in ))))
        (_port (_internal EX_WB ~extieee.std_logic_1164.std_logic 0 78 (_entity (_out ))))
        (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~1346 0 79 (_entity (_out ))))
        (_port (_internal EX_A ~std_logic_vector{63~downto~0}~1348 0 80 (_entity (_out ))))
        (_port (_internal EX_B ~std_logic_vector{63~downto~0}~1350 0 81 (_entity (_out ))))
        (_port (_internal ID_RD_Reg2 ~std_logic_vector{3~downto~0}~1352 0 82 (_entity (_in ))))
        (_port (_internal EX_RD_Reg2 ~std_logic_vector{3~downto~0}~1354 0 83 (_entity (_out ))))
        (_port (_internal EX_WB_Reg ~std_logic_vector{3~downto~0}~1356 0 84 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
      )
    )
    (registerfile
      (_object
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~1358 0 91 (_entity (_in ))))
        (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~1360 0 92 (_entity (_in ))))
        (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1362 0 93 (_entity (_in ))))
        (_port (_internal WR_Data ~std_logic_vector{63~downto~0}~1364 0 94 (_entity (_in ))))
        (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~1366 0 95 (_entity (_out ))))
        (_port (_internal RD_Data1 ~std_logic_vector{63~downto~0}~1368 0 96 (_entity (_out ))))
      )
    )
    (instrint
      (_object
        (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1370 0 100 (_entity (_out ))))
        (_port (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~1372 0 101 (_entity (_out ))))
        (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~1374 0 102 (_entity (_out ))))
        (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1376 0 103 (_entity (_out ))))
        (_port (_internal Instr ~std_logic_vector{15~downto~0}~13 0 104 (_entity (_in ))))
      )
    )
  )
  (_instantiation XLXI_1 0 120 (_component alu )
    (_port
      ((A(d_63_0))(EX_A_DUMMY(d_63_0)))
      ((ALU_Op(d_3_0))(EX_ALUOp_DUMMY(d_3_0)))
      ((Rs2(d_3_0))(ShftAmnt(d_3_0)))
      ((ALUOut(d_63_0))(ALUOut_DUMMY(d_63_0)))
      ((B(d_63_0))(EX_B_DUMMY(d_63_0)))
    )
    (_use (_entity . alu)
      (_port
        ((A)(A))
        ((B)(B))
        ((ALU_Op)(ALU_Op))
        ((Rs2)(Rs2))
        ((ALUOut)(ALUOut))
      )
    )
  )
  (_instantiation XLXI_2 0 127 (_component control )
    (_port
      ((OpCode(d_3_0))(OpCode_DUMMY(d_3_0)))
      ((WB)(ID_WB_DUMMY))
      ((ASrc)(ASrc))
    )
    (_use (_entity . control)
      (_port
        ((OpCode)(OpCode))
        ((ASrc)(ASrc))
        ((WB)(WB))
      )
    )
  )
  (_instantiation XLXI_3 0 132 (_component mux64_2x1 )
    (_port
      ((sel)(ASrc))
      ((in1(d_63_0))(Data_In(d_63_0)))
      ((in0(d_63_0))(RD_Data1(d_63_0)))
      ((y(d_63_0))(ASource_DUMMY(d_63_0)))
    )
    (_use (_entity . mux64_2x1)
      (_port
        ((in1)(in1))
        ((in0)(in0))
        ((sel)(sel))
        ((y)(y))
      )
    )
  )
  (_instantiation XLXI_4 0 138 (_component pipereg_idex )
    (_port
      ((ID_WB)(ID_WB_DUMMY))
      ((ID_ALUOp(d_3_0))(OpCode_DUMMY(d_3_0)))
      ((ID_A(d_63_0))(ASource_DUMMY(d_63_0)))
      ((ID_B(d_63_0))(RD_Data2_DUMMY(d_63_0)))
      ((ID_WB_Reg(d_3_0))(WR_Reg_DUMMY(d_3_0)))
      ((EX_WB)(RegWrite_DUMMY))
      ((EX_ALUOp(d_3_0))(EX_ALUOp_DUMMY(d_3_0)))
      ((EX_A(d_63_0))(EX_A_DUMMY(d_63_0)))
      ((EX_B(d_63_0))(EX_B_DUMMY(d_63_0)))
      ((ID_RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0)))
      ((EX_RD_Reg2(d_3_0))(ShftAmnt(d_3_0)))
      ((EX_WB_Reg(d_3_0))(WB_Reg_DUMMY(d_3_0)))
      ((clk)(clk))
    )
    (_use (_entity . pipereg_idex)
      (_port
        ((ID_ALUOp)(ID_ALUOp))
        ((ID_A)(ID_A))
        ((ID_B)(ID_B))
        ((ID_WB_Reg)(ID_WB_Reg))
        ((ID_WB)(ID_WB))
        ((ID_RD_Reg2)(ID_RD_Reg2))
        ((EX_ALUOp)(EX_ALUOp))
        ((EX_A)(EX_A))
        ((EX_B)(EX_B))
        ((EX_WB_Reg)(EX_WB_Reg))
        ((EX_WB)(EX_WB))
        ((EX_RD_Reg2)(EX_RD_Reg2))
        ((clk)(clk))
      )
    )
  )
  (_instantiation XLXI_5 0 153 (_component registerfile )
    (_port
      ((RegWrite)(RegWrite_DUMMY))
      ((clk)(clk))
      ((RD_Reg1(d_3_0))(RD_Reg1(d_3_0)))
      ((RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0)))
      ((WR_Reg(d_3_0))(WB_Reg_DUMMY(d_3_0)))
      ((WR_Data(d_63_0))(ALUOut_DUMMY(d_63_0)))
      ((RD_Data2(d_63_0))(RD_Data2_DUMMY(d_63_0)))
      ((RD_Data1(d_63_0))(RD_Data1(d_63_0)))
    )
    (_use (_entity . registerfile)
      (_port
        ((RD_Reg1)(RD_Reg1))
        ((RD_Reg2)(RD_Reg2))
        ((WR_Reg)(WR_Reg))
        ((WR_Data)(WR_Data))
        ((RD_Data1)(RD_Data1))
        ((RD_Data2)(RD_Data2))
        ((RegWrite)(RegWrite))
        ((clk)(clk))
      )
    )
  )
  (_instantiation XLXI_6 0 163 (_component instrint )
    (_port
      ((OpCode(d_3_0))(OpCode_DUMMY(d_3_0)))
      ((RD_Reg1(d_3_0))(RD_Reg1(d_3_0)))
      ((RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0)))
      ((WR_Reg(d_3_0))(WR_Reg_DUMMY(d_3_0)))
      ((Instr(d_15_0))(Instr(d_15_0)))
    )
    (_use (_entity . instrint)
      (_port
        ((Instr)(Instr))
        ((OpCode)(OpCode))
        ((RD_Reg1)(RD_Reg1))
        ((RD_Reg2)(RD_Reg2))
        ((WR_Reg)(WR_Reg))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Data_In ~std_logic_vector{63~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Instr ~std_logic_vector{15~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~122 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ASource ~std_logic_vector{63~downto~0}~124 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal EX_A ~std_logic_vector{63~downto~0}~126 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal EX_B ~std_logic_vector{63~downto~0}~128 0 23 (_entity (_out ))))
    (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1210 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~1212 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~1214 0 27 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal WB_Reg ~std_logic_vector{3~downto~0}~1216 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1218 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1218 0 30 (_entity (_out ))))
    (_signal (_internal ASrc ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal RD_Data1 ~std_logic_vector{63~downto~0}~13 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal ShftAmnt ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal ID_WB_DUMMY ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal WB_Reg_DUMMY ~std_logic_vector{3~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal EX_A_DUMMY ~std_logic_vector{63~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal EX_B_DUMMY ~std_logic_vector{63~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal RegWrite_DUMMY ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal OpCode_DUMMY ~std_logic_vector{3~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal EX_ALUOp_DUMMY ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal RD_Reg2_DUMMY ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal ALUOut_DUMMY ~std_logic_vector{63~downto~0}~13 0 46 (_architecture (_uni ))))
    (_signal (_internal RD_Data2_DUMMY ~std_logic_vector{63~downto~0}~13 0 47 (_architecture (_uni ))))
    (_signal (_internal ASource_DUMMY ~std_logic_vector{63~downto~0}~13 0 48 (_architecture (_uni ))))
    (_signal (_internal WR_Reg_DUMMY ~std_logic_vector{3~downto~0}~13 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1348 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1350 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1364 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1366 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1368 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1377 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1378 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1379 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1380 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1381 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1382 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1383 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1384 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1385 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1386 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1387 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1388 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1389 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1390 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1391 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1392 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1393 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1394 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1395 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1396 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1397 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1398 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1399 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13100 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13101 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13102 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13103 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13104 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13105 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13106 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13107 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13108 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13109 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13110 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13111 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13112 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13113 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13114 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13115 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13116 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13117 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13118 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13119 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13120 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13121 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13122 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13123 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13124 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13125 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13126 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13127 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13128 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13129 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13130 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13131 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13132 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13133 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13134 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13135 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13136 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13137 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13138 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13139 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13140 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13141 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13142 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13143 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13144 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~0}~13 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~0}~13145 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13146 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13147 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13148 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13149 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13150 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13151 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13152 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13153 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__108(_architecture 0 0 108 (_assignment (_simple)(_alias((ALUOut(d_63_0))(ALUOut_DUMMY(d_63_0))))(_target(3(d_63_0)))(_sensitivity(27(d_63_0))))))
      (line__109(_architecture 1 0 109 (_assignment (_simple)(_alias((ASource(d_63_0))(ASource_DUMMY(d_63_0))))(_target(4(d_63_0)))(_sensitivity(29(d_63_0))))))
      (line__110(_architecture 2 0 110 (_assignment (_simple)(_alias((EX_A(d_63_0))(EX_A_DUMMY(d_63_0))))(_target(5(d_63_0)))(_sensitivity(21(d_63_0))))))
      (line__111(_architecture 3 0 111 (_assignment (_simple)(_alias((EX_ALUOp(d_3_0))(EX_ALUOp_DUMMY(d_3_0))))(_target(6(d_3_0)))(_sensitivity(25(d_3_0))))))
      (line__112(_architecture 4 0 112 (_assignment (_simple)(_alias((EX_B(d_63_0))(EX_B_DUMMY(d_63_0))))(_target(7(d_63_0)))(_sensitivity(22(d_63_0))))))
      (line__113(_architecture 5 0 113 (_assignment (_simple)(_alias((ID_WB)(ID_WB_DUMMY)))(_target(8))(_sensitivity(19)))))
      (line__114(_architecture 6 0 114 (_assignment (_simple)(_alias((OpCode(d_3_0))(OpCode_DUMMY(d_3_0))))(_target(9(d_3_0)))(_sensitivity(24(d_3_0))))))
      (line__115(_architecture 7 0 115 (_assignment (_simple)(_alias((RD_Data2(d_63_0))(RD_Data2_DUMMY(d_63_0))))(_target(10(d_63_0)))(_sensitivity(28(d_63_0))))))
      (line__116(_architecture 8 0 116 (_assignment (_simple)(_alias((RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0))))(_target(11(d_3_0)))(_sensitivity(26(d_3_0))))))
      (line__117(_architecture 9 0 117 (_assignment (_simple)(_alias((RegWrite)(RegWrite_DUMMY)))(_target(12))(_sensitivity(23)))))
      (line__118(_architecture 10 0 118 (_assignment (_simple)(_alias((WB_Reg(d_3_0))(WB_Reg_DUMMY(d_3_0))))(_target(13(d_3_0)))(_sensitivity(20(d_3_0))))))
      (line__119(_architecture 11 0 119 (_assignment (_simple)(_alias((WR_Reg(d_3_0))(WR_Reg_DUMMY(d_3_0))))(_target(14(d_3_0)))(_sensitivity(30(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHAVIORAL 12 -1
  )
)
I 000051 55 13604         1197162522594 behavioral
(_unit VHDL (mmx_lite_mmx_lite_sch_tb 0 17 (behavioral 0 20 ))
  (_version v35)
  (_time 1197162522593 2007.12.08 20:08:42)
  (_source (\./src/mmx_lite_tb.vhd\))
  (_use (std(standard))(std(textio))(ieee(std_logic_textio))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162251594)
    (_use )
  )
  (_component
    (MMX_Lite
      (_object
        (_port (_internal Data_In ~std_logic_vector{63~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal ASource ~std_logic_vector{63~downto~0}~132 0 24 (_entity (_out ))))
        (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~134 0 26 (_entity (_out ))))
        (_port (_internal WB_Reg ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
        (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~136 0 28 (_entity (_out ))))
        (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_out ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal EX_A ~std_logic_vector{63~downto~0}~1310 0 31 (_entity (_out ))))
        (_port (_internal EX_B ~std_logic_vector{63~downto~0}~1312 0 32 (_entity (_out ))))
        (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~1314 0 33 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1316 0 35 (_entity (_out ))))
        (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1318 0 36 (_entity (_out ))))
        (_port (_internal Instr ~std_logic_vector{15~downto~0}~13 0 37 (_entity (_in ))))
      )
    )
  )
  (_instantiation UUT 0 119 (_component MMX_Lite )
    (_port
      ((Data_In)(Data_In))
      ((ASource)(ID_A))
      ((ID_WB)(ID_Write))
      ((RD_Data2)(ID_B))
      ((WB_Reg)(EX_Rd))
      ((ALUOut)(EX_ALUOut))
      ((RD_Reg2)(ID_Rs2))
      ((RegWrite)(EX_Write))
      ((EX_A)(EX_A))
      ((EX_B)(EX_B))
      ((EX_ALUOp)(EX_Op))
      ((clk)(clk))
      ((WR_Reg)(ID_RD))
      ((OpCode)(ID_OP))
      ((Instr)(Instr))
    )
    (_use (_entity . mmx_lite)
      (_port
        ((clk)(clk))
        ((Data_In)(Data_In))
        ((Instr)(Instr))
        ((ALUOut)(ALUOut))
        ((ASource)(ASource))
        ((EX_A)(EX_A))
        ((EX_ALUOp)(EX_ALUOp))
        ((EX_B)(EX_B))
        ((ID_WB)(ID_WB))
        ((OpCode)(OpCode))
        ((RD_Data2)(RD_Data2))
        ((RD_Reg2)(RD_Reg2))
        ((RegWrite)(RegWrite))
        ((WB_Reg)(WB_Reg))
        ((WR_Reg)(WR_Reg))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal Data_In ~std_logic_vector{63~downto~0}~1320 0 40 (_architecture (_uni ))))
    (_signal (_internal ID_A ~std_logic_vector{63~downto~0}~1320 0 41 (_architecture (_uni ))))
    (_signal (_internal ID_Write ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal ID_B ~std_logic_vector{63~downto~0}~1320 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal EX_Rd ~std_logic_vector{3~downto~0}~1322 0 44 (_architecture (_uni ))))
    (_signal (_internal EX_ALUOut ~std_logic_vector{63~downto~0}~1320 0 45 (_architecture (_uni ))))
    (_signal (_internal ID_Rs2 ~std_logic_vector{3~downto~0}~1322 0 46 (_architecture (_uni ))))
    (_signal (_internal EX_Write ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal EX_A ~std_logic_vector{63~downto~0}~1320 0 48 (_architecture (_uni ))))
    (_signal (_internal EX_B ~std_logic_vector{63~downto~0}~1320 0 49 (_architecture (_uni ))))
    (_signal (_internal EX_Op ~std_logic_vector{3~downto~0}~1322 0 50 (_architecture (_uni ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal ID_RD ~std_logic_vector{3~downto~0}~1322 0 52 (_architecture (_uni ))))
    (_signal (_internal ID_OP ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Instr ~std_logic_vector{15~downto~0}~1324 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal test_vector 0 57 (_record (Data_In ~std_logic_vector{63~downto~0}~1326 )(Instr ~std_logic_vector{15~downto~0}~1328 ))))
    (_type (_internal test_vector_array 0 62 (_array test_vector ((_uto (i 0)(i 2147483647))))))
    (_type (_internal ~test_vector_array~13 0 64 (_array test_vector ((_to (i 0)(i 15))))))
    (_constant (_internal test_vectors ~test_vector_array~13 0 64 (_architecture (_code 1))))
    (_variable (_internal output_line ~extstd.textio.LINE 0 140 (_process 0 )))
    (_process
      (tb(_architecture 0 0 139 (_process (_wait_for)(_target(0)(11)(14))(_read(1)(3)(4)(5)(6)(7)(8)(9)(10)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external WRITE (std textio 22))
      (_external WRITE (std textio 24))
      (_external WRITELINE (std textio 17))
      (_external WRITE (ieee std_logic_textio 8))
      (_external HWRITE (ieee std_logic_textio 14))
      (_external WRITE (ieee std_logic_textio 4))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extstd.textio.SIDE (std textio SIDE)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extstd.textio.WIDTH (std textio WIDTH)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_file (_external std.textio.output(std textio 1)))
  )
  (_static
    (32 67 101 108 108 45 76 105 116 101 )
    (32 32 32 32 32 32 73 68 38 82 100 32 32 32 32 32 111 112 58 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (78 79 80 32 32 32 32 32 )
    (108 118 32 32 32 )
    (97 110 100 32 32 32 )
    (111 114 32 32 32 32 )
    (120 111 114 32 32 32 32 )
    (114 111 116 105 32 32 32 )
    (114 111 116 104 105 32 )
    (115 108 104 108 104 105 32 )
    (97 32 32 )
    (115 102 119 32 32 )
    (97 104 32 32 )
    (115 102 104 32 32 )
    (97 104 115 32 )
    (115 102 104 115 32 )
    (109 112 121 117 )
    (97 98 115 100 98 32 32 32 )
    (32 32 32 32 114 100 58 )
    (32 32 32 32 100 97 116 97 95 111 112 49 58 )
    (32 32 32 32 114 115 50 58 )
    (32 32 32 32 100 97 116 97 95 111 112 50 58 )
    (32 32 32 32 32 32 69 88 38 87 66 32 32 32 32 32 111 112 58 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (78 79 80 32 32 32 32 32 )
    (108 118 32 32 32 )
    (97 110 100 32 32 32 )
    (111 114 32 32 32 32 )
    (120 111 114 32 32 32 32 )
    (114 111 116 105 32 32 32 )
    (114 111 116 104 105 32 )
    (115 108 104 108 104 105 32 )
    (97 32 32 )
    (115 102 119 32 32 )
    (97 104 32 32 )
    (115 102 104 32 32 )
    (97 104 115 32 )
    (115 102 104 115 32 )
    (109 112 121 117 )
    (97 98 115 100 98 32 32 32 )
    (32 32 32 32 119 114 101 103 58 )
    (32 32 32 32 119 100 97 116 97 58 )
    (32 32 32 32 100 97 116 97 95 111 112 49 58 )
    (32 32 32 32 100 97 116 97 95 111 112 50 58 )
    (32 32 32 32 119 114 105 116 101 58 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 2 3 3 2 2 3 3 2 2 2 3 2 2 2 3 2 2 3 2 2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 3 2 3 3 3 3 3 3 3 2 3 2 2 2 2 3 2 3 2 3 2 3 3 2 2 2 2 2 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 2 2 3 2 2 2 3 3 3 3 3 3 2 2 3 3 3 3 3 2 3 3 3 2 2 3 3 3 3 2 2 3 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 3 2 2 2 3 2 2 2 3 2 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 3 2 2 2 2 2 2 3 2 3 3 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 2 2 2 2 3 3 3 3 3 3 3 3 3 3 2 2 2 3 2 3 2 3 3 2 2 3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 2 3 2 3 3 2 2 3 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 3 2 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 3 3 3 2 3 2 2 2 2 2 3 3 2 3 )
    (3 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 3 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
I 000049 55 4862          1197162522813 dataflow
(_unit VHDL (pipereg_idex 0 14 (dataflow 0 30 ))
  (_version v35)
  (_time 1197162522812 2007.12.08 20:08:42)
  (_source (\./src/pipereg_idex.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162251910)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ALUOp ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ID_A ~std_logic_vector{63~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ID_B ~std_logic_vector{63~downto~0}~122 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_WB_Reg ~std_logic_vector{3~downto~0}~124 0 18 (_entity (_in ))))
    (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_RD_Reg2 ~std_logic_vector{3~downto~0}~126 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~128 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal EX_A ~std_logic_vector{63~downto~0}~1210 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1212 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal EX_B ~std_logic_vector{63~downto~0}~1212 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal EX_WB_Reg ~std_logic_vector{3~downto~0}~1214 0 24 (_entity (_out ))))
    (_port (_internal EX_WB ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal EX_RD_Reg2 ~std_logic_vector{3~downto~0}~1216 0 26 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALUOp ~std_logic_vector{3~downto~0}~13 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal A ~std_logic_vector{63~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal B ~std_logic_vector{63~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal WB_Reg ~std_logic_vector{3~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal WB ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_process
      (write(_architecture 0 0 37 (_process (_simple)(_target(13)(14)(15)(16)(17)(18))(_sensitivity(12))(_read(4)(5)(1)(0)(3)(2)))))
      (line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((EX_ALUOp)(ALUOp)))(_target(6))(_sensitivity(13)))))
      (line__50(_architecture 2 0 50 (_assignment (_simple)(_alias((EX_A)(A)))(_target(7))(_sensitivity(14)))))
      (line__51(_architecture 3 0 51 (_assignment (_simple)(_alias((EX_B)(B)))(_target(8))(_sensitivity(15)))))
      (line__52(_architecture 4 0 52 (_assignment (_simple)(_alias((EX_WB_Reg)(WB_Reg)))(_target(9))(_sensitivity(16)))))
      (line__53(_architecture 5 0 53 (_assignment (_simple)(_alias((EX_WB)(WB)))(_target(10))(_sensitivity(18)))))
      (line__54(_architecture 6 0 54 (_assignment (_simple)(_alias((EX_RD_Reg2)(RD_Reg2)))(_target(11))(_sensitivity(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataflow 7 -1
  )
)
I 000049 55 2851          1197162522985 dataflow
(_unit VHDL (registerfile 0 15 (dataflow 0 26 ))
  (_version v35)
  (_time 1197162522984 2007.12.08 20:08:42)
  (_source (\./src/registerfile.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162252129)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~122 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~124 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal WR_Data ~std_logic_vector{63~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal RD_Data1 ~std_logic_vector{63~downto~0}~126 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~128 0 21 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal regf 0 27 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal regfile regf 0 28 (_architecture (_uni ))))
    (_process
      (read(_architecture 0 0 32 (_process (_simple)(_target(5)(4))(_sensitivity(2)(1)(3)(0))(_read(6)(8)))))
      (write(_architecture 1 0 48 (_process (_simple)(_target(8))(_sensitivity(7))(_read(2)(6)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (8)
  )
  (_model . dataflow 2 -1
  )
)
I 000050 55 6192          1197162525688 Structure
(_unit VHDL (alu 0 14 (structure 0 22 ))
  (_version v35)
  (_time 1197162525687 2007.12.08 20:08:45)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248251)
    (_use )
  )
  (_component
    (alu_logshift
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~138 0 26 (_entity (_in ))))
        (_port (_internal shftamnt ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal logshift_op ~std_logic_vector{2~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{63~downto~0}~1310 0 29 (_entity (_out ))))
      )
    )
    (alu_arth
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal arth_op ~std_logic_vector{3~downto~0}~1316 0 35 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{63~downto~0}~1318 0 36 (_entity (_out ))))
      )
    )
    (mux64_2x1_2
      (_object
        (_port (_internal in1 ~std_logic_vector{63~downto~0}~1320 0 40 (_entity (_in ))))
        (_port (_internal in0 ~std_logic_vector{63~downto~0}~1322 0 41 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1324 0 42 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1326 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation u1 0 50 (_component alu_logshift )
    (_port
      ((A)(A))
      ((B)(B))
      ((shftamnt)(B(d_3_0)))
      ((logshift_op)(ALU_Op(d_2_0)))
      ((R)(LogShift_Out))
    )
    (_use (_entity . alu_logshift)
    )
  )
  (_instantiation u2 0 56 (_component alu_arth )
    (_port
      ((A)(A))
      ((B)(B))
      ((arth_op)(ALU_Op))
      ((R)(Arth_Out))
    )
    (_use (_entity . alu_arth)
    )
  )
  (_instantiation u3 0 61 (_component mux64_2x1_2 )
    (_port
      ((in1)(Arth_Out))
      ((in0)(LogShift_Out))
      ((sel)(ALU_Op(d_3_0)))
      ((y)(ALUOut))
    )
    (_use (_entity . mux64_2x1_2)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALU_Op ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Rs2 ~std_logic_vector{3~downto~0}~124 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~126 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal Arth_Out ~std_logic_vector{63~downto~0}~1328 0 46 (_architecture (_uni ))))
    (_signal (_internal LogShift_Out ~std_logic_vector{63~downto~0}~1328 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 12626         1197162525751 structure
(_unit VHDL (alu_arth 0 14 (structure 0 21 ))
  (_version v35)
  (_time 1197162525750 2007.12.08 20:08:45)
  (_source (\./src/alu_arth.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248332)
    (_use )
  )
  (_component
    (alu_arth_cntrl
      (_object
        (_port (_internal alu_arth_op ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal sub ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal sat ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
        (_port (_internal as_cmp ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (xor_64
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1324 0 73 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1326 0 75 (_entity (_out ))))
      )
    )
    (alu_arth_cmpr
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~13 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~136 0 33 (_entity (_in ))))
        (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{63~downto~0}~138 0 35 (_entity (_out ))))
      )
    )
    (alu_arth_smadd16
      (_object
        (_port (_internal A ~std_logic_vector{15~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{15~downto~0}~1314 0 52 (_entity (_in ))))
        (_port (_internal c_in ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{15~downto~0}~1316 0 54 (_entity (_out ))))
        (_port (_internal c_out ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
      )
    )
    (mux1_2x1
      (_object
        (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
    (alu_arth_sat
      (_object
        (_port (_internal c_out3 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal c_out2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal c_out1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c_out0 ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal sat_en ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal sub ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal r_in ~std_logic_vector{63~downto~0}~1310 0 46 (_entity (_in ))))
        (_port (_internal r_out ~std_logic_vector{63~downto~0}~1312 0 47 (_entity (_out ))))
      )
    )
    (mux64_2x1
      (_object
        (_port (_internal in1 ~std_logic_vector{63~downto~0}~1318 0 66 (_entity (_in ))))
        (_port (_internal in0 ~std_logic_vector{63~downto~0}~1320 0 67 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1322 0 69 (_entity (_out ))))
      )
    )
  )
  (_instantiation u1 0 84 (_component alu_arth_cntrl )
    (_port
      ((alu_arth_op)(arth_op))
      ((sub)(sub))
      ((sat)(sat))
      ((sel16_32)(sel16_32))
      ((as_cmp)(as_cmp))
    )
    (_use (_entity . alu_arth_cntrl)
    )
  )
  (_instantiation u2 0 90 (_component xor_64 )
    (_port
      ((A)(B))
      ((B)(sub))
      ((y)(b_postxor))
    )
    (_use (_entity . xor_64)
    )
  )
  (_instantiation u3 0 94 (_component alu_arth_cmpr )
    (_port
      ((A)(A))
      ((B)(B))
      ((sel16_32)(sel16_32))
      ((R)(r_postcmpr))
    )
    (_use (_entity . alu_arth_cmpr)
    )
  )
  (_instantiation u4 0 99 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_15_0)))
      ((B)(b_postxor(d_15_0)))
      ((c_in)(sub))
      ((R)(r_presat(d_15_0)))
      ((c_out)(c0out))
    )
    (_use (_entity . alu_arth_smadd16)
    )
  )
  (_instantiation u5 0 105 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_31_16)))
      ((B)(b_postxor(d_31_16)))
      ((c_in)(c1in))
      ((R)(r_presat(d_31_16)))
      ((c_out)(c1out))
    )
    (_use (_entity . alu_arth_smadd16)
    )
  )
  (_instantiation u6 0 111 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_47_32)))
      ((B)(b_postxor(d_47_32)))
      ((c_in)(sub))
      ((R)(r_presat(d_47_32)))
      ((c_out)(c2out))
    )
    (_use (_entity . alu_arth_smadd16)
    )
  )
  (_instantiation u7 0 117 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_63_48)))
      ((B)(b_postxor(d_63_48)))
      ((c_in)(c3in))
      ((R)(r_presat(d_63_48)))
      ((c_out)(c3out))
    )
    (_use (_entity . alu_arth_smadd16)
    )
  )
  (_instantiation u8 0 123 (_component mux1_2x1 )
    (_port
      ((in1)(c0out))
      ((in0)(sub))
      ((sel)(sel16_32))
      ((y)(c1in))
    )
    (_use (_entity . mux1_2x1)
    )
  )
  (_instantiation u9 0 128 (_component mux1_2x1 )
    (_port
      ((in1)(c2out))
      ((in0)(sub))
      ((sel)(sel16_32))
      ((y)(c3in))
    )
    (_use (_entity . mux1_2x1)
    )
  )
  (_instantiation u10 0 133 (_component alu_arth_sat )
    (_port
      ((c_out3)(c3out))
      ((c_out2)(c2out))
      ((c_out1)(c1out))
      ((c_out0)(c0out))
      ((sel16_32)(sel16_32))
      ((sat_en)(sat))
      ((sub)(sub))
      ((r_in)(r_presat))
      ((r_out)(r_postsat))
    )
    (_use (_entity . alu_arth_sat)
    )
  )
  (_instantiation u11 0 143 (_component mux64_2x1 )
    (_port
      ((in1)(r_postcmpr))
      ((in0)(r_postsat))
      ((sel)(as_cmp))
      ((y)(R))
    )
    (_use (_entity . mux64_2x1)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal arth_op ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal R ~std_logic_vector{63~downto~0}~124 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal r_presat ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal r_postsat ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal r_postcmpr ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal b_postxor ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal sub ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal sat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal as_cmp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal c1in ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c3in ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c0out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c1out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c2out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c3out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1329 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1330 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1331 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1332 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1333 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1334 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1335 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1336 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5534          1197162525813 Behavioral
(_unit VHDL (alu_arth_cmpr 0 14 (behavioral 0 21 ))
  (_version v35)
  (_time 1197162525812 2007.12.08 20:08:45)
  (_source (\./src/alu_arth_cmpr.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248410)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 16 (_entity (_in ))))
    (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal R ~std_logic_vector{63~downto~0}~124 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~135 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~139 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1311 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1312 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1313 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1314 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1315 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~31}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 31))))))
    (_type (_internal ~std_logic_vector{63{63~downto~31}~1317 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 31))))))
    (_type (_internal ~std_logic_vector{63{63~downto~31}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 31))))))
    (_type (_internal ~std_logic_vector{63{63~downto~31}~1319 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 31))))))
    (_type (_internal ~std_logic_vector{63{31~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~0}~1320 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~0}~1321 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(3(d_31_0))(3(d_63_31))(3(d_15_0))(3(d_31_16))(3(d_47_32))(3(d_63_48)))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000049 55 1736          1197162526032 dataflow
(_unit VHDL (alu_arth_cntrl 0 14 (dataflow 0 22 ))
  (_version v35)
  (_time 1197162526031 2007.12.08 20:08:46)
  (_source (\./src/alu_arth_cntrl.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248582)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal alu_arth_op ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal sub ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sat ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal as_cmp ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_alias((sub)(alu_arth_op(0))))(_target(1))(_sensitivity(0(0))))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(2))))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_target(3))(_sensitivity(0(1))(0(2))))))
      (line__34(_architecture 3 0 34 (_assignment (_simple)(_target(4))(_sensitivity(0(1))(0(2))(0(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataflow 4 -1
  )
)
I 000049 55 3890          1197162526172 dataflow
(_unit VHDL (alu_arth_sat 0 13 (dataflow 0 25 ))
  (_version v35)
  (_time 1197162526171 2007.12.08 20:08:46)
  (_source (\./src/alu_arth_sat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248910)
    (_use )
  )
  (_object
    (_port (_internal c_out3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal c_out2 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal c_out1 ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal c_out0 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal sat_en ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal sub ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal r_in ~std_logic_vector{63~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal r_out ~std_logic_vector{63~downto~0}~122 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~133 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~134 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~135 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(8(d_15_0)))(_sensitivity(5)(6)(7(d_15_0))(7(31))(7(15))(3)(2)(4)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_target(8(d_31_16)))(_sensitivity(5)(6)(7(d_31_16))(7(31))(2)))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_target(8(d_47_32)))(_sensitivity(1)(5)(6)(7(d_47_32))(7(63))(7(47))(0)(4)))))
      (line__45(_architecture 3 0 45 (_assignment (_simple)(_target(8(d_63_48)))(_sensitivity(5)(6)(7(d_63_48))(7(31))(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . dataflow 4 -1
  )
)
I 000050 55 3400          1197162526391 structure
(_unit VHDL (alu_arth_smadd4 0 14 (structure 0 23 ))
  (_version v35)
  (_time 1197162526390 2007.12.08 20:08:46)
  (_source (\./src/alu_arth_smadd4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162249129)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal b ~std_logic_vector{3~downto~0}~122 0 16 (_entity (_in ))))
    (_port (_internal c_in ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r ~std_logic_vector{3~downto~0}~124 0 18 (_entity (_out ))))
    (_port (_internal P_out ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal G_out ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal p ~std_logic_vector{3~downto~0}~13 0 25 (_architecture (_uni ))))
    (_signal (_internal g ~std_logic_vector{3~downto~0}~13 0 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~1}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_signal (_internal c ~std_logic_vector{3~downto~1}~13 0 27 (_architecture (_uni ))))
    (_process
      (line__31(_architecture 0 0 31 (_assignment (_simple)(_target(6))(_sensitivity(1)(0)))))
      (line__32(_architecture 1 0 32 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__33(_architecture 2 0 33 (_assignment (_simple)(_target(8(1)))(_sensitivity(2)(6(0))(7(0))))))
      (line__34(_architecture 3 0 34 (_assignment (_simple)(_target(8(2)))(_sensitivity(2)(6(0))(6(1))(7(0))(7(1))))))
      (line__35(_architecture 4 0 35 (_assignment (_simple)(_target(8(3)))(_sensitivity(2)(6(0))(6(1))(6(2))(7(0))(7(1))(7(2))))))
      (line__37(_architecture 5 0 37 (_assignment (_simple)(_target(3(0)))(_sensitivity(2)(1(0))(0(0))))))
      (line__38(_architecture 6 0 38 (_assignment (_simple)(_target(3(1)))(_sensitivity(1(1))(8(1))(0(1))))))
      (line__39(_architecture 7 0 39 (_assignment (_simple)(_target(3(2)))(_sensitivity(1(2))(8(2))(0(2))))))
      (line__40(_architecture 8 0 40 (_assignment (_simple)(_target(3(3)))(_sensitivity(1(3))(8(3))(0(3))))))
      (line__42(_architecture 9 0 42 (_assignment (_simple)(_target(4))(_sensitivity(6(3))(6(2))(6(1))(6(0))))))
      (line__43(_architecture 10 0 43 (_assignment (_simple)(_target(5))(_sensitivity(6(1))(6(2))(6(3))(7(0))(7(1))(7(2))(7(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structure 11 -1
  )
)
I 000046 55 6274          1197162526547 mixed
(_unit VHDL (alu_arth_smadd16 0 15 (mixed 0 23 ))
  (_version v35)
  (_time 1197162526546 2007.12.08 20:08:46)
  (_source (\./src/alu_arth_smadd16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162249407)
    (_use )
  )
  (_component
    (alu_arth_smadd4
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~13 0 26 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal c_in ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal r ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_out ))))
        (_port (_internal P_out ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal G_out ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
  )
  (_instantiation add_0 0 41 (_component alu_arth_smadd4 )
    (_port
      ((a)(a(d_3_0)))
      ((b)(b(d_3_0)))
      ((c_in)(c_in))
      ((r)(r(d_3_0)))
      ((P_out)(P(0)))
      ((G_out)(G(0)))
    )
    (_use (_entity . alu_arth_smadd4)
    )
  )
  (_instantiation add_1 0 43 (_component alu_arth_smadd4 )
    (_port
      ((a)(a(d_7_4)))
      ((b)(b(d_7_4)))
      ((c_in)(C(1)))
      ((r)(r(d_7_4)))
      ((P_out)(P(1)))
      ((G_out)(G(1)))
    )
    (_use (_entity . alu_arth_smadd4)
    )
  )
  (_instantiation add_2 0 45 (_component alu_arth_smadd4 )
    (_port
      ((a)(a(d_11_8)))
      ((b)(b(d_11_8)))
      ((c_in)(C(2)))
      ((r)(r(d_11_8)))
      ((P_out)(P(2)))
      ((G_out)(G(2)))
    )
    (_use (_entity . alu_arth_smadd4)
    )
  )
  (_instantiation add_3 0 47 (_component alu_arth_smadd4 )
    (_port
      ((a)(a(d_15_12)))
      ((b)(b(d_15_12)))
      ((c_in)(C(3)))
      ((r)(r(d_15_12)))
      ((P_out)(P(3)))
      ((G_out)(G(3)))
    )
    (_use (_entity . alu_arth_smadd4)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal a ~std_logic_vector{15~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal b ~std_logic_vector{15~downto~0}~122 0 17 (_entity (_in ))))
    (_port (_internal c_in ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal r ~std_logic_vector{15~downto~0}~124 0 19 (_entity (_out ))))
    (_port (_internal c_out ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal P ~std_logic_vector{3~downto~0}~1310 0 34 (_architecture (_uni ))))
    (_signal (_internal G ~std_logic_vector{3~downto~0}~1310 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~1}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_signal (_internal C ~std_logic_vector{3~downto~1}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~1311 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~1312 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1313 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1318 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_target(7(1)))(_sensitivity(2)(5(0))(6(0))))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_target(7(2)))(_sensitivity(2)(5(0))(5(1))(6(0))(6(1))))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_target(7(3)))(_sensitivity(2)(5(0))(5(1))(5(2))(6(0))(6(1))(6(2))))))
      (line__52(_architecture 3 0 52 (_assignment (_simple)(_target(4))(_sensitivity(2)(5(0))(5(1))(5(2))(5(3))(6(0))(6(1))(6(2))(6(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mixed 4 -1
  )
)
I 000049 55 2603          1197162526672 behavior
(_unit VHDL (alu_arth_tb_vhd 0 13 (behavior 0 16 ))
  (_version v35)
  (_time 1197162526671 2007.12.08 20:08:46)
  (_source (\./src/alu_arth_tb.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162249613)
    (_use )
  )
  (_component
    (alu_arth
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~132 0 22 (_entity (_in ))))
        (_port (_internal arth_op ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{63~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation uut 0 39 (_component alu_arth )
    (_port
      ((A)(A))
      ((B)(B))
      ((arth_op)(arth_op))
      ((R)(R))
    )
    (_use (_entity . alu_arth)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal A ~std_logic_vector{63~downto~0}~136 0 29 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal B ~std_logic_vector{63~downto~0}~136 0 30 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal arth_op ~std_logic_vector{3~downto~0}~138 0 31 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal R ~std_logic_vector{63~downto~0}~136 0 34 (_architecture (_uni ))))
    (_process
      (tb(_architecture 0 0 46 (_process (_wait_for))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
I 000049 55 5736          1197162526829 dataflow
(_unit VHDL (alu_logshift 0 15 (dataflow 0 23 ))
  (_version v35)
  (_time 1197162526828 2007.12.08 20:08:46)
  (_source (\./src/alu_logshift.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162249876)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal shftamnt ~std_logic_vector{3~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal logshift_op ~std_logic_vector{2~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal R ~std_logic_vector{63~downto~0}~124 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~135 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~137 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~139 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1310 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1311 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1313 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1315 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1317 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1319 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1321 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1323 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_simple)(_target(4(d_15_0))(4(d_31_16))(4(d_47_32))(4(d_63_48))(4))(_sensitivity(1)(3)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . dataflow 1 -1
  )
)
I 000049 55 1326          1197162526969 dataflow
(_unit VHDL (control 0 14 (dataflow 0 20 ))
  (_version v35)
  (_time 1197162526968 2007.12.08 20:08:46)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250144)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal OpCode ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal ASrc ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal WB ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0(0))(0(1))(0(2))(0(3))))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(0(0))(0(1))(0(2))(0(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataflow 2 -1
  )
)
I 000049 55 2876          1197162527110 dataflow
(_unit VHDL (instrint 0 15 (dataflow 0 23 ))
  (_version v35)
  (_time 1197162527109 2007.12.08 20:08:47)
  (_source (\./src/instrint.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250347)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Instr ~std_logic_vector{15~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal OpCode ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~122 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~124 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~126 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((Opcode)(Instr(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((WR_Reg)(Instr(d_11_8))))(_target(4))(_sensitivity(0(d_11_8))))))
      (line__29(_architecture 2 0 29 (_assignment (_simple)(_alias((RD_Reg1)(Instr(d_7_4))))(_target(2))(_sensitivity(0(d_7_4))))))
      (line__30(_architecture 3 0 30 (_assignment (_simple)(_alias((RD_Reg2)(Instr(d_3_0))))(_target(3))(_sensitivity(0(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataflow 4 -1
  )
)
I 000050 55 1699          1197162527235 structure
(_unit VHDL (mux64_2x1 0 14 (structure 0 21 ))
  (_version v35)
  (_time 1197162527234 2007.12.08 20:08:47)
  (_source (\./src/misc.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250535)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{63~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{63~downto~0}~122 0 16 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal y ~std_logic_vector{63~downto~0}~124 0 18 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . structure 1 -1
  )
)
I 000050 55 1854          1197162527376 structure
(_unit VHDL (mux64_2x1_2 0 34 (structure 0 41 ))
  (_version v35)
  (_time 1197162527375 2007.12.08 20:08:47)
  (_source (\./src/misc.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250738)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{63~downto~0}~126 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{63~downto~0}~128 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sel ~std_logic_vector{3~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1210 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal y ~std_logic_vector{63~downto~0}~1210 0 38 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(2(0))(2(1))(2(2))(2(3))(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . structure 1 -1
  )
)
I 000050 55 1043          1197162527501 structure
(_unit VHDL (mux1_2x1 0 57 (structure 0 64 ))
  (_version v35)
  (_time 1197162527500 2007.12.08 20:08:47)
  (_source (\./src/misc.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250938)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
    (_process
      (line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . structure 1 -1
  )
)
I 000050 55 1646          1197162527641 structure
(_unit VHDL (xor_64 0 77 (structure 0 83 ))
  (_version v35)
  (_time 1197162527640 2007.12.08 20:08:47)
  (_source (\./src/misc.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162251128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~1212 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal a ~std_logic_vector{63~downto~0}~1212 0 78 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1214 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal y ~std_logic_vector{63~downto~0}~1214 0 80 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal b_extnd ~std_logic_vector{63~downto~0}~13 0 85 (_architecture (_uni ))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structure 2 -1
  )
)
I 000051 55 29523         1197162527797 BEHAVIORAL
(_unit VHDL (mmx_lite 0 15 (behavioral 0 33 ))
  (_version v35)
  (_time 1197162527796 2007.12.08 20:08:47)
  (_source (\./src/mmx_lite.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162251332)
    (_use )
  )
  (_component
    (alu
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1320 0 52 (_entity (_in ))))
        (_port (_internal ALU_Op ~std_logic_vector{3~downto~0}~1322 0 53 (_entity (_in ))))
        (_port (_internal Rs2 ~std_logic_vector{3~downto~0}~1324 0 54 (_entity (_in ))))
        (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~1326 0 55 (_entity (_out ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1328 0 56 (_entity (_in ))))
      )
    )
    (control
      (_object
        (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1330 0 60 (_entity (_in ))))
        (_port (_internal WB ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ASrc ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
    (mux64_2x1
      (_object
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal in1 ~std_logic_vector{63~downto~0}~1332 0 67 (_entity (_in ))))
        (_port (_internal in0 ~std_logic_vector{63~downto~0}~1334 0 68 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1336 0 69 (_entity (_out ))))
      )
    )
    (pipereg_idex
      (_object
        (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal ID_ALUOp ~std_logic_vector{3~downto~0}~1338 0 74 (_entity (_in ))))
        (_port (_internal ID_A ~std_logic_vector{63~downto~0}~1340 0 75 (_entity (_in ))))
        (_port (_internal ID_B ~std_logic_vector{63~downto~0}~1342 0 76 (_entity (_in ))))
        (_port (_internal ID_WB_Reg ~std_logic_vector{3~downto~0}~1344 0 77 (_entity (_in ))))
        (_port (_internal EX_WB ~extieee.std_logic_1164.std_logic 0 78 (_entity (_out ))))
        (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~1346 0 79 (_entity (_out ))))
        (_port (_internal EX_A ~std_logic_vector{63~downto~0}~1348 0 80 (_entity (_out ))))
        (_port (_internal EX_B ~std_logic_vector{63~downto~0}~1350 0 81 (_entity (_out ))))
        (_port (_internal ID_RD_Reg2 ~std_logic_vector{3~downto~0}~1352 0 82 (_entity (_in ))))
        (_port (_internal EX_RD_Reg2 ~std_logic_vector{3~downto~0}~1354 0 83 (_entity (_out ))))
        (_port (_internal EX_WB_Reg ~std_logic_vector{3~downto~0}~1356 0 84 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
      )
    )
    (registerfile
      (_object
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~1358 0 91 (_entity (_in ))))
        (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~1360 0 92 (_entity (_in ))))
        (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1362 0 93 (_entity (_in ))))
        (_port (_internal WR_Data ~std_logic_vector{63~downto~0}~1364 0 94 (_entity (_in ))))
        (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~1366 0 95 (_entity (_out ))))
        (_port (_internal RD_Data1 ~std_logic_vector{63~downto~0}~1368 0 96 (_entity (_out ))))
      )
    )
    (instrint
      (_object
        (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1370 0 100 (_entity (_out ))))
        (_port (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~1372 0 101 (_entity (_out ))))
        (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~1374 0 102 (_entity (_out ))))
        (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1376 0 103 (_entity (_out ))))
        (_port (_internal Instr ~std_logic_vector{15~downto~0}~13 0 104 (_entity (_in ))))
      )
    )
  )
  (_instantiation XLXI_1 0 120 (_component alu )
    (_port
      ((A(d_63_0))(EX_A_DUMMY(d_63_0)))
      ((ALU_Op(d_3_0))(EX_ALUOp_DUMMY(d_3_0)))
      ((Rs2(d_3_0))(ShftAmnt(d_3_0)))
      ((ALUOut(d_63_0))(ALUOut_DUMMY(d_63_0)))
      ((B(d_63_0))(EX_B_DUMMY(d_63_0)))
    )
    (_use (_entity . alu)
      (_port
        ((A)(A))
        ((B)(B))
        ((ALU_Op)(ALU_Op))
        ((Rs2)(Rs2))
        ((ALUOut)(ALUOut))
      )
    )
  )
  (_instantiation XLXI_2 0 127 (_component control )
    (_port
      ((OpCode(d_3_0))(OpCode_DUMMY(d_3_0)))
      ((WB)(ID_WB_DUMMY))
      ((ASrc)(ASrc))
    )
    (_use (_entity . control)
      (_port
        ((OpCode)(OpCode))
        ((ASrc)(ASrc))
        ((WB)(WB))
      )
    )
  )
  (_instantiation XLXI_3 0 132 (_component mux64_2x1 )
    (_port
      ((sel)(ASrc))
      ((in1(d_63_0))(Data_In(d_63_0)))
      ((in0(d_63_0))(RD_Data1(d_63_0)))
      ((y(d_63_0))(ASource_DUMMY(d_63_0)))
    )
    (_use (_entity . mux64_2x1)
      (_port
        ((in1)(in1))
        ((in0)(in0))
        ((sel)(sel))
        ((y)(y))
      )
    )
  )
  (_instantiation XLXI_4 0 138 (_component pipereg_idex )
    (_port
      ((ID_WB)(ID_WB_DUMMY))
      ((ID_ALUOp(d_3_0))(OpCode_DUMMY(d_3_0)))
      ((ID_A(d_63_0))(ASource_DUMMY(d_63_0)))
      ((ID_B(d_63_0))(RD_Data2_DUMMY(d_63_0)))
      ((ID_WB_Reg(d_3_0))(WR_Reg_DUMMY(d_3_0)))
      ((EX_WB)(RegWrite_DUMMY))
      ((EX_ALUOp(d_3_0))(EX_ALUOp_DUMMY(d_3_0)))
      ((EX_A(d_63_0))(EX_A_DUMMY(d_63_0)))
      ((EX_B(d_63_0))(EX_B_DUMMY(d_63_0)))
      ((ID_RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0)))
      ((EX_RD_Reg2(d_3_0))(ShftAmnt(d_3_0)))
      ((EX_WB_Reg(d_3_0))(WB_Reg_DUMMY(d_3_0)))
      ((clk)(clk))
    )
    (_use (_entity . pipereg_idex)
      (_port
        ((ID_ALUOp)(ID_ALUOp))
        ((ID_A)(ID_A))
        ((ID_B)(ID_B))
        ((ID_WB_Reg)(ID_WB_Reg))
        ((ID_WB)(ID_WB))
        ((ID_RD_Reg2)(ID_RD_Reg2))
        ((EX_ALUOp)(EX_ALUOp))
        ((EX_A)(EX_A))
        ((EX_B)(EX_B))
        ((EX_WB_Reg)(EX_WB_Reg))
        ((EX_WB)(EX_WB))
        ((EX_RD_Reg2)(EX_RD_Reg2))
        ((clk)(clk))
      )
    )
  )
  (_instantiation XLXI_5 0 153 (_component registerfile )
    (_port
      ((RegWrite)(RegWrite_DUMMY))
      ((clk)(clk))
      ((RD_Reg1(d_3_0))(RD_Reg1(d_3_0)))
      ((RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0)))
      ((WR_Reg(d_3_0))(WB_Reg_DUMMY(d_3_0)))
      ((WR_Data(d_63_0))(ALUOut_DUMMY(d_63_0)))
      ((RD_Data2(d_63_0))(RD_Data2_DUMMY(d_63_0)))
      ((RD_Data1(d_63_0))(RD_Data1(d_63_0)))
    )
    (_use (_entity . registerfile)
      (_port
        ((RD_Reg1)(RD_Reg1))
        ((RD_Reg2)(RD_Reg2))
        ((WR_Reg)(WR_Reg))
        ((WR_Data)(WR_Data))
        ((RD_Data1)(RD_Data1))
        ((RD_Data2)(RD_Data2))
        ((RegWrite)(RegWrite))
        ((clk)(clk))
      )
    )
  )
  (_instantiation XLXI_6 0 163 (_component instrint )
    (_port
      ((OpCode(d_3_0))(OpCode_DUMMY(d_3_0)))
      ((RD_Reg1(d_3_0))(RD_Reg1(d_3_0)))
      ((RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0)))
      ((WR_Reg(d_3_0))(WR_Reg_DUMMY(d_3_0)))
      ((Instr(d_15_0))(Instr(d_15_0)))
    )
    (_use (_entity . instrint)
      (_port
        ((Instr)(Instr))
        ((OpCode)(OpCode))
        ((RD_Reg1)(RD_Reg1))
        ((RD_Reg2)(RD_Reg2))
        ((WR_Reg)(WR_Reg))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Data_In ~std_logic_vector{63~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Instr ~std_logic_vector{15~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~122 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ASource ~std_logic_vector{63~downto~0}~124 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal EX_A ~std_logic_vector{63~downto~0}~126 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal EX_B ~std_logic_vector{63~downto~0}~128 0 23 (_entity (_out ))))
    (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1210 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~1212 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~1214 0 27 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal WB_Reg ~std_logic_vector{3~downto~0}~1216 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1218 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1218 0 30 (_entity (_out ))))
    (_signal (_internal ASrc ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal RD_Data1 ~std_logic_vector{63~downto~0}~13 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal ShftAmnt ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal ID_WB_DUMMY ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal WB_Reg_DUMMY ~std_logic_vector{3~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal EX_A_DUMMY ~std_logic_vector{63~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal EX_B_DUMMY ~std_logic_vector{63~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal RegWrite_DUMMY ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal OpCode_DUMMY ~std_logic_vector{3~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal EX_ALUOp_DUMMY ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal RD_Reg2_DUMMY ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal ALUOut_DUMMY ~std_logic_vector{63~downto~0}~13 0 46 (_architecture (_uni ))))
    (_signal (_internal RD_Data2_DUMMY ~std_logic_vector{63~downto~0}~13 0 47 (_architecture (_uni ))))
    (_signal (_internal ASource_DUMMY ~std_logic_vector{63~downto~0}~13 0 48 (_architecture (_uni ))))
    (_signal (_internal WR_Reg_DUMMY ~std_logic_vector{3~downto~0}~13 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1348 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1350 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1364 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1366 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1368 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1377 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1378 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1379 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1380 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1381 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1382 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1383 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1384 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1385 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1386 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1387 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1388 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1389 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1390 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1391 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1392 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1393 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1394 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1395 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1396 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1397 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1398 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1399 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13100 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13101 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13102 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13103 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13104 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13105 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13106 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13107 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13108 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13109 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13110 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13111 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13112 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13113 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13114 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13115 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13116 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13117 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13118 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13119 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13120 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13121 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13122 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13123 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13124 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13125 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13126 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13127 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13128 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13129 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13130 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13131 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13132 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13133 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13134 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13135 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13136 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13137 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13138 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13139 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13140 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13141 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13142 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13143 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13144 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~0}~13 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~0}~13145 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13146 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13147 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13148 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13149 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13150 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13151 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13152 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13153 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__108(_architecture 0 0 108 (_assignment (_simple)(_alias((ALUOut(d_63_0))(ALUOut_DUMMY(d_63_0))))(_target(3(d_63_0)))(_sensitivity(27(d_63_0))))))
      (line__109(_architecture 1 0 109 (_assignment (_simple)(_alias((ASource(d_63_0))(ASource_DUMMY(d_63_0))))(_target(4(d_63_0)))(_sensitivity(29(d_63_0))))))
      (line__110(_architecture 2 0 110 (_assignment (_simple)(_alias((EX_A(d_63_0))(EX_A_DUMMY(d_63_0))))(_target(5(d_63_0)))(_sensitivity(21(d_63_0))))))
      (line__111(_architecture 3 0 111 (_assignment (_simple)(_alias((EX_ALUOp(d_3_0))(EX_ALUOp_DUMMY(d_3_0))))(_target(6(d_3_0)))(_sensitivity(25(d_3_0))))))
      (line__112(_architecture 4 0 112 (_assignment (_simple)(_alias((EX_B(d_63_0))(EX_B_DUMMY(d_63_0))))(_target(7(d_63_0)))(_sensitivity(22(d_63_0))))))
      (line__113(_architecture 5 0 113 (_assignment (_simple)(_alias((ID_WB)(ID_WB_DUMMY)))(_target(8))(_sensitivity(19)))))
      (line__114(_architecture 6 0 114 (_assignment (_simple)(_alias((OpCode(d_3_0))(OpCode_DUMMY(d_3_0))))(_target(9(d_3_0)))(_sensitivity(24(d_3_0))))))
      (line__115(_architecture 7 0 115 (_assignment (_simple)(_alias((RD_Data2(d_63_0))(RD_Data2_DUMMY(d_63_0))))(_target(10(d_63_0)))(_sensitivity(28(d_63_0))))))
      (line__116(_architecture 8 0 116 (_assignment (_simple)(_alias((RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0))))(_target(11(d_3_0)))(_sensitivity(26(d_3_0))))))
      (line__117(_architecture 9 0 117 (_assignment (_simple)(_alias((RegWrite)(RegWrite_DUMMY)))(_target(12))(_sensitivity(23)))))
      (line__118(_architecture 10 0 118 (_assignment (_simple)(_alias((WB_Reg(d_3_0))(WB_Reg_DUMMY(d_3_0))))(_target(13(d_3_0)))(_sensitivity(20(d_3_0))))))
      (line__119(_architecture 11 0 119 (_assignment (_simple)(_alias((WR_Reg(d_3_0))(WR_Reg_DUMMY(d_3_0))))(_target(14(d_3_0)))(_sensitivity(30(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHAVIORAL 12 -1
  )
)
I 000051 55 13604         1197162527954 behavioral
(_unit VHDL (mmx_lite_mmx_lite_sch_tb 0 17 (behavioral 0 20 ))
  (_version v35)
  (_time 1197162527953 2007.12.08 20:08:47)
  (_source (\./src/mmx_lite_tb.vhd\))
  (_use (std(standard))(std(textio))(ieee(std_logic_textio))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162251594)
    (_use )
  )
  (_component
    (MMX_Lite
      (_object
        (_port (_internal Data_In ~std_logic_vector{63~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal ASource ~std_logic_vector{63~downto~0}~132 0 24 (_entity (_out ))))
        (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~134 0 26 (_entity (_out ))))
        (_port (_internal WB_Reg ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
        (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~136 0 28 (_entity (_out ))))
        (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_out ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal EX_A ~std_logic_vector{63~downto~0}~1310 0 31 (_entity (_out ))))
        (_port (_internal EX_B ~std_logic_vector{63~downto~0}~1312 0 32 (_entity (_out ))))
        (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~1314 0 33 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1316 0 35 (_entity (_out ))))
        (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1318 0 36 (_entity (_out ))))
        (_port (_internal Instr ~std_logic_vector{15~downto~0}~13 0 37 (_entity (_in ))))
      )
    )
  )
  (_instantiation UUT 0 119 (_component MMX_Lite )
    (_port
      ((Data_In)(Data_In))
      ((ASource)(ID_A))
      ((ID_WB)(ID_Write))
      ((RD_Data2)(ID_B))
      ((WB_Reg)(EX_Rd))
      ((ALUOut)(EX_ALUOut))
      ((RD_Reg2)(ID_Rs2))
      ((RegWrite)(EX_Write))
      ((EX_A)(EX_A))
      ((EX_B)(EX_B))
      ((EX_ALUOp)(EX_Op))
      ((clk)(clk))
      ((WR_Reg)(ID_RD))
      ((OpCode)(ID_OP))
      ((Instr)(Instr))
    )
    (_use (_entity . mmx_lite)
      (_port
        ((clk)(clk))
        ((Data_In)(Data_In))
        ((Instr)(Instr))
        ((ALUOut)(ALUOut))
        ((ASource)(ASource))
        ((EX_A)(EX_A))
        ((EX_ALUOp)(EX_ALUOp))
        ((EX_B)(EX_B))
        ((ID_WB)(ID_WB))
        ((OpCode)(OpCode))
        ((RD_Data2)(RD_Data2))
        ((RD_Reg2)(RD_Reg2))
        ((RegWrite)(RegWrite))
        ((WB_Reg)(WB_Reg))
        ((WR_Reg)(WR_Reg))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal Data_In ~std_logic_vector{63~downto~0}~1320 0 40 (_architecture (_uni ))))
    (_signal (_internal ID_A ~std_logic_vector{63~downto~0}~1320 0 41 (_architecture (_uni ))))
    (_signal (_internal ID_Write ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal ID_B ~std_logic_vector{63~downto~0}~1320 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal EX_Rd ~std_logic_vector{3~downto~0}~1322 0 44 (_architecture (_uni ))))
    (_signal (_internal EX_ALUOut ~std_logic_vector{63~downto~0}~1320 0 45 (_architecture (_uni ))))
    (_signal (_internal ID_Rs2 ~std_logic_vector{3~downto~0}~1322 0 46 (_architecture (_uni ))))
    (_signal (_internal EX_Write ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal EX_A ~std_logic_vector{63~downto~0}~1320 0 48 (_architecture (_uni ))))
    (_signal (_internal EX_B ~std_logic_vector{63~downto~0}~1320 0 49 (_architecture (_uni ))))
    (_signal (_internal EX_Op ~std_logic_vector{3~downto~0}~1322 0 50 (_architecture (_uni ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal ID_RD ~std_logic_vector{3~downto~0}~1322 0 52 (_architecture (_uni ))))
    (_signal (_internal ID_OP ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Instr ~std_logic_vector{15~downto~0}~1324 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal test_vector 0 57 (_record (Data_In ~std_logic_vector{63~downto~0}~1326 )(Instr ~std_logic_vector{15~downto~0}~1328 ))))
    (_type (_internal test_vector_array 0 62 (_array test_vector ((_uto (i 0)(i 2147483647))))))
    (_type (_internal ~test_vector_array~13 0 64 (_array test_vector ((_to (i 0)(i 15))))))
    (_constant (_internal test_vectors ~test_vector_array~13 0 64 (_architecture (_code 1))))
    (_variable (_internal output_line ~extstd.textio.LINE 0 140 (_process 0 )))
    (_process
      (tb(_architecture 0 0 139 (_process (_wait_for)(_target(0)(11)(14))(_read(1)(3)(4)(5)(6)(7)(8)(9)(10)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external WRITE (std textio 22))
      (_external WRITE (std textio 24))
      (_external WRITELINE (std textio 17))
      (_external WRITE (ieee std_logic_textio 8))
      (_external HWRITE (ieee std_logic_textio 14))
      (_external WRITE (ieee std_logic_textio 4))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extstd.textio.SIDE (std textio SIDE)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extstd.textio.WIDTH (std textio WIDTH)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_file (_external std.textio.output(std textio 1)))
  )
  (_static
    (32 67 101 108 108 45 76 105 116 101 )
    (32 32 32 32 32 32 73 68 38 82 100 32 32 32 32 32 111 112 58 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (78 79 80 32 32 32 32 32 )
    (108 118 32 32 32 )
    (97 110 100 32 32 32 )
    (111 114 32 32 32 32 )
    (120 111 114 32 32 32 32 )
    (114 111 116 105 32 32 32 )
    (114 111 116 104 105 32 )
    (115 108 104 108 104 105 32 )
    (97 32 32 )
    (115 102 119 32 32 )
    (97 104 32 32 )
    (115 102 104 32 32 )
    (97 104 115 32 )
    (115 102 104 115 32 )
    (109 112 121 117 )
    (97 98 115 100 98 32 32 32 )
    (32 32 32 32 114 100 58 )
    (32 32 32 32 100 97 116 97 95 111 112 49 58 )
    (32 32 32 32 114 115 50 58 )
    (32 32 32 32 100 97 116 97 95 111 112 50 58 )
    (32 32 32 32 32 32 69 88 38 87 66 32 32 32 32 32 111 112 58 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (78 79 80 32 32 32 32 32 )
    (108 118 32 32 32 )
    (97 110 100 32 32 32 )
    (111 114 32 32 32 32 )
    (120 111 114 32 32 32 32 )
    (114 111 116 105 32 32 32 )
    (114 111 116 104 105 32 )
    (115 108 104 108 104 105 32 )
    (97 32 32 )
    (115 102 119 32 32 )
    (97 104 32 32 )
    (115 102 104 32 32 )
    (97 104 115 32 )
    (115 102 104 115 32 )
    (109 112 121 117 )
    (97 98 115 100 98 32 32 32 )
    (32 32 32 32 119 114 101 103 58 )
    (32 32 32 32 119 100 97 116 97 58 )
    (32 32 32 32 100 97 116 97 95 111 112 49 58 )
    (32 32 32 32 100 97 116 97 95 111 112 50 58 )
    (32 32 32 32 119 114 105 116 101 58 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 2 3 3 2 2 3 3 2 2 2 3 2 2 2 3 2 2 3 2 2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 3 2 3 3 3 3 3 3 3 2 3 2 2 2 2 3 2 3 2 3 2 3 3 2 2 2 2 2 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 2 2 3 2 2 2 3 3 3 3 3 3 2 2 3 3 3 3 3 2 3 3 3 2 2 3 3 3 3 2 2 3 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 3 2 2 2 3 2 2 2 3 2 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 3 2 2 2 2 2 2 3 2 3 3 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 2 2 2 2 3 3 3 3 3 3 3 3 3 3 2 2 2 3 2 3 2 3 3 2 2 3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 2 3 2 3 3 2 2 3 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 3 2 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 3 3 3 2 3 2 2 2 2 2 3 3 2 3 )
    (3 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 3 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
I 000049 55 4862          1197162528141 dataflow
(_unit VHDL (pipereg_idex 0 14 (dataflow 0 30 ))
  (_version v35)
  (_time 1197162528140 2007.12.08 20:08:48)
  (_source (\./src/pipereg_idex.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162251910)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ALUOp ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ID_A ~std_logic_vector{63~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ID_B ~std_logic_vector{63~downto~0}~122 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_WB_Reg ~std_logic_vector{3~downto~0}~124 0 18 (_entity (_in ))))
    (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_RD_Reg2 ~std_logic_vector{3~downto~0}~126 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~128 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal EX_A ~std_logic_vector{63~downto~0}~1210 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1212 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal EX_B ~std_logic_vector{63~downto~0}~1212 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal EX_WB_Reg ~std_logic_vector{3~downto~0}~1214 0 24 (_entity (_out ))))
    (_port (_internal EX_WB ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal EX_RD_Reg2 ~std_logic_vector{3~downto~0}~1216 0 26 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALUOp ~std_logic_vector{3~downto~0}~13 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal A ~std_logic_vector{63~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal B ~std_logic_vector{63~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal WB_Reg ~std_logic_vector{3~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal WB ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_process
      (write(_architecture 0 0 37 (_process (_simple)(_target(13)(14)(15)(16)(17)(18))(_sensitivity(12))(_read(1)(0)(2)(4)(3)(5)))))
      (line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((EX_ALUOp)(ALUOp)))(_target(6))(_sensitivity(13)))))
      (line__50(_architecture 2 0 50 (_assignment (_simple)(_alias((EX_A)(A)))(_target(7))(_sensitivity(14)))))
      (line__51(_architecture 3 0 51 (_assignment (_simple)(_alias((EX_B)(B)))(_target(8))(_sensitivity(15)))))
      (line__52(_architecture 4 0 52 (_assignment (_simple)(_alias((EX_WB_Reg)(WB_Reg)))(_target(9))(_sensitivity(16)))))
      (line__53(_architecture 5 0 53 (_assignment (_simple)(_alias((EX_WB)(WB)))(_target(10))(_sensitivity(18)))))
      (line__54(_architecture 6 0 54 (_assignment (_simple)(_alias((EX_RD_Reg2)(RD_Reg2)))(_target(11))(_sensitivity(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataflow 7 -1
  )
)
I 000049 55 2851          1197162528313 dataflow
(_unit VHDL (registerfile 0 15 (dataflow 0 26 ))
  (_version v35)
  (_time 1197162528312 2007.12.08 20:08:48)
  (_source (\./src/registerfile.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162252129)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~122 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~124 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal WR_Data ~std_logic_vector{63~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal RD_Data1 ~std_logic_vector{63~downto~0}~126 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~128 0 21 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal regf 0 27 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal regfile regf 0 28 (_architecture (_uni ))))
    (_process
      (read(_architecture 0 0 32 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(1)(0))(_read(6)(8)))))
      (write(_architecture 1 0 48 (_process (_simple)(_target(8))(_sensitivity(7))(_read(2)(6)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (8)
  )
  (_model . dataflow 2 -1
  )
)
I 000050 55 6192          1197166115671 Structure
(_unit VHDL (alu 0 14 (structure 0 22 ))
  (_version v35)
  (_time 1197166115687 2007.12.08 21:08:35)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248251)
    (_use )
  )
  (_component
    (alu_logshift
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~138 0 26 (_entity (_in ))))
        (_port (_internal shftamnt ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal logshift_op ~std_logic_vector{2~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{63~downto~0}~1310 0 29 (_entity (_out ))))
      )
    )
    (alu_arth
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal arth_op ~std_logic_vector{3~downto~0}~1316 0 35 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{63~downto~0}~1318 0 36 (_entity (_out ))))
      )
    )
    (mux64_2x1_2
      (_object
        (_port (_internal in1 ~std_logic_vector{63~downto~0}~1320 0 40 (_entity (_in ))))
        (_port (_internal in0 ~std_logic_vector{63~downto~0}~1322 0 41 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1324 0 42 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1326 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation u1 0 50 (_component alu_logshift )
    (_port
      ((A)(A))
      ((B)(B))
      ((shftamnt)(B(d_3_0)))
      ((logshift_op)(ALU_Op(d_2_0)))
      ((R)(LogShift_Out))
    )
    (_use (_entity . alu_logshift)
    )
  )
  (_instantiation u2 0 56 (_component alu_arth )
    (_port
      ((A)(A))
      ((B)(B))
      ((arth_op)(ALU_Op))
      ((R)(Arth_Out))
    )
    (_use (_entity . alu_arth)
    )
  )
  (_instantiation u3 0 61 (_component mux64_2x1_2 )
    (_port
      ((in1)(Arth_Out))
      ((in0)(LogShift_Out))
      ((sel)(ALU_Op(d_3_0)))
      ((y)(ALUOut))
    )
    (_use (_entity . mux64_2x1_2)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALU_Op ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Rs2 ~std_logic_vector{3~downto~0}~124 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~126 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal Arth_Out ~std_logic_vector{63~downto~0}~1328 0 46 (_architecture (_uni ))))
    (_signal (_internal LogShift_Out ~std_logic_vector{63~downto~0}~1328 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 12626         1197166115766 structure
(_unit VHDL (alu_arth 0 14 (structure 0 21 ))
  (_version v35)
  (_time 1197166115765 2007.12.08 21:08:35)
  (_source (\./src/alu_arth.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248332)
    (_use )
  )
  (_component
    (alu_arth_cntrl
      (_object
        (_port (_internal alu_arth_op ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal sub ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal sat ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
        (_port (_internal as_cmp ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (xor_64
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1324 0 73 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1326 0 75 (_entity (_out ))))
      )
    )
    (alu_arth_cmpr
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~13 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~136 0 33 (_entity (_in ))))
        (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{63~downto~0}~138 0 35 (_entity (_out ))))
      )
    )
    (alu_arth_smadd16
      (_object
        (_port (_internal A ~std_logic_vector{15~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{15~downto~0}~1314 0 52 (_entity (_in ))))
        (_port (_internal c_in ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{15~downto~0}~1316 0 54 (_entity (_out ))))
        (_port (_internal c_out ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
      )
    )
    (mux1_2x1
      (_object
        (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
    (alu_arth_sat
      (_object
        (_port (_internal c_out3 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal c_out2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal c_out1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c_out0 ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal sat_en ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal sub ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal r_in ~std_logic_vector{63~downto~0}~1310 0 46 (_entity (_in ))))
        (_port (_internal r_out ~std_logic_vector{63~downto~0}~1312 0 47 (_entity (_out ))))
      )
    )
    (mux64_2x1
      (_object
        (_port (_internal in1 ~std_logic_vector{63~downto~0}~1318 0 66 (_entity (_in ))))
        (_port (_internal in0 ~std_logic_vector{63~downto~0}~1320 0 67 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1322 0 69 (_entity (_out ))))
      )
    )
  )
  (_instantiation u1 0 84 (_component alu_arth_cntrl )
    (_port
      ((alu_arth_op)(arth_op))
      ((sub)(sub))
      ((sat)(sat))
      ((sel16_32)(sel16_32))
      ((as_cmp)(as_cmp))
    )
    (_use (_entity . alu_arth_cntrl)
    )
  )
  (_instantiation u2 0 90 (_component xor_64 )
    (_port
      ((A)(B))
      ((B)(sub))
      ((y)(b_postxor))
    )
    (_use (_entity . xor_64)
    )
  )
  (_instantiation u3 0 94 (_component alu_arth_cmpr )
    (_port
      ((A)(A))
      ((B)(B))
      ((sel16_32)(sel16_32))
      ((R)(r_postcmpr))
    )
    (_use (_entity . alu_arth_cmpr)
    )
  )
  (_instantiation u4 0 99 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_15_0)))
      ((B)(b_postxor(d_15_0)))
      ((c_in)(sub))
      ((R)(r_presat(d_15_0)))
      ((c_out)(c0out))
    )
    (_use (_entity . alu_arth_smadd16)
    )
  )
  (_instantiation u5 0 105 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_31_16)))
      ((B)(b_postxor(d_31_16)))
      ((c_in)(c1in))
      ((R)(r_presat(d_31_16)))
      ((c_out)(c1out))
    )
    (_use (_entity . alu_arth_smadd16)
    )
  )
  (_instantiation u6 0 111 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_47_32)))
      ((B)(b_postxor(d_47_32)))
      ((c_in)(sub))
      ((R)(r_presat(d_47_32)))
      ((c_out)(c2out))
    )
    (_use (_entity . alu_arth_smadd16)
    )
  )
  (_instantiation u7 0 117 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_63_48)))
      ((B)(b_postxor(d_63_48)))
      ((c_in)(c3in))
      ((R)(r_presat(d_63_48)))
      ((c_out)(c3out))
    )
    (_use (_entity . alu_arth_smadd16)
    )
  )
  (_instantiation u8 0 123 (_component mux1_2x1 )
    (_port
      ((in1)(c0out))
      ((in0)(sub))
      ((sel)(sel16_32))
      ((y)(c1in))
    )
    (_use (_entity . mux1_2x1)
    )
  )
  (_instantiation u9 0 128 (_component mux1_2x1 )
    (_port
      ((in1)(c2out))
      ((in0)(sub))
      ((sel)(sel16_32))
      ((y)(c3in))
    )
    (_use (_entity . mux1_2x1)
    )
  )
  (_instantiation u10 0 133 (_component alu_arth_sat )
    (_port
      ((c_out3)(c3out))
      ((c_out2)(c2out))
      ((c_out1)(c1out))
      ((c_out0)(c0out))
      ((sel16_32)(sel16_32))
      ((sat_en)(sat))
      ((sub)(sub))
      ((r_in)(r_presat))
      ((r_out)(r_postsat))
    )
    (_use (_entity . alu_arth_sat)
    )
  )
  (_instantiation u11 0 143 (_component mux64_2x1 )
    (_port
      ((in1)(r_postcmpr))
      ((in0)(r_postsat))
      ((sel)(as_cmp))
      ((y)(R))
    )
    (_use (_entity . mux64_2x1)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal arth_op ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal R ~std_logic_vector{63~downto~0}~124 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal r_presat ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal r_postsat ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal r_postcmpr ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal b_postxor ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal sub ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal sat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal as_cmp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal c1in ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c3in ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c0out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c1out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c2out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c3out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1329 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1330 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1331 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1332 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1333 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1334 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1335 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1336 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5534          1197166115859 Behavioral
(_unit VHDL (alu_arth_cmpr 0 14 (behavioral 0 21 ))
  (_version v35)
  (_time 1197166115859 2007.12.08 21:08:35)
  (_source (\./src/alu_arth_cmpr.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248410)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 16 (_entity (_in ))))
    (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal R ~std_logic_vector{63~downto~0}~124 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~135 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~139 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1311 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1312 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1313 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1314 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1315 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~31}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 31))))))
    (_type (_internal ~std_logic_vector{63{63~downto~31}~1317 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 31))))))
    (_type (_internal ~std_logic_vector{63{63~downto~31}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 31))))))
    (_type (_internal ~std_logic_vector{63{63~downto~31}~1319 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 31))))))
    (_type (_internal ~std_logic_vector{63{31~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~0}~1320 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~0}~1321 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(3(d_31_0))(3(d_63_31))(3(d_15_0))(3(d_31_16))(3(d_47_32))(3(d_63_48)))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000049 55 1736          1197166116376 dataflow
(_unit VHDL (alu_arth_cntrl 0 14 (dataflow 0 22 ))
  (_version v35)
  (_time 1197166116375 2007.12.08 21:08:36)
  (_source (\./src/alu_arth_cntrl.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248582)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal alu_arth_op ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal sub ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sat ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal as_cmp ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_alias((sub)(alu_arth_op(0))))(_target(1))(_sensitivity(0(0))))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(2))))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_target(3))(_sensitivity(0(1))(0(2))))))
      (line__34(_architecture 3 0 34 (_assignment (_simple)(_target(4))(_sensitivity(0(1))(0(2))(0(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataflow 4 -1
  )
)
I 000049 55 3890          1197166116782 dataflow
(_unit VHDL (alu_arth_sat 0 13 (dataflow 0 25 ))
  (_version v35)
  (_time 1197166116781 2007.12.08 21:08:36)
  (_source (\./src/alu_arth_sat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248910)
    (_use )
  )
  (_object
    (_port (_internal c_out3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal c_out2 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal c_out1 ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal c_out0 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal sat_en ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal sub ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal r_in ~std_logic_vector{63~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal r_out ~std_logic_vector{63~downto~0}~122 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~133 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~134 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~135 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(8(d_15_0)))(_sensitivity(3)(2)(5)(6)(4)(7(d_15_0))(7(31))(7(15))))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_target(8(d_31_16)))(_sensitivity(2)(5)(6)(7(d_31_16))(7(31))))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_target(8(d_47_32)))(_sensitivity(5)(6)(0)(4)(7(d_47_32))(7(63))(7(47))(1)))))
      (line__45(_architecture 3 0 45 (_assignment (_simple)(_target(8(d_63_48)))(_sensitivity(5)(6)(0)(7(d_63_48))(7(31))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . dataflow 4 -1
  )
)
I 000050 55 3400          1197166117031 structure
(_unit VHDL (alu_arth_smadd4 0 14 (structure 0 23 ))
  (_version v35)
  (_time 1197166117031 2007.12.08 21:08:37)
  (_source (\./src/alu_arth_smadd4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162249129)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal b ~std_logic_vector{3~downto~0}~122 0 16 (_entity (_in ))))
    (_port (_internal c_in ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r ~std_logic_vector{3~downto~0}~124 0 18 (_entity (_out ))))
    (_port (_internal P_out ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal G_out ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal p ~std_logic_vector{3~downto~0}~13 0 25 (_architecture (_uni ))))
    (_signal (_internal g ~std_logic_vector{3~downto~0}~13 0 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~1}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_signal (_internal c ~std_logic_vector{3~downto~1}~13 0 27 (_architecture (_uni ))))
    (_process
      (line__31(_architecture 0 0 31 (_assignment (_simple)(_target(6))(_sensitivity(1)(0)))))
      (line__32(_architecture 1 0 32 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__33(_architecture 2 0 33 (_assignment (_simple)(_target(8(1)))(_sensitivity(6(0))(7(0))(2)))))
      (line__34(_architecture 3 0 34 (_assignment (_simple)(_target(8(2)))(_sensitivity(6(0))(6(1))(7(0))(7(1))(2)))))
      (line__35(_architecture 4 0 35 (_assignment (_simple)(_target(8(3)))(_sensitivity(6(0))(6(1))(6(2))(7(0))(7(1))(7(2))(2)))))
      (line__37(_architecture 5 0 37 (_assignment (_simple)(_target(3(0)))(_sensitivity(1(0))(2)(0(0))))))
      (line__38(_architecture 6 0 38 (_assignment (_simple)(_target(3(1)))(_sensitivity(1(1))(8(1))(0(1))))))
      (line__39(_architecture 7 0 39 (_assignment (_simple)(_target(3(2)))(_sensitivity(1(2))(8(2))(0(2))))))
      (line__40(_architecture 8 0 40 (_assignment (_simple)(_target(3(3)))(_sensitivity(1(3))(8(3))(0(3))))))
      (line__42(_architecture 9 0 42 (_assignment (_simple)(_target(4))(_sensitivity(6(3))(6(2))(6(1))(6(0))))))
      (line__43(_architecture 10 0 43 (_assignment (_simple)(_target(5))(_sensitivity(6(1))(6(2))(6(3))(7(0))(7(1))(7(2))(7(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structure 11 -1
  )
)
I 000046 55 6274          1197166117251 mixed
(_unit VHDL (alu_arth_smadd16 0 15 (mixed 0 23 ))
  (_version v35)
  (_time 1197166117250 2007.12.08 21:08:37)
  (_source (\./src/alu_arth_smadd16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162249407)
    (_use )
  )
  (_component
    (alu_arth_smadd4
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~13 0 26 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal c_in ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal r ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_out ))))
        (_port (_internal P_out ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal G_out ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
  )
  (_instantiation add_0 0 41 (_component alu_arth_smadd4 )
    (_port
      ((a)(a(d_3_0)))
      ((b)(b(d_3_0)))
      ((c_in)(c_in))
      ((r)(r(d_3_0)))
      ((P_out)(P(0)))
      ((G_out)(G(0)))
    )
    (_use (_entity . alu_arth_smadd4)
    )
  )
  (_instantiation add_1 0 43 (_component alu_arth_smadd4 )
    (_port
      ((a)(a(d_7_4)))
      ((b)(b(d_7_4)))
      ((c_in)(C(1)))
      ((r)(r(d_7_4)))
      ((P_out)(P(1)))
      ((G_out)(G(1)))
    )
    (_use (_entity . alu_arth_smadd4)
    )
  )
  (_instantiation add_2 0 45 (_component alu_arth_smadd4 )
    (_port
      ((a)(a(d_11_8)))
      ((b)(b(d_11_8)))
      ((c_in)(C(2)))
      ((r)(r(d_11_8)))
      ((P_out)(P(2)))
      ((G_out)(G(2)))
    )
    (_use (_entity . alu_arth_smadd4)
    )
  )
  (_instantiation add_3 0 47 (_component alu_arth_smadd4 )
    (_port
      ((a)(a(d_15_12)))
      ((b)(b(d_15_12)))
      ((c_in)(C(3)))
      ((r)(r(d_15_12)))
      ((P_out)(P(3)))
      ((G_out)(G(3)))
    )
    (_use (_entity . alu_arth_smadd4)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal a ~std_logic_vector{15~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal b ~std_logic_vector{15~downto~0}~122 0 17 (_entity (_in ))))
    (_port (_internal c_in ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal r ~std_logic_vector{15~downto~0}~124 0 19 (_entity (_out ))))
    (_port (_internal c_out ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal P ~std_logic_vector{3~downto~0}~1310 0 34 (_architecture (_uni ))))
    (_signal (_internal G ~std_logic_vector{3~downto~0}~1310 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~1}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_signal (_internal C ~std_logic_vector{3~downto~1}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~1311 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~1312 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1313 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1318 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_target(7(1)))(_sensitivity(5(0))(6(0))(2)))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_target(7(2)))(_sensitivity(5(0))(5(1))(6(0))(6(1))(2)))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_target(7(3)))(_sensitivity(5(0))(5(1))(5(2))(6(0))(6(1))(6(2))(2)))))
      (line__52(_architecture 3 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5(0))(5(1))(5(2))(5(3))(6(0))(6(1))(6(2))(6(3))(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mixed 4 -1
  )
)
I 000049 55 2603          1197166117501 behavior
(_unit VHDL (alu_arth_tb_vhd 0 13 (behavior 0 16 ))
  (_version v35)
  (_time 1197166117500 2007.12.08 21:08:37)
  (_source (\./src/alu_arth_tb.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162249613)
    (_use )
  )
  (_component
    (alu_arth
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~132 0 22 (_entity (_in ))))
        (_port (_internal arth_op ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{63~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation uut 0 39 (_component alu_arth )
    (_port
      ((A)(A))
      ((B)(B))
      ((arth_op)(arth_op))
      ((R)(R))
    )
    (_use (_entity . alu_arth)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal A ~std_logic_vector{63~downto~0}~136 0 29 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal B ~std_logic_vector{63~downto~0}~136 0 30 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal arth_op ~std_logic_vector{3~downto~0}~138 0 31 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal R ~std_logic_vector{63~downto~0}~136 0 34 (_architecture (_uni ))))
    (_process
      (tb(_architecture 0 0 46 (_process (_wait_for))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
I 000049 55 5736          1197166117797 dataflow
(_unit VHDL (alu_logshift 0 15 (dataflow 0 23 ))
  (_version v35)
  (_time 1197166117796 2007.12.08 21:08:37)
  (_source (\./src/alu_logshift.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162249876)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal shftamnt ~std_logic_vector{3~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal logshift_op ~std_logic_vector{2~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal R ~std_logic_vector{63~downto~0}~124 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~135 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~137 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~139 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1310 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1311 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1313 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1315 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1317 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1319 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1321 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1323 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_simple)(_target(4(d_15_0))(4(d_31_16))(4(d_47_32))(4(d_63_48))(4))(_sensitivity(2)(1)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . dataflow 1 -1
  )
)
I 000049 55 1326          1197166118094 dataflow
(_unit VHDL (control 0 14 (dataflow 0 20 ))
  (_version v35)
  (_time 1197166118093 2007.12.08 21:08:38)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250144)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal OpCode ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal ASrc ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal WB ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0(0))(0(1))(0(2))(0(3))))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(0(0))(0(1))(0(2))(0(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataflow 2 -1
  )
)
I 000049 55 2876          1197166118251 dataflow
(_unit VHDL (instrint 0 15 (dataflow 0 23 ))
  (_version v35)
  (_time 1197166118250 2007.12.08 21:08:38)
  (_source (\./src/instrint.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250347)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Instr ~std_logic_vector{15~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal OpCode ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~122 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~124 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~126 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((Opcode)(Instr(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((RD_Reg2)(Instr(d_11_8))))(_target(3))(_sensitivity(0(d_11_8))))))
      (line__29(_architecture 2 0 29 (_assignment (_simple)(_alias((RD_Reg1)(Instr(d_7_4))))(_target(2))(_sensitivity(0(d_7_4))))))
      (line__30(_architecture 3 0 30 (_assignment (_simple)(_alias((WR_Reg)(Instr(d_3_0))))(_target(4))(_sensitivity(0(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataflow 4 -1
  )
)
I 000050 55 1699          1197166118391 structure
(_unit VHDL (mux64_2x1 0 14 (structure 0 21 ))
  (_version v35)
  (_time 1197166118390 2007.12.08 21:08:38)
  (_source (\./src/misc.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250535)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{63~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{63~downto~0}~122 0 16 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal y ~std_logic_vector{63~downto~0}~124 0 18 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . structure 1 -1
  )
)
I 000050 55 1854          1197166118563 structure
(_unit VHDL (mux64_2x1_2 0 34 (structure 0 41 ))
  (_version v35)
  (_time 1197166118562 2007.12.08 21:08:38)
  (_source (\./src/misc.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250738)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{63~downto~0}~126 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{63~downto~0}~128 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sel ~std_logic_vector{3~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1210 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal y ~std_logic_vector{63~downto~0}~1210 0 38 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2(0))(2(1))(2(2))(2(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . structure 1 -1
  )
)
I 000050 55 1043          1197166118985 structure
(_unit VHDL (mux1_2x1 0 57 (structure 0 64 ))
  (_version v35)
  (_time 1197166118984 2007.12.08 21:08:38)
  (_source (\./src/misc.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250938)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
    (_process
      (line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . structure 1 -1
  )
)
I 000050 55 1646          1197166119157 structure
(_unit VHDL (xor_64 0 77 (structure 0 83 ))
  (_version v35)
  (_time 1197166119156 2007.12.08 21:08:39)
  (_source (\./src/misc.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162251128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~1212 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal a ~std_logic_vector{63~downto~0}~1212 0 78 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1214 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal y ~std_logic_vector{63~downto~0}~1214 0 80 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal b_extnd ~std_logic_vector{63~downto~0}~13 0 85 (_architecture (_uni ))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structure 2 -1
  )
)
I 000051 55 29523         1197166119360 BEHAVIORAL
(_unit VHDL (mmx_lite 0 15 (behavioral 0 33 ))
  (_version v35)
  (_time 1197166119359 2007.12.08 21:08:39)
  (_source (\./src/mmx_lite.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162251332)
    (_use )
  )
  (_component
    (alu
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1320 0 52 (_entity (_in ))))
        (_port (_internal ALU_Op ~std_logic_vector{3~downto~0}~1322 0 53 (_entity (_in ))))
        (_port (_internal Rs2 ~std_logic_vector{3~downto~0}~1324 0 54 (_entity (_in ))))
        (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~1326 0 55 (_entity (_out ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1328 0 56 (_entity (_in ))))
      )
    )
    (control
      (_object
        (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1330 0 60 (_entity (_in ))))
        (_port (_internal WB ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ASrc ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
    (mux64_2x1
      (_object
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal in1 ~std_logic_vector{63~downto~0}~1332 0 67 (_entity (_in ))))
        (_port (_internal in0 ~std_logic_vector{63~downto~0}~1334 0 68 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1336 0 69 (_entity (_out ))))
      )
    )
    (pipereg_idex
      (_object
        (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal ID_ALUOp ~std_logic_vector{3~downto~0}~1338 0 74 (_entity (_in ))))
        (_port (_internal ID_A ~std_logic_vector{63~downto~0}~1340 0 75 (_entity (_in ))))
        (_port (_internal ID_B ~std_logic_vector{63~downto~0}~1342 0 76 (_entity (_in ))))
        (_port (_internal ID_WB_Reg ~std_logic_vector{3~downto~0}~1344 0 77 (_entity (_in ))))
        (_port (_internal EX_WB ~extieee.std_logic_1164.std_logic 0 78 (_entity (_out ))))
        (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~1346 0 79 (_entity (_out ))))
        (_port (_internal EX_A ~std_logic_vector{63~downto~0}~1348 0 80 (_entity (_out ))))
        (_port (_internal EX_B ~std_logic_vector{63~downto~0}~1350 0 81 (_entity (_out ))))
        (_port (_internal ID_RD_Reg2 ~std_logic_vector{3~downto~0}~1352 0 82 (_entity (_in ))))
        (_port (_internal EX_RD_Reg2 ~std_logic_vector{3~downto~0}~1354 0 83 (_entity (_out ))))
        (_port (_internal EX_WB_Reg ~std_logic_vector{3~downto~0}~1356 0 84 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
      )
    )
    (registerfile
      (_object
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~1358 0 91 (_entity (_in ))))
        (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~1360 0 92 (_entity (_in ))))
        (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1362 0 93 (_entity (_in ))))
        (_port (_internal WR_Data ~std_logic_vector{63~downto~0}~1364 0 94 (_entity (_in ))))
        (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~1366 0 95 (_entity (_out ))))
        (_port (_internal RD_Data1 ~std_logic_vector{63~downto~0}~1368 0 96 (_entity (_out ))))
      )
    )
    (instrint
      (_object
        (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1370 0 100 (_entity (_out ))))
        (_port (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~1372 0 101 (_entity (_out ))))
        (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~1374 0 102 (_entity (_out ))))
        (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1376 0 103 (_entity (_out ))))
        (_port (_internal Instr ~std_logic_vector{15~downto~0}~13 0 104 (_entity (_in ))))
      )
    )
  )
  (_instantiation XLXI_1 0 120 (_component alu )
    (_port
      ((A(d_63_0))(EX_A_DUMMY(d_63_0)))
      ((ALU_Op(d_3_0))(EX_ALUOp_DUMMY(d_3_0)))
      ((Rs2(d_3_0))(ShftAmnt(d_3_0)))
      ((ALUOut(d_63_0))(ALUOut_DUMMY(d_63_0)))
      ((B(d_63_0))(EX_B_DUMMY(d_63_0)))
    )
    (_use (_entity . alu)
      (_port
        ((A)(A))
        ((B)(B))
        ((ALU_Op)(ALU_Op))
        ((Rs2)(Rs2))
        ((ALUOut)(ALUOut))
      )
    )
  )
  (_instantiation XLXI_2 0 127 (_component control )
    (_port
      ((OpCode(d_3_0))(OpCode_DUMMY(d_3_0)))
      ((WB)(ID_WB_DUMMY))
      ((ASrc)(ASrc))
    )
    (_use (_entity . control)
      (_port
        ((OpCode)(OpCode))
        ((ASrc)(ASrc))
        ((WB)(WB))
      )
    )
  )
  (_instantiation XLXI_3 0 132 (_component mux64_2x1 )
    (_port
      ((sel)(ASrc))
      ((in1(d_63_0))(Data_In(d_63_0)))
      ((in0(d_63_0))(RD_Data1(d_63_0)))
      ((y(d_63_0))(ASource_DUMMY(d_63_0)))
    )
    (_use (_entity . mux64_2x1)
      (_port
        ((in1)(in1))
        ((in0)(in0))
        ((sel)(sel))
        ((y)(y))
      )
    )
  )
  (_instantiation XLXI_4 0 138 (_component pipereg_idex )
    (_port
      ((ID_WB)(ID_WB_DUMMY))
      ((ID_ALUOp(d_3_0))(OpCode_DUMMY(d_3_0)))
      ((ID_A(d_63_0))(ASource_DUMMY(d_63_0)))
      ((ID_B(d_63_0))(RD_Data2_DUMMY(d_63_0)))
      ((ID_WB_Reg(d_3_0))(WR_Reg_DUMMY(d_3_0)))
      ((EX_WB)(RegWrite_DUMMY))
      ((EX_ALUOp(d_3_0))(EX_ALUOp_DUMMY(d_3_0)))
      ((EX_A(d_63_0))(EX_A_DUMMY(d_63_0)))
      ((EX_B(d_63_0))(EX_B_DUMMY(d_63_0)))
      ((ID_RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0)))
      ((EX_RD_Reg2(d_3_0))(ShftAmnt(d_3_0)))
      ((EX_WB_Reg(d_3_0))(WB_Reg_DUMMY(d_3_0)))
      ((clk)(clk))
    )
    (_use (_entity . pipereg_idex)
      (_port
        ((ID_ALUOp)(ID_ALUOp))
        ((ID_A)(ID_A))
        ((ID_B)(ID_B))
        ((ID_WB_Reg)(ID_WB_Reg))
        ((ID_WB)(ID_WB))
        ((ID_RD_Reg2)(ID_RD_Reg2))
        ((EX_ALUOp)(EX_ALUOp))
        ((EX_A)(EX_A))
        ((EX_B)(EX_B))
        ((EX_WB_Reg)(EX_WB_Reg))
        ((EX_WB)(EX_WB))
        ((EX_RD_Reg2)(EX_RD_Reg2))
        ((clk)(clk))
      )
    )
  )
  (_instantiation XLXI_5 0 153 (_component registerfile )
    (_port
      ((RegWrite)(RegWrite_DUMMY))
      ((clk)(clk))
      ((RD_Reg1(d_3_0))(RD_Reg1(d_3_0)))
      ((RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0)))
      ((WR_Reg(d_3_0))(WB_Reg_DUMMY(d_3_0)))
      ((WR_Data(d_63_0))(ALUOut_DUMMY(d_63_0)))
      ((RD_Data2(d_63_0))(RD_Data2_DUMMY(d_63_0)))
      ((RD_Data1(d_63_0))(RD_Data1(d_63_0)))
    )
    (_use (_entity . registerfile)
      (_port
        ((RD_Reg1)(RD_Reg1))
        ((RD_Reg2)(RD_Reg2))
        ((WR_Reg)(WR_Reg))
        ((WR_Data)(WR_Data))
        ((RD_Data1)(RD_Data1))
        ((RD_Data2)(RD_Data2))
        ((RegWrite)(RegWrite))
        ((clk)(clk))
      )
    )
  )
  (_instantiation XLXI_6 0 163 (_component instrint )
    (_port
      ((OpCode(d_3_0))(OpCode_DUMMY(d_3_0)))
      ((RD_Reg1(d_3_0))(RD_Reg1(d_3_0)))
      ((RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0)))
      ((WR_Reg(d_3_0))(WR_Reg_DUMMY(d_3_0)))
      ((Instr(d_15_0))(Instr(d_15_0)))
    )
    (_use (_entity . instrint)
      (_port
        ((Instr)(Instr))
        ((OpCode)(OpCode))
        ((RD_Reg1)(RD_Reg1))
        ((RD_Reg2)(RD_Reg2))
        ((WR_Reg)(WR_Reg))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Data_In ~std_logic_vector{63~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Instr ~std_logic_vector{15~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~122 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ASource ~std_logic_vector{63~downto~0}~124 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal EX_A ~std_logic_vector{63~downto~0}~126 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal EX_B ~std_logic_vector{63~downto~0}~128 0 23 (_entity (_out ))))
    (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1210 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~1212 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~1214 0 27 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal WB_Reg ~std_logic_vector{3~downto~0}~1216 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1218 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1218 0 30 (_entity (_out ))))
    (_signal (_internal ASrc ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal RD_Data1 ~std_logic_vector{63~downto~0}~13 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal ShftAmnt ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal ID_WB_DUMMY ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal WB_Reg_DUMMY ~std_logic_vector{3~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal EX_A_DUMMY ~std_logic_vector{63~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal EX_B_DUMMY ~std_logic_vector{63~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal RegWrite_DUMMY ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal OpCode_DUMMY ~std_logic_vector{3~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal EX_ALUOp_DUMMY ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal RD_Reg2_DUMMY ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal ALUOut_DUMMY ~std_logic_vector{63~downto~0}~13 0 46 (_architecture (_uni ))))
    (_signal (_internal RD_Data2_DUMMY ~std_logic_vector{63~downto~0}~13 0 47 (_architecture (_uni ))))
    (_signal (_internal ASource_DUMMY ~std_logic_vector{63~downto~0}~13 0 48 (_architecture (_uni ))))
    (_signal (_internal WR_Reg_DUMMY ~std_logic_vector{3~downto~0}~13 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1348 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1350 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1364 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1366 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1368 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1377 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1378 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1379 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1380 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1381 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1382 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1383 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1384 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1385 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1386 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1387 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1388 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1389 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1390 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1391 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1392 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1393 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1394 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1395 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1396 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1397 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1398 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1399 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13100 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13101 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13102 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13103 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13104 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13105 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13106 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13107 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13108 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13109 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13110 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13111 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13112 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13113 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13114 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13115 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13116 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13117 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13118 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13119 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13120 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13121 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13122 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13123 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13124 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13125 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13126 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13127 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13128 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13129 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13130 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13131 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13132 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13133 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13134 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13135 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13136 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13137 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13138 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13139 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13140 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13141 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13142 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13143 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13144 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~0}~13 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~0}~13145 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13146 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13147 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13148 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13149 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13150 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13151 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13152 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13153 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__108(_architecture 0 0 108 (_assignment (_simple)(_alias((ALUOut(d_63_0))(ALUOut_DUMMY(d_63_0))))(_target(3(d_63_0)))(_sensitivity(27(d_63_0))))))
      (line__109(_architecture 1 0 109 (_assignment (_simple)(_alias((ASource(d_63_0))(ASource_DUMMY(d_63_0))))(_target(4(d_63_0)))(_sensitivity(29(d_63_0))))))
      (line__110(_architecture 2 0 110 (_assignment (_simple)(_alias((EX_A(d_63_0))(EX_A_DUMMY(d_63_0))))(_target(5(d_63_0)))(_sensitivity(21(d_63_0))))))
      (line__111(_architecture 3 0 111 (_assignment (_simple)(_alias((EX_ALUOp(d_3_0))(EX_ALUOp_DUMMY(d_3_0))))(_target(6(d_3_0)))(_sensitivity(25(d_3_0))))))
      (line__112(_architecture 4 0 112 (_assignment (_simple)(_alias((EX_B(d_63_0))(EX_B_DUMMY(d_63_0))))(_target(7(d_63_0)))(_sensitivity(22(d_63_0))))))
      (line__113(_architecture 5 0 113 (_assignment (_simple)(_alias((ID_WB)(ID_WB_DUMMY)))(_target(8))(_sensitivity(19)))))
      (line__114(_architecture 6 0 114 (_assignment (_simple)(_alias((OpCode(d_3_0))(OpCode_DUMMY(d_3_0))))(_target(9(d_3_0)))(_sensitivity(24(d_3_0))))))
      (line__115(_architecture 7 0 115 (_assignment (_simple)(_alias((RD_Data2(d_63_0))(RD_Data2_DUMMY(d_63_0))))(_target(10(d_63_0)))(_sensitivity(28(d_63_0))))))
      (line__116(_architecture 8 0 116 (_assignment (_simple)(_alias((RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0))))(_target(11(d_3_0)))(_sensitivity(26(d_3_0))))))
      (line__117(_architecture 9 0 117 (_assignment (_simple)(_alias((RegWrite)(RegWrite_DUMMY)))(_target(12))(_sensitivity(23)))))
      (line__118(_architecture 10 0 118 (_assignment (_simple)(_alias((WB_Reg(d_3_0))(WB_Reg_DUMMY(d_3_0))))(_target(13(d_3_0)))(_sensitivity(20(d_3_0))))))
      (line__119(_architecture 11 0 119 (_assignment (_simple)(_alias((WR_Reg(d_3_0))(WR_Reg_DUMMY(d_3_0))))(_target(14(d_3_0)))(_sensitivity(30(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHAVIORAL 12 -1
  )
)
I 000051 55 13604         1197166119766 behavioral
(_unit VHDL (mmx_lite_mmx_lite_sch_tb 0 17 (behavioral 0 20 ))
  (_version v35)
  (_time 1197166119765 2007.12.08 21:08:39)
  (_source (\./src/mmx_lite_tb.vhd\))
  (_use (std(standard))(std(textio))(ieee(std_logic_textio))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162251594)
    (_use )
  )
  (_component
    (MMX_Lite
      (_object
        (_port (_internal Data_In ~std_logic_vector{63~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal ASource ~std_logic_vector{63~downto~0}~132 0 24 (_entity (_out ))))
        (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~134 0 26 (_entity (_out ))))
        (_port (_internal WB_Reg ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
        (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~136 0 28 (_entity (_out ))))
        (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_out ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal EX_A ~std_logic_vector{63~downto~0}~1310 0 31 (_entity (_out ))))
        (_port (_internal EX_B ~std_logic_vector{63~downto~0}~1312 0 32 (_entity (_out ))))
        (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~1314 0 33 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1316 0 35 (_entity (_out ))))
        (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1318 0 36 (_entity (_out ))))
        (_port (_internal Instr ~std_logic_vector{15~downto~0}~13 0 37 (_entity (_in ))))
      )
    )
  )
  (_instantiation UUT 0 119 (_component MMX_Lite )
    (_port
      ((Data_In)(Data_In))
      ((ASource)(ID_A))
      ((ID_WB)(ID_Write))
      ((RD_Data2)(ID_B))
      ((WB_Reg)(EX_Rd))
      ((ALUOut)(EX_ALUOut))
      ((RD_Reg2)(ID_Rs2))
      ((RegWrite)(EX_Write))
      ((EX_A)(EX_A))
      ((EX_B)(EX_B))
      ((EX_ALUOp)(EX_Op))
      ((clk)(clk))
      ((WR_Reg)(ID_RD))
      ((OpCode)(ID_OP))
      ((Instr)(Instr))
    )
    (_use (_entity . mmx_lite)
      (_port
        ((clk)(clk))
        ((Data_In)(Data_In))
        ((Instr)(Instr))
        ((ALUOut)(ALUOut))
        ((ASource)(ASource))
        ((EX_A)(EX_A))
        ((EX_ALUOp)(EX_ALUOp))
        ((EX_B)(EX_B))
        ((ID_WB)(ID_WB))
        ((OpCode)(OpCode))
        ((RD_Data2)(RD_Data2))
        ((RD_Reg2)(RD_Reg2))
        ((RegWrite)(RegWrite))
        ((WB_Reg)(WB_Reg))
        ((WR_Reg)(WR_Reg))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal Data_In ~std_logic_vector{63~downto~0}~1320 0 40 (_architecture (_uni ))))
    (_signal (_internal ID_A ~std_logic_vector{63~downto~0}~1320 0 41 (_architecture (_uni ))))
    (_signal (_internal ID_Write ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal ID_B ~std_logic_vector{63~downto~0}~1320 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal EX_Rd ~std_logic_vector{3~downto~0}~1322 0 44 (_architecture (_uni ))))
    (_signal (_internal EX_ALUOut ~std_logic_vector{63~downto~0}~1320 0 45 (_architecture (_uni ))))
    (_signal (_internal ID_Rs2 ~std_logic_vector{3~downto~0}~1322 0 46 (_architecture (_uni ))))
    (_signal (_internal EX_Write ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal EX_A ~std_logic_vector{63~downto~0}~1320 0 48 (_architecture (_uni ))))
    (_signal (_internal EX_B ~std_logic_vector{63~downto~0}~1320 0 49 (_architecture (_uni ))))
    (_signal (_internal EX_Op ~std_logic_vector{3~downto~0}~1322 0 50 (_architecture (_uni ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal ID_RD ~std_logic_vector{3~downto~0}~1322 0 52 (_architecture (_uni ))))
    (_signal (_internal ID_OP ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Instr ~std_logic_vector{15~downto~0}~1324 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal test_vector 0 57 (_record (Data_In ~std_logic_vector{63~downto~0}~1326 )(Instr ~std_logic_vector{15~downto~0}~1328 ))))
    (_type (_internal test_vector_array 0 62 (_array test_vector ((_uto (i 0)(i 2147483647))))))
    (_type (_internal ~test_vector_array~13 0 64 (_array test_vector ((_to (i 0)(i 15))))))
    (_constant (_internal test_vectors ~test_vector_array~13 0 64 (_architecture (_code 1))))
    (_variable (_internal output_line ~extstd.textio.LINE 0 140 (_process 0 )))
    (_process
      (tb(_architecture 0 0 139 (_process (_wait_for)(_target(0)(11)(14))(_read(1)(3)(4)(5)(6)(7)(8)(9)(10)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external WRITE (std textio 22))
      (_external WRITE (std textio 24))
      (_external WRITELINE (std textio 17))
      (_external WRITE (ieee std_logic_textio 8))
      (_external HWRITE (ieee std_logic_textio 14))
      (_external WRITE (ieee std_logic_textio 4))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extstd.textio.SIDE (std textio SIDE)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extstd.textio.WIDTH (std textio WIDTH)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_file (_external std.textio.output(std textio 1)))
  )
  (_static
    (32 67 101 108 108 45 76 105 116 101 )
    (32 32 32 32 32 32 73 68 38 82 100 32 32 32 32 32 111 112 58 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (78 79 80 32 32 32 32 32 )
    (108 118 32 32 32 )
    (97 110 100 32 32 32 )
    (111 114 32 32 32 32 )
    (120 111 114 32 32 32 32 )
    (114 111 116 105 32 32 32 )
    (114 111 116 104 105 32 )
    (115 108 104 108 104 105 32 )
    (97 32 32 )
    (115 102 119 32 32 )
    (97 104 32 32 )
    (115 102 104 32 32 )
    (97 104 115 32 )
    (115 102 104 115 32 )
    (109 112 121 117 )
    (97 98 115 100 98 32 32 32 )
    (32 32 32 32 114 100 58 )
    (32 32 32 32 100 97 116 97 95 111 112 49 58 )
    (32 32 32 32 114 115 50 58 )
    (32 32 32 32 100 97 116 97 95 111 112 50 58 )
    (32 32 32 32 32 32 69 88 38 87 66 32 32 32 32 32 111 112 58 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (78 79 80 32 32 32 32 32 )
    (108 118 32 32 32 )
    (97 110 100 32 32 32 )
    (111 114 32 32 32 32 )
    (120 111 114 32 32 32 32 )
    (114 111 116 105 32 32 32 )
    (114 111 116 104 105 32 )
    (115 108 104 108 104 105 32 )
    (97 32 32 )
    (115 102 119 32 32 )
    (97 104 32 32 )
    (115 102 104 32 32 )
    (97 104 115 32 )
    (115 102 104 115 32 )
    (109 112 121 117 )
    (97 98 115 100 98 32 32 32 )
    (32 32 32 32 119 114 101 103 58 )
    (32 32 32 32 119 100 97 116 97 58 )
    (32 32 32 32 100 97 116 97 95 111 112 49 58 )
    (32 32 32 32 100 97 116 97 95 111 112 50 58 )
    (32 32 32 32 119 114 105 116 101 58 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 2 3 3 2 2 3 3 2 2 2 3 2 2 2 3 2 2 3 2 2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 3 2 3 3 3 3 3 3 3 2 3 2 2 2 2 3 2 3 2 3 2 3 3 2 2 2 2 2 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 2 2 3 2 2 2 3 3 3 3 3 3 2 2 3 3 3 3 3 2 3 3 3 2 2 3 3 3 3 2 2 3 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 3 2 2 2 3 2 2 2 3 2 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 3 2 2 2 2 2 2 3 2 3 3 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 2 2 2 2 3 3 3 3 3 3 3 3 3 3 2 2 2 3 2 3 2 3 3 2 2 3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 2 3 2 3 3 2 2 3 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 3 2 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 3 3 3 2 3 2 2 2 2 2 3 3 2 3 )
    (3 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 3 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
I 000049 55 4862          1197166120001 dataflow
(_unit VHDL (pipereg_idex 0 14 (dataflow 0 30 ))
  (_version v35)
  (_time 1197166120000 2007.12.08 21:08:40)
  (_source (\./src/pipereg_idex.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162251910)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ALUOp ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ID_A ~std_logic_vector{63~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ID_B ~std_logic_vector{63~downto~0}~122 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_WB_Reg ~std_logic_vector{3~downto~0}~124 0 18 (_entity (_in ))))
    (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_RD_Reg2 ~std_logic_vector{3~downto~0}~126 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~128 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal EX_A ~std_logic_vector{63~downto~0}~1210 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1212 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal EX_B ~std_logic_vector{63~downto~0}~1212 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal EX_WB_Reg ~std_logic_vector{3~downto~0}~1214 0 24 (_entity (_out ))))
    (_port (_internal EX_WB ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal EX_RD_Reg2 ~std_logic_vector{3~downto~0}~1216 0 26 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALUOp ~std_logic_vector{3~downto~0}~13 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal A ~std_logic_vector{63~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal B ~std_logic_vector{63~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal WB_Reg ~std_logic_vector{3~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal WB ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_process
      (write(_architecture 0 0 37 (_process (_simple)(_target(13)(14)(15)(16)(17)(18))(_sensitivity(12))(_read(1)(5)(3)(2)(4)(0)))))
      (line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((EX_ALUOp)(ALUOp)))(_target(6))(_sensitivity(13)))))
      (line__50(_architecture 2 0 50 (_assignment (_simple)(_alias((EX_A)(A)))(_target(7))(_sensitivity(14)))))
      (line__51(_architecture 3 0 51 (_assignment (_simple)(_alias((EX_B)(B)))(_target(8))(_sensitivity(15)))))
      (line__52(_architecture 4 0 52 (_assignment (_simple)(_alias((EX_WB_Reg)(WB_Reg)))(_target(9))(_sensitivity(16)))))
      (line__53(_architecture 5 0 53 (_assignment (_simple)(_alias((EX_WB)(WB)))(_target(10))(_sensitivity(18)))))
      (line__54(_architecture 6 0 54 (_assignment (_simple)(_alias((EX_RD_Reg2)(RD_Reg2)))(_target(11))(_sensitivity(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataflow 7 -1
  )
)
I 000049 55 2851          1197166120172 dataflow
(_unit VHDL (registerfile 0 15 (dataflow 0 26 ))
  (_version v35)
  (_time 1197166120171 2007.12.08 21:08:40)
  (_source (\./src/registerfile.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162252129)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~122 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~124 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal WR_Data ~std_logic_vector{63~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal RD_Data1 ~std_logic_vector{63~downto~0}~126 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~128 0 21 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal regf 0 27 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal regfile regf 0 28 (_architecture (_uni ))))
    (_process
      (read(_architecture 0 0 32 (_process (_simple)(_target(5)(4))(_sensitivity(1)(3)(0)(2))(_read(6)(8)))))
      (write(_architecture 1 0 48 (_process (_simple)(_target(8))(_sensitivity(7))(_read(3)(2)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (8)
  )
  (_model . dataflow 2 -1
  )
)
I 000051 55 13604         1197166682501 behavioral
(_unit VHDL (mmx_lite_mmx_lite_sch_tb 0 17 (behavioral 0 20 ))
  (_version v35)
  (_time 1197166682500 2007.12.08 21:18:02)
  (_source (\./src/mmx_lite_tb.vhd\))
  (_use (std(standard))(std(textio))(ieee(std_logic_textio))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162251594)
    (_use )
  )
  (_component
    (MMX_Lite
      (_object
        (_port (_internal Data_In ~std_logic_vector{63~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal ASource ~std_logic_vector{63~downto~0}~132 0 24 (_entity (_out ))))
        (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~134 0 26 (_entity (_out ))))
        (_port (_internal WB_Reg ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
        (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~136 0 28 (_entity (_out ))))
        (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_out ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal EX_A ~std_logic_vector{63~downto~0}~1310 0 31 (_entity (_out ))))
        (_port (_internal EX_B ~std_logic_vector{63~downto~0}~1312 0 32 (_entity (_out ))))
        (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~1314 0 33 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1316 0 35 (_entity (_out ))))
        (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1318 0 36 (_entity (_out ))))
        (_port (_internal Instr ~std_logic_vector{15~downto~0}~13 0 37 (_entity (_in ))))
      )
    )
  )
  (_instantiation UUT 0 119 (_component MMX_Lite )
    (_port
      ((Data_In)(Data_In))
      ((ASource)(ID_A))
      ((ID_WB)(ID_Write))
      ((RD_Data2)(ID_B))
      ((WB_Reg)(EX_Rd))
      ((ALUOut)(EX_ALUOut))
      ((RD_Reg2)(ID_Rs2))
      ((RegWrite)(EX_Write))
      ((EX_A)(EX_A))
      ((EX_B)(EX_B))
      ((EX_ALUOp)(EX_Op))
      ((clk)(clk))
      ((WR_Reg)(ID_RD))
      ((OpCode)(ID_OP))
      ((Instr)(Instr))
    )
    (_use (_entity . mmx_lite)
      (_port
        ((clk)(clk))
        ((Data_In)(Data_In))
        ((Instr)(Instr))
        ((ALUOut)(ALUOut))
        ((ASource)(ASource))
        ((EX_A)(EX_A))
        ((EX_ALUOp)(EX_ALUOp))
        ((EX_B)(EX_B))
        ((ID_WB)(ID_WB))
        ((OpCode)(OpCode))
        ((RD_Data2)(RD_Data2))
        ((RD_Reg2)(RD_Reg2))
        ((RegWrite)(RegWrite))
        ((WB_Reg)(WB_Reg))
        ((WR_Reg)(WR_Reg))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal Data_In ~std_logic_vector{63~downto~0}~1320 0 40 (_architecture (_uni ))))
    (_signal (_internal ID_A ~std_logic_vector{63~downto~0}~1320 0 41 (_architecture (_uni ))))
    (_signal (_internal ID_Write ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal ID_B ~std_logic_vector{63~downto~0}~1320 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal EX_Rd ~std_logic_vector{3~downto~0}~1322 0 44 (_architecture (_uni ))))
    (_signal (_internal EX_ALUOut ~std_logic_vector{63~downto~0}~1320 0 45 (_architecture (_uni ))))
    (_signal (_internal ID_Rs2 ~std_logic_vector{3~downto~0}~1322 0 46 (_architecture (_uni ))))
    (_signal (_internal EX_Write ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal EX_A ~std_logic_vector{63~downto~0}~1320 0 48 (_architecture (_uni ))))
    (_signal (_internal EX_B ~std_logic_vector{63~downto~0}~1320 0 49 (_architecture (_uni ))))
    (_signal (_internal EX_Op ~std_logic_vector{3~downto~0}~1322 0 50 (_architecture (_uni ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal ID_RD ~std_logic_vector{3~downto~0}~1322 0 52 (_architecture (_uni ))))
    (_signal (_internal ID_OP ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Instr ~std_logic_vector{15~downto~0}~1324 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal test_vector 0 57 (_record (Data_In ~std_logic_vector{63~downto~0}~1326 )(Instr ~std_logic_vector{15~downto~0}~1328 ))))
    (_type (_internal test_vector_array 0 62 (_array test_vector ((_uto (i 0)(i 2147483647))))))
    (_type (_internal ~test_vector_array~13 0 64 (_array test_vector ((_to (i 0)(i 15))))))
    (_constant (_internal test_vectors ~test_vector_array~13 0 64 (_architecture (_code 1))))
    (_variable (_internal output_line ~extstd.textio.LINE 0 140 (_process 0 )))
    (_process
      (tb(_architecture 0 0 139 (_process (_wait_for)(_target(0)(11)(14))(_read(1)(3)(4)(5)(6)(7)(8)(9)(10)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external WRITE (std textio 22))
      (_external WRITE (std textio 24))
      (_external WRITELINE (std textio 17))
      (_external WRITE (ieee std_logic_textio 8))
      (_external HWRITE (ieee std_logic_textio 14))
      (_external WRITE (ieee std_logic_textio 4))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extstd.textio.SIDE (std textio SIDE)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extstd.textio.WIDTH (std textio WIDTH)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_file (_external std.textio.output(std textio 1)))
  )
  (_static
    (32 67 101 108 108 45 76 105 116 101 )
    (32 32 32 32 32 32 73 68 38 82 100 32 32 32 32 32 111 112 58 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (78 79 80 32 32 32 32 32 )
    (108 118 32 32 32 )
    (97 110 100 32 32 32 )
    (111 114 32 32 32 32 )
    (120 111 114 32 32 32 32 )
    (114 111 116 105 32 32 32 )
    (114 111 116 104 105 32 )
    (115 108 104 108 104 105 32 )
    (97 32 32 )
    (115 102 119 32 32 )
    (97 104 32 32 )
    (115 102 104 32 32 )
    (97 104 115 32 )
    (115 102 104 115 32 )
    (109 112 121 117 )
    (97 98 115 100 98 32 32 32 )
    (32 32 32 32 114 100 58 )
    (32 32 32 32 100 97 116 97 95 111 112 49 58 )
    (32 32 32 32 114 115 50 58 )
    (32 32 32 32 100 97 116 97 95 111 112 50 58 )
    (32 32 32 32 32 32 69 88 38 87 66 32 32 32 32 32 111 112 58 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (78 79 80 32 32 32 32 32 )
    (108 118 32 32 32 )
    (97 110 100 32 32 32 )
    (111 114 32 32 32 32 )
    (120 111 114 32 32 32 32 )
    (114 111 116 105 32 32 32 )
    (114 111 116 104 105 32 )
    (115 108 104 108 104 105 32 )
    (97 32 32 )
    (115 102 119 32 32 )
    (97 104 32 32 )
    (115 102 104 32 32 )
    (97 104 115 32 )
    (115 102 104 115 32 )
    (109 112 121 117 )
    (97 98 115 100 98 32 32 32 )
    (32 32 32 32 119 114 101 103 58 )
    (32 32 32 32 119 100 97 116 97 58 )
    (32 32 32 32 100 97 116 97 95 111 112 49 58 )
    (32 32 32 32 100 97 116 97 95 111 112 50 58 )
    (32 32 32 32 119 114 105 116 101 58 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 2 3 3 2 2 3 3 2 2 2 3 2 2 2 3 2 2 3 2 2 2 3 2 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 3 2 3 3 3 3 3 3 3 2 3 2 2 2 2 3 2 3 2 3 2 3 3 2 2 2 2 2 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 2 2 3 2 2 2 3 3 3 3 3 3 2 2 3 3 3 3 3 2 3 3 3 2 2 3 3 3 3 2 2 3 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 3 2 2 2 3 2 2 2 3 2 2 2 3 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 3 2 2 2 2 2 2 3 2 3 3 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 2 2 2 2 3 3 3 3 3 3 3 3 3 3 2 2 2 3 2 3 2 3 3 2 2 3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 2 3 2 3 3 2 2 3 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 3 2 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 3 3 3 2 3 2 2 2 2 2 3 3 2 3 )
    (3 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 3 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
I 000050 55 6192          1197168879344 Structure
(_unit VHDL (alu 0 14 (structure 0 22 ))
  (_version v35)
  (_time 1197168879343 2007.12.08 21:54:39)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248251)
    (_use )
  )
  (_component
    (alu_logshift
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~138 0 26 (_entity (_in ))))
        (_port (_internal shftamnt ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal logshift_op ~std_logic_vector{2~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{63~downto~0}~1310 0 29 (_entity (_out ))))
      )
    )
    (alu_arth
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal arth_op ~std_logic_vector{3~downto~0}~1316 0 35 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{63~downto~0}~1318 0 36 (_entity (_out ))))
      )
    )
    (mux64_2x1_2
      (_object
        (_port (_internal in1 ~std_logic_vector{63~downto~0}~1320 0 40 (_entity (_in ))))
        (_port (_internal in0 ~std_logic_vector{63~downto~0}~1322 0 41 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1324 0 42 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1326 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation u1 0 50 (_component alu_logshift )
    (_port
      ((A)(A))
      ((B)(B))
      ((shftamnt)(B(d_3_0)))
      ((logshift_op)(ALU_Op(d_2_0)))
      ((R)(LogShift_Out))
    )
    (_use (_entity . alu_logshift)
    )
  )
  (_instantiation u2 0 56 (_component alu_arth )
    (_port
      ((A)(A))
      ((B)(B))
      ((arth_op)(ALU_Op))
      ((R)(Arth_Out))
    )
    (_use (_entity . alu_arth)
    )
  )
  (_instantiation u3 0 61 (_component mux64_2x1_2 )
    (_port
      ((in1)(Arth_Out))
      ((in0)(LogShift_Out))
      ((sel)(ALU_Op(d_3_0)))
      ((y)(ALUOut))
    )
    (_use (_entity . mux64_2x1_2)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALU_Op ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Rs2 ~std_logic_vector{3~downto~0}~124 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~126 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal Arth_Out ~std_logic_vector{63~downto~0}~1328 0 46 (_architecture (_uni ))))
    (_signal (_internal LogShift_Out ~std_logic_vector{63~downto~0}~1328 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 12626         1197168879407 structure
(_unit VHDL (alu_arth 0 14 (structure 0 21 ))
  (_version v35)
  (_time 1197168879406 2007.12.08 21:54:39)
  (_source (\./src/alu_arth.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248332)
    (_use )
  )
  (_component
    (alu_arth_cntrl
      (_object
        (_port (_internal alu_arth_op ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal sub ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal sat ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
        (_port (_internal as_cmp ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (xor_64
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1324 0 73 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1326 0 75 (_entity (_out ))))
      )
    )
    (alu_arth_cmpr
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~13 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~136 0 33 (_entity (_in ))))
        (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{63~downto~0}~138 0 35 (_entity (_out ))))
      )
    )
    (alu_arth_smadd16
      (_object
        (_port (_internal A ~std_logic_vector{15~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{15~downto~0}~1314 0 52 (_entity (_in ))))
        (_port (_internal c_in ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{15~downto~0}~1316 0 54 (_entity (_out ))))
        (_port (_internal c_out ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
      )
    )
    (mux1_2x1
      (_object
        (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
    (alu_arth_sat
      (_object
        (_port (_internal c_out3 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal c_out2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal c_out1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c_out0 ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal sat_en ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal sub ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal r_in ~std_logic_vector{63~downto~0}~1310 0 46 (_entity (_in ))))
        (_port (_internal r_out ~std_logic_vector{63~downto~0}~1312 0 47 (_entity (_out ))))
      )
    )
    (mux64_2x1
      (_object
        (_port (_internal in1 ~std_logic_vector{63~downto~0}~1318 0 66 (_entity (_in ))))
        (_port (_internal in0 ~std_logic_vector{63~downto~0}~1320 0 67 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1322 0 69 (_entity (_out ))))
      )
    )
  )
  (_instantiation u1 0 84 (_component alu_arth_cntrl )
    (_port
      ((alu_arth_op)(arth_op))
      ((sub)(sub))
      ((sat)(sat))
      ((sel16_32)(sel16_32))
      ((as_cmp)(as_cmp))
    )
    (_use (_entity . alu_arth_cntrl)
    )
  )
  (_instantiation u2 0 90 (_component xor_64 )
    (_port
      ((A)(B))
      ((B)(sub))
      ((y)(b_postxor))
    )
    (_use (_entity . xor_64)
    )
  )
  (_instantiation u3 0 94 (_component alu_arth_cmpr )
    (_port
      ((A)(A))
      ((B)(B))
      ((sel16_32)(sel16_32))
      ((R)(r_postcmpr))
    )
    (_use (_entity . alu_arth_cmpr)
    )
  )
  (_instantiation u4 0 99 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_15_0)))
      ((B)(b_postxor(d_15_0)))
      ((c_in)(sub))
      ((R)(r_presat(d_15_0)))
      ((c_out)(c0out))
    )
    (_use (_entity . alu_arth_smadd16)
    )
  )
  (_instantiation u5 0 105 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_31_16)))
      ((B)(b_postxor(d_31_16)))
      ((c_in)(c1in))
      ((R)(r_presat(d_31_16)))
      ((c_out)(c1out))
    )
    (_use (_entity . alu_arth_smadd16)
    )
  )
  (_instantiation u6 0 111 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_47_32)))
      ((B)(b_postxor(d_47_32)))
      ((c_in)(sub))
      ((R)(r_presat(d_47_32)))
      ((c_out)(c2out))
    )
    (_use (_entity . alu_arth_smadd16)
    )
  )
  (_instantiation u7 0 117 (_component alu_arth_smadd16 )
    (_port
      ((A)(A(d_63_48)))
      ((B)(b_postxor(d_63_48)))
      ((c_in)(c3in))
      ((R)(r_presat(d_63_48)))
      ((c_out)(c3out))
    )
    (_use (_entity . alu_arth_smadd16)
    )
  )
  (_instantiation u8 0 123 (_component mux1_2x1 )
    (_port
      ((in1)(c0out))
      ((in0)(sub))
      ((sel)(sel16_32))
      ((y)(c1in))
    )
    (_use (_entity . mux1_2x1)
    )
  )
  (_instantiation u9 0 128 (_component mux1_2x1 )
    (_port
      ((in1)(c2out))
      ((in0)(sub))
      ((sel)(sel16_32))
      ((y)(c3in))
    )
    (_use (_entity . mux1_2x1)
    )
  )
  (_instantiation u10 0 133 (_component alu_arth_sat )
    (_port
      ((c_out3)(c3out))
      ((c_out2)(c2out))
      ((c_out1)(c1out))
      ((c_out0)(c0out))
      ((sel16_32)(sel16_32))
      ((sat_en)(sat))
      ((sub)(sub))
      ((r_in)(r_presat))
      ((r_out)(r_postsat))
    )
    (_use (_entity . alu_arth_sat)
    )
  )
  (_instantiation u11 0 143 (_component mux64_2x1 )
    (_port
      ((in1)(r_postcmpr))
      ((in0)(r_postsat))
      ((sel)(as_cmp))
      ((y)(R))
    )
    (_use (_entity . mux64_2x1)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal arth_op ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal R ~std_logic_vector{63~downto~0}~124 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal r_presat ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal r_postsat ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal r_postcmpr ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal b_postxor ~std_logic_vector{63~downto~0}~1328 0 78 (_architecture (_uni ))))
    (_signal (_internal sub ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal sat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal as_cmp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal c1in ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c3in ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c0out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c1out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c2out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal c3out ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1329 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1330 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1331 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1332 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1333 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1334 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1335 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1336 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5534          1197168879454 Behavioral
(_unit VHDL (alu_arth_cmpr 0 14 (behavioral 0 21 ))
  (_version v35)
  (_time 1197168879453 2007.12.08 21:54:39)
  (_source (\./src/alu_arth_cmpr.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248410)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 16 (_entity (_in ))))
    (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal R ~std_logic_vector{63~downto~0}~124 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~135 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~139 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1311 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1312 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1313 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1314 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1315 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~31}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 31))))))
    (_type (_internal ~std_logic_vector{63{63~downto~31}~1317 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 31))))))
    (_type (_internal ~std_logic_vector{63{63~downto~31}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 31))))))
    (_type (_internal ~std_logic_vector{63{63~downto~31}~1319 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 31))))))
    (_type (_internal ~std_logic_vector{63{31~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~0}~1320 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~0}~1321 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(3(d_31_0))(3(d_63_31))(3(d_15_0))(3(d_31_16))(3(d_47_32))(3(d_63_48)))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000049 55 1736          1197168879688 dataflow
(_unit VHDL (alu_arth_cntrl 0 14 (dataflow 0 22 ))
  (_version v35)
  (_time 1197168879687 2007.12.08 21:54:39)
  (_source (\./src/alu_arth_cntrl.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248582)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal alu_arth_op ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal sub ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sat ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal as_cmp ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_alias((sub)(alu_arth_op(0))))(_target(1))(_sensitivity(0(0))))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(2))))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_target(3))(_sensitivity(0(1))(0(2))))))
      (line__34(_architecture 3 0 34 (_assignment (_simple)(_target(4))(_sensitivity(0(1))(0(2))(0(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataflow 4 -1
  )
)
I 000049 55 3890          1197168879813 dataflow
(_unit VHDL (alu_arth_sat 0 13 (dataflow 0 25 ))
  (_version v35)
  (_time 1197168879812 2007.12.08 21:54:39)
  (_source (\./src/alu_arth_sat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162248910)
    (_use )
  )
  (_object
    (_port (_internal c_out3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal c_out2 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal c_out1 ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal c_out0 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal sel16_32 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal sat_en ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal sub ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal r_in ~std_logic_vector{63~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal r_out ~std_logic_vector{63~downto~0}~122 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~133 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~134 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~135 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(8(d_15_0)))(_sensitivity(5)(4)(2)(7(d_15_0))(7(31))(7(15))(6)(3)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_target(8(d_31_16)))(_sensitivity(5)(2)(7(d_31_16))(7(31))(6)))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_target(8(d_47_32)))(_sensitivity(5)(4)(1)(7(d_47_32))(7(63))(7(47))(6)(0)))))
      (line__45(_architecture 3 0 45 (_assignment (_simple)(_target(8(d_63_48)))(_sensitivity(5)(7(d_63_48))(7(31))(6)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . dataflow 4 -1
  )
)
I 000050 55 3400          1197168880079 structure
(_unit VHDL (alu_arth_smadd4 0 14 (structure 0 23 ))
  (_version v35)
  (_time 1197168880078 2007.12.08 21:54:40)
  (_source (\./src/alu_arth_smadd4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162249129)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal b ~std_logic_vector{3~downto~0}~122 0 16 (_entity (_in ))))
    (_port (_internal c_in ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r ~std_logic_vector{3~downto~0}~124 0 18 (_entity (_out ))))
    (_port (_internal P_out ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal G_out ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal p ~std_logic_vector{3~downto~0}~13 0 25 (_architecture (_uni ))))
    (_signal (_internal g ~std_logic_vector{3~downto~0}~13 0 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~1}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_signal (_internal c ~std_logic_vector{3~downto~1}~13 0 27 (_architecture (_uni ))))
    (_process
      (line__31(_architecture 0 0 31 (_assignment (_simple)(_target(6))(_sensitivity(1)(0)))))
      (line__32(_architecture 1 0 32 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__33(_architecture 2 0 33 (_assignment (_simple)(_target(8(1)))(_sensitivity(2)(6(0))(7(0))))))
      (line__34(_architecture 3 0 34 (_assignment (_simple)(_target(8(2)))(_sensitivity(2)(6(0))(6(1))(7(0))(7(1))))))
      (line__35(_architecture 4 0 35 (_assignment (_simple)(_target(8(3)))(_sensitivity(2)(6(0))(6(1))(6(2))(7(0))(7(1))(7(2))))))
      (line__37(_architecture 5 0 37 (_assignment (_simple)(_target(3(0)))(_sensitivity(1(0))(2)(0(0))))))
      (line__38(_architecture 6 0 38 (_assignment (_simple)(_target(3(1)))(_sensitivity(1(1))(8(1))(0(1))))))
      (line__39(_architecture 7 0 39 (_assignment (_simple)(_target(3(2)))(_sensitivity(1(2))(8(2))(0(2))))))
      (line__40(_architecture 8 0 40 (_assignment (_simple)(_target(3(3)))(_sensitivity(1(3))(8(3))(0(3))))))
      (line__42(_architecture 9 0 42 (_assignment (_simple)(_target(4))(_sensitivity(6(3))(6(2))(6(1))(6(0))))))
      (line__43(_architecture 10 0 43 (_assignment (_simple)(_target(5))(_sensitivity(6(1))(6(2))(6(3))(7(0))(7(1))(7(2))(7(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structure 11 -1
  )
)
I 000046 55 6274          1197168880234 mixed
(_unit VHDL (alu_arth_smadd16 0 15 (mixed 0 23 ))
  (_version v35)
  (_time 1197168880234 2007.12.08 21:54:40)
  (_source (\./src/alu_arth_smadd16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162249407)
    (_use )
  )
  (_component
    (alu_arth_smadd4
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~13 0 26 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal c_in ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal r ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_out ))))
        (_port (_internal P_out ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal G_out ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
  )
  (_instantiation add_0 0 41 (_component alu_arth_smadd4 )
    (_port
      ((a)(a(d_3_0)))
      ((b)(b(d_3_0)))
      ((c_in)(c_in))
      ((r)(r(d_3_0)))
      ((P_out)(P(0)))
      ((G_out)(G(0)))
    )
    (_use (_entity . alu_arth_smadd4)
    )
  )
  (_instantiation add_1 0 43 (_component alu_arth_smadd4 )
    (_port
      ((a)(a(d_7_4)))
      ((b)(b(d_7_4)))
      ((c_in)(C(1)))
      ((r)(r(d_7_4)))
      ((P_out)(P(1)))
      ((G_out)(G(1)))
    )
    (_use (_entity . alu_arth_smadd4)
    )
  )
  (_instantiation add_2 0 45 (_component alu_arth_smadd4 )
    (_port
      ((a)(a(d_11_8)))
      ((b)(b(d_11_8)))
      ((c_in)(C(2)))
      ((r)(r(d_11_8)))
      ((P_out)(P(2)))
      ((G_out)(G(2)))
    )
    (_use (_entity . alu_arth_smadd4)
    )
  )
  (_instantiation add_3 0 47 (_component alu_arth_smadd4 )
    (_port
      ((a)(a(d_15_12)))
      ((b)(b(d_15_12)))
      ((c_in)(C(3)))
      ((r)(r(d_15_12)))
      ((P_out)(P(3)))
      ((G_out)(G(3)))
    )
    (_use (_entity . alu_arth_smadd4)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal a ~std_logic_vector{15~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal b ~std_logic_vector{15~downto~0}~122 0 17 (_entity (_in ))))
    (_port (_internal c_in ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal r ~std_logic_vector{15~downto~0}~124 0 19 (_entity (_out ))))
    (_port (_internal c_out ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal P ~std_logic_vector{3~downto~0}~1310 0 34 (_architecture (_uni ))))
    (_signal (_internal G ~std_logic_vector{3~downto~0}~1310 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~1}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_signal (_internal C ~std_logic_vector{3~downto~1}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~1311 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~1312 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1313 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1318 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_target(7(1)))(_sensitivity(5(0))(6(0))(2)))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_target(7(2)))(_sensitivity(5(0))(5(1))(6(0))(6(1))(2)))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_target(7(3)))(_sensitivity(5(0))(5(1))(5(2))(6(0))(6(1))(6(2))(2)))))
      (line__52(_architecture 3 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5(0))(5(1))(5(2))(5(3))(6(0))(6(1))(6(2))(6(3))(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mixed 4 -1
  )
)
I 000049 55 2603          1197168880391 behavior
(_unit VHDL (alu_arth_tb_vhd 0 13 (behavior 0 16 ))
  (_version v35)
  (_time 1197168880390 2007.12.08 21:54:40)
  (_source (\./src/alu_arth_tb.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162249613)
    (_use )
  )
  (_component
    (alu_arth
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~132 0 22 (_entity (_in ))))
        (_port (_internal arth_op ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{63~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation uut 0 39 (_component alu_arth )
    (_port
      ((A)(A))
      ((B)(B))
      ((arth_op)(arth_op))
      ((R)(R))
    )
    (_use (_entity . alu_arth)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal A ~std_logic_vector{63~downto~0}~136 0 29 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal B ~std_logic_vector{63~downto~0}~136 0 30 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal arth_op ~std_logic_vector{3~downto~0}~138 0 31 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal R ~std_logic_vector{63~downto~0}~136 0 34 (_architecture (_uni ))))
    (_process
      (tb(_architecture 0 0 46 (_process (_wait_for))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
I 000049 55 5736          1197168880532 dataflow
(_unit VHDL (alu_logshift 0 15 (dataflow 0 23 ))
  (_version v35)
  (_time 1197168880531 2007.12.08 21:54:40)
  (_source (\./src/alu_logshift.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162249876)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal shftamnt ~std_logic_vector{3~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal logshift_op ~std_logic_vector{2~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal R ~std_logic_vector{63~downto~0}~124 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~135 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~137 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~139 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1310 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1311 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1313 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1315 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1317 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{63~downto~48}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 48))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1319 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{47~downto~32}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 32))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1321 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{31~downto~16}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1323 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_simple)(_target(4(d_15_0))(4(d_31_16))(4(d_47_32))(4(d_63_48))(4))(_sensitivity(2)(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . dataflow 1 -1
  )
)
I 000049 55 1326          1197168880704 dataflow
(_unit VHDL (control 0 14 (dataflow 0 20 ))
  (_version v35)
  (_time 1197168880703 2007.12.08 21:54:40)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250144)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal OpCode ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal ASrc ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal WB ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0(0))(0(1))(0(2))(0(3))))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(0(0))(0(1))(0(2))(0(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataflow 2 -1
  )
)
I 000049 55 2876          1197168880829 dataflow
(_unit VHDL (instrint 0 15 (dataflow 0 23 ))
  (_version v35)
  (_time 1197168880828 2007.12.08 21:54:40)
  (_source (\./src/instrint.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250347)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Instr ~std_logic_vector{15~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal OpCode ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~122 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~124 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~126 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((Opcode)(Instr(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((RD_Reg2)(Instr(d_11_8))))(_target(3))(_sensitivity(0(d_11_8))))))
      (line__29(_architecture 2 0 29 (_assignment (_simple)(_alias((RD_Reg1)(Instr(d_7_4))))(_target(2))(_sensitivity(0(d_7_4))))))
      (line__30(_architecture 3 0 30 (_assignment (_simple)(_alias((WR_Reg)(Instr(d_3_0))))(_target(4))(_sensitivity(0(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataflow 4 -1
  )
)
I 000050 55 1699          1197168880969 structure
(_unit VHDL (mux64_2x1 0 14 (structure 0 21 ))
  (_version v35)
  (_time 1197168880968 2007.12.08 21:54:40)
  (_source (\./src/misc.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250535)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{63~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{63~downto~0}~122 0 16 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal y ~std_logic_vector{63~downto~0}~124 0 18 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . structure 1 -1
  )
)
I 000050 55 1854          1197168881157 structure
(_unit VHDL (mux64_2x1_2 0 34 (structure 0 41 ))
  (_version v35)
  (_time 1197168881156 2007.12.08 21:54:41)
  (_source (\./src/misc.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250738)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{63~downto~0}~126 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{63~downto~0}~128 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sel ~std_logic_vector{3~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1210 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal y ~std_logic_vector{63~downto~0}~1210 0 38 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(1)(2(0))(2(1))(2(2))(2(3))(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . structure 1 -1
  )
)
I 000050 55 1043          1197168881297 structure
(_unit VHDL (mux1_2x1 0 57 (structure 0 64 ))
  (_version v35)
  (_time 1197168881296 2007.12.08 21:54:41)
  (_source (\./src/misc.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250938)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
    (_process
      (line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . structure 1 -1
  )
)
I 000050 55 1646          1197168881422 structure
(_unit VHDL (xor_64 0 77 (structure 0 83 ))
  (_version v35)
  (_time 1197168881421 2007.12.08 21:54:41)
  (_source (\./src/misc.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162251128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~1212 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal a ~std_logic_vector{63~downto~0}~1212 0 78 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1214 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal y ~std_logic_vector{63~downto~0}~1214 0 80 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal b_extnd ~std_logic_vector{63~downto~0}~13 0 85 (_architecture (_uni ))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structure 2 -1
  )
)
I 000051 55 29523         1197168881610 BEHAVIORAL
(_unit VHDL (mmx_lite 0 15 (behavioral 0 33 ))
  (_version v35)
  (_time 1197168881609 2007.12.08 21:54:41)
  (_source (\./src/mmx_lite.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162251332)
    (_use )
  )
  (_component
    (alu
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1320 0 52 (_entity (_in ))))
        (_port (_internal ALU_Op ~std_logic_vector{3~downto~0}~1322 0 53 (_entity (_in ))))
        (_port (_internal Rs2 ~std_logic_vector{3~downto~0}~1324 0 54 (_entity (_in ))))
        (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~1326 0 55 (_entity (_out ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1328 0 56 (_entity (_in ))))
      )
    )
    (control
      (_object
        (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1330 0 60 (_entity (_in ))))
        (_port (_internal WB ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ASrc ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
    (mux64_2x1
      (_object
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal in1 ~std_logic_vector{63~downto~0}~1332 0 67 (_entity (_in ))))
        (_port (_internal in0 ~std_logic_vector{63~downto~0}~1334 0 68 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{63~downto~0}~1336 0 69 (_entity (_out ))))
      )
    )
    (pipereg_idex
      (_object
        (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal ID_ALUOp ~std_logic_vector{3~downto~0}~1338 0 74 (_entity (_in ))))
        (_port (_internal ID_A ~std_logic_vector{63~downto~0}~1340 0 75 (_entity (_in ))))
        (_port (_internal ID_B ~std_logic_vector{63~downto~0}~1342 0 76 (_entity (_in ))))
        (_port (_internal ID_WB_Reg ~std_logic_vector{3~downto~0}~1344 0 77 (_entity (_in ))))
        (_port (_internal EX_WB ~extieee.std_logic_1164.std_logic 0 78 (_entity (_out ))))
        (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~1346 0 79 (_entity (_out ))))
        (_port (_internal EX_A ~std_logic_vector{63~downto~0}~1348 0 80 (_entity (_out ))))
        (_port (_internal EX_B ~std_logic_vector{63~downto~0}~1350 0 81 (_entity (_out ))))
        (_port (_internal ID_RD_Reg2 ~std_logic_vector{3~downto~0}~1352 0 82 (_entity (_in ))))
        (_port (_internal EX_RD_Reg2 ~std_logic_vector{3~downto~0}~1354 0 83 (_entity (_out ))))
        (_port (_internal EX_WB_Reg ~std_logic_vector{3~downto~0}~1356 0 84 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
      )
    )
    (registerfile
      (_object
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~1358 0 91 (_entity (_in ))))
        (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~1360 0 92 (_entity (_in ))))
        (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1362 0 93 (_entity (_in ))))
        (_port (_internal WR_Data ~std_logic_vector{63~downto~0}~1364 0 94 (_entity (_in ))))
        (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~1366 0 95 (_entity (_out ))))
        (_port (_internal RD_Data1 ~std_logic_vector{63~downto~0}~1368 0 96 (_entity (_out ))))
      )
    )
    (instrint
      (_object
        (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1370 0 100 (_entity (_out ))))
        (_port (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~1372 0 101 (_entity (_out ))))
        (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~1374 0 102 (_entity (_out ))))
        (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1376 0 103 (_entity (_out ))))
        (_port (_internal Instr ~std_logic_vector{15~downto~0}~13 0 104 (_entity (_in ))))
      )
    )
  )
  (_instantiation XLXI_1 0 120 (_component alu )
    (_port
      ((A(d_63_0))(EX_A_DUMMY(d_63_0)))
      ((ALU_Op(d_3_0))(EX_ALUOp_DUMMY(d_3_0)))
      ((Rs2(d_3_0))(ShftAmnt(d_3_0)))
      ((ALUOut(d_63_0))(ALUOut_DUMMY(d_63_0)))
      ((B(d_63_0))(EX_B_DUMMY(d_63_0)))
    )
    (_use (_entity . alu)
      (_port
        ((A)(A))
        ((B)(B))
        ((ALU_Op)(ALU_Op))
        ((Rs2)(Rs2))
        ((ALUOut)(ALUOut))
      )
    )
  )
  (_instantiation XLXI_2 0 127 (_component control )
    (_port
      ((OpCode(d_3_0))(OpCode_DUMMY(d_3_0)))
      ((WB)(ID_WB_DUMMY))
      ((ASrc)(ASrc))
    )
    (_use (_entity . control)
      (_port
        ((OpCode)(OpCode))
        ((ASrc)(ASrc))
        ((WB)(WB))
      )
    )
  )
  (_instantiation XLXI_3 0 132 (_component mux64_2x1 )
    (_port
      ((sel)(ASrc))
      ((in1(d_63_0))(Data_In(d_63_0)))
      ((in0(d_63_0))(RD_Data1(d_63_0)))
      ((y(d_63_0))(ASource_DUMMY(d_63_0)))
    )
    (_use (_entity . mux64_2x1)
      (_port
        ((in1)(in1))
        ((in0)(in0))
        ((sel)(sel))
        ((y)(y))
      )
    )
  )
  (_instantiation XLXI_4 0 138 (_component pipereg_idex )
    (_port
      ((ID_WB)(ID_WB_DUMMY))
      ((ID_ALUOp(d_3_0))(OpCode_DUMMY(d_3_0)))
      ((ID_A(d_63_0))(ASource_DUMMY(d_63_0)))
      ((ID_B(d_63_0))(RD_Data2_DUMMY(d_63_0)))
      ((ID_WB_Reg(d_3_0))(WR_Reg_DUMMY(d_3_0)))
      ((EX_WB)(RegWrite_DUMMY))
      ((EX_ALUOp(d_3_0))(EX_ALUOp_DUMMY(d_3_0)))
      ((EX_A(d_63_0))(EX_A_DUMMY(d_63_0)))
      ((EX_B(d_63_0))(EX_B_DUMMY(d_63_0)))
      ((ID_RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0)))
      ((EX_RD_Reg2(d_3_0))(ShftAmnt(d_3_0)))
      ((EX_WB_Reg(d_3_0))(WB_Reg_DUMMY(d_3_0)))
      ((clk)(clk))
    )
    (_use (_entity . pipereg_idex)
      (_port
        ((ID_ALUOp)(ID_ALUOp))
        ((ID_A)(ID_A))
        ((ID_B)(ID_B))
        ((ID_WB_Reg)(ID_WB_Reg))
        ((ID_WB)(ID_WB))
        ((ID_RD_Reg2)(ID_RD_Reg2))
        ((EX_ALUOp)(EX_ALUOp))
        ((EX_A)(EX_A))
        ((EX_B)(EX_B))
        ((EX_WB_Reg)(EX_WB_Reg))
        ((EX_WB)(EX_WB))
        ((EX_RD_Reg2)(EX_RD_Reg2))
        ((clk)(clk))
      )
    )
  )
  (_instantiation XLXI_5 0 153 (_component registerfile )
    (_port
      ((RegWrite)(RegWrite_DUMMY))
      ((clk)(clk))
      ((RD_Reg1(d_3_0))(RD_Reg1(d_3_0)))
      ((RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0)))
      ((WR_Reg(d_3_0))(WB_Reg_DUMMY(d_3_0)))
      ((WR_Data(d_63_0))(ALUOut_DUMMY(d_63_0)))
      ((RD_Data2(d_63_0))(RD_Data2_DUMMY(d_63_0)))
      ((RD_Data1(d_63_0))(RD_Data1(d_63_0)))
    )
    (_use (_entity . registerfile)
      (_port
        ((RD_Reg1)(RD_Reg1))
        ((RD_Reg2)(RD_Reg2))
        ((WR_Reg)(WR_Reg))
        ((WR_Data)(WR_Data))
        ((RD_Data1)(RD_Data1))
        ((RD_Data2)(RD_Data2))
        ((RegWrite)(RegWrite))
        ((clk)(clk))
      )
    )
  )
  (_instantiation XLXI_6 0 163 (_component instrint )
    (_port
      ((OpCode(d_3_0))(OpCode_DUMMY(d_3_0)))
      ((RD_Reg1(d_3_0))(RD_Reg1(d_3_0)))
      ((RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0)))
      ((WR_Reg(d_3_0))(WR_Reg_DUMMY(d_3_0)))
      ((Instr(d_15_0))(Instr(d_15_0)))
    )
    (_use (_entity . instrint)
      (_port
        ((Instr)(Instr))
        ((OpCode)(OpCode))
        ((RD_Reg1)(RD_Reg1))
        ((RD_Reg2)(RD_Reg2))
        ((WR_Reg)(WR_Reg))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Data_In ~std_logic_vector{63~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Instr ~std_logic_vector{15~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~122 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ASource ~std_logic_vector{63~downto~0}~124 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal EX_A ~std_logic_vector{63~downto~0}~126 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal EX_B ~std_logic_vector{63~downto~0}~128 0 23 (_entity (_out ))))
    (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1210 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~1212 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~1214 0 27 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal WB_Reg ~std_logic_vector{3~downto~0}~1216 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1218 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1218 0 30 (_entity (_out ))))
    (_signal (_internal ASrc ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal RD_Data1 ~std_logic_vector{63~downto~0}~13 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal ShftAmnt ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal ID_WB_DUMMY ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal WB_Reg_DUMMY ~std_logic_vector{3~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal EX_A_DUMMY ~std_logic_vector{63~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal EX_B_DUMMY ~std_logic_vector{63~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal RegWrite_DUMMY ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal OpCode_DUMMY ~std_logic_vector{3~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal EX_ALUOp_DUMMY ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal RD_Reg2_DUMMY ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal ALUOut_DUMMY ~std_logic_vector{63~downto~0}~13 0 46 (_architecture (_uni ))))
    (_signal (_internal RD_Data2_DUMMY ~std_logic_vector{63~downto~0}~13 0 47 (_architecture (_uni ))))
    (_signal (_internal ASource_DUMMY ~std_logic_vector{63~downto~0}~13 0 48 (_architecture (_uni ))))
    (_signal (_internal WR_Reg_DUMMY ~std_logic_vector{3~downto~0}~13 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1348 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1350 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1364 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1366 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1368 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1377 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1378 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1379 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1380 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1381 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1382 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1383 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1384 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1385 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1386 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1387 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1388 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1389 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1390 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1391 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1392 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1393 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1394 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1395 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1396 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1397 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1398 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~1399 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13100 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13101 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13102 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13103 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13104 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13105 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13106 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13107 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13108 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13109 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13110 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13111 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13112 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13113 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13114 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13115 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13116 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13117 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13118 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13119 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13120 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13121 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13122 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13123 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13124 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13125 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13126 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13127 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13128 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13129 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13130 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13131 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13132 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13133 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13134 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13135 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13136 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13137 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13138 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13139 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13140 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13141 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13142 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13143 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~0}~13144 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~0}~13 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15{15~downto~0}~13145 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13146 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13147 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13148 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13149 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13150 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13151 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13152 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13153 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__108(_architecture 0 0 108 (_assignment (_simple)(_alias((ALUOut(d_63_0))(ALUOut_DUMMY(d_63_0))))(_target(3(d_63_0)))(_sensitivity(27(d_63_0))))))
      (line__109(_architecture 1 0 109 (_assignment (_simple)(_alias((ASource(d_63_0))(ASource_DUMMY(d_63_0))))(_target(4(d_63_0)))(_sensitivity(29(d_63_0))))))
      (line__110(_architecture 2 0 110 (_assignment (_simple)(_alias((EX_A(d_63_0))(EX_A_DUMMY(d_63_0))))(_target(5(d_63_0)))(_sensitivity(21(d_63_0))))))
      (line__111(_architecture 3 0 111 (_assignment (_simple)(_alias((EX_ALUOp(d_3_0))(EX_ALUOp_DUMMY(d_3_0))))(_target(6(d_3_0)))(_sensitivity(25(d_3_0))))))
      (line__112(_architecture 4 0 112 (_assignment (_simple)(_alias((EX_B(d_63_0))(EX_B_DUMMY(d_63_0))))(_target(7(d_63_0)))(_sensitivity(22(d_63_0))))))
      (line__113(_architecture 5 0 113 (_assignment (_simple)(_alias((ID_WB)(ID_WB_DUMMY)))(_target(8))(_sensitivity(19)))))
      (line__114(_architecture 6 0 114 (_assignment (_simple)(_alias((OpCode(d_3_0))(OpCode_DUMMY(d_3_0))))(_target(9(d_3_0)))(_sensitivity(24(d_3_0))))))
      (line__115(_architecture 7 0 115 (_assignment (_simple)(_alias((RD_Data2(d_63_0))(RD_Data2_DUMMY(d_63_0))))(_target(10(d_63_0)))(_sensitivity(28(d_63_0))))))
      (line__116(_architecture 8 0 116 (_assignment (_simple)(_alias((RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0))))(_target(11(d_3_0)))(_sensitivity(26(d_3_0))))))
      (line__117(_architecture 9 0 117 (_assignment (_simple)(_alias((RegWrite)(RegWrite_DUMMY)))(_target(12))(_sensitivity(23)))))
      (line__118(_architecture 10 0 118 (_assignment (_simple)(_alias((WB_Reg(d_3_0))(WB_Reg_DUMMY(d_3_0))))(_target(13(d_3_0)))(_sensitivity(20(d_3_0))))))
      (line__119(_architecture 11 0 119 (_assignment (_simple)(_alias((WR_Reg(d_3_0))(WR_Reg_DUMMY(d_3_0))))(_target(14(d_3_0)))(_sensitivity(30(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHAVIORAL 12 -1
  )
)
I 000051 55 13604         1197168881797 behavioral
(_unit VHDL (mmx_lite_mmx_lite_sch_tb 0 17 (behavioral 0 20 ))
  (_version v35)
  (_time 1197168881796 2007.12.08 21:54:41)
  (_source (\./src/mmx_lite_tb.vhd\))
  (_use (std(standard))(std(textio))(ieee(std_logic_textio))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162251594)
    (_use )
  )
  (_component
    (MMX_Lite
      (_object
        (_port (_internal Data_In ~std_logic_vector{63~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal ASource ~std_logic_vector{63~downto~0}~132 0 24 (_entity (_out ))))
        (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~134 0 26 (_entity (_out ))))
        (_port (_internal WB_Reg ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
        (_port (_internal ALUOut ~std_logic_vector{63~downto~0}~136 0 28 (_entity (_out ))))
        (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_out ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal EX_A ~std_logic_vector{63~downto~0}~1310 0 31 (_entity (_out ))))
        (_port (_internal EX_B ~std_logic_vector{63~downto~0}~1312 0 32 (_entity (_out ))))
        (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~1314 0 33 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~1316 0 35 (_entity (_out ))))
        (_port (_internal OpCode ~std_logic_vector{3~downto~0}~1318 0 36 (_entity (_out ))))
        (_port (_internal Instr ~std_logic_vector{15~downto~0}~13 0 37 (_entity (_in ))))
      )
    )
  )
  (_instantiation UUT 0 119 (_component MMX_Lite )
    (_port
      ((Data_In)(Data_In))
      ((ASource)(ID_A))
      ((ID_WB)(ID_Write))
      ((RD_Data2)(ID_B))
      ((WB_Reg)(EX_Rd))
      ((ALUOut)(EX_ALUOut))
      ((RD_Reg2)(ID_Rs2))
      ((RegWrite)(EX_Write))
      ((EX_A)(EX_A))
      ((EX_B)(EX_B))
      ((EX_ALUOp)(EX_Op))
      ((clk)(clk))
      ((WR_Reg)(ID_RD))
      ((OpCode)(ID_OP))
      ((Instr)(Instr))
    )
    (_use (_entity . mmx_lite)
      (_port
        ((clk)(clk))
        ((Data_In)(Data_In))
        ((Instr)(Instr))
        ((ALUOut)(ALUOut))
        ((ASource)(ASource))
        ((EX_A)(EX_A))
        ((EX_ALUOp)(EX_ALUOp))
        ((EX_B)(EX_B))
        ((ID_WB)(ID_WB))
        ((OpCode)(OpCode))
        ((RD_Data2)(RD_Data2))
        ((RD_Reg2)(RD_Reg2))
        ((RegWrite)(RegWrite))
        ((WB_Reg)(WB_Reg))
        ((WR_Reg)(WR_Reg))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal Data_In ~std_logic_vector{63~downto~0}~1320 0 40 (_architecture (_uni ))))
    (_signal (_internal ID_A ~std_logic_vector{63~downto~0}~1320 0 41 (_architecture (_uni ))))
    (_signal (_internal ID_Write ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal ID_B ~std_logic_vector{63~downto~0}~1320 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal EX_Rd ~std_logic_vector{3~downto~0}~1322 0 44 (_architecture (_uni ))))
    (_signal (_internal EX_ALUOut ~std_logic_vector{63~downto~0}~1320 0 45 (_architecture (_uni ))))
    (_signal (_internal ID_Rs2 ~std_logic_vector{3~downto~0}~1322 0 46 (_architecture (_uni ))))
    (_signal (_internal EX_Write ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal EX_A ~std_logic_vector{63~downto~0}~1320 0 48 (_architecture (_uni ))))
    (_signal (_internal EX_B ~std_logic_vector{63~downto~0}~1320 0 49 (_architecture (_uni ))))
    (_signal (_internal EX_Op ~std_logic_vector{3~downto~0}~1322 0 50 (_architecture (_uni ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal ID_RD ~std_logic_vector{3~downto~0}~1322 0 52 (_architecture (_uni ))))
    (_signal (_internal ID_OP ~std_logic_vector{3~downto~0}~1322 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Instr ~std_logic_vector{15~downto~0}~1324 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal test_vector 0 57 (_record (Data_In ~std_logic_vector{63~downto~0}~1326 )(Instr ~std_logic_vector{15~downto~0}~1328 ))))
    (_type (_internal test_vector_array 0 62 (_array test_vector ((_uto (i 0)(i 2147483647))))))
    (_type (_internal ~test_vector_array~13 0 64 (_array test_vector ((_to (i 0)(i 15))))))
    (_constant (_internal test_vectors ~test_vector_array~13 0 64 (_architecture (_code 1))))
    (_variable (_internal output_line ~extstd.textio.LINE 0 140 (_process 0 )))
    (_process
      (tb(_architecture 0 0 139 (_process (_wait_for)(_target(0)(11)(14))(_read(1)(3)(4)(5)(6)(7)(8)(9)(10)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external WRITE (std textio 22))
      (_external WRITE (std textio 24))
      (_external WRITELINE (std textio 17))
      (_external WRITE (ieee std_logic_textio 8))
      (_external HWRITE (ieee std_logic_textio 14))
      (_external WRITE (ieee std_logic_textio 4))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extstd.textio.LINE (std textio LINE)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extstd.textio.SIDE (std textio SIDE)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extstd.textio.WIDTH (std textio WIDTH)))
    (_type (_external ~extstd.textio.TEXT (std textio TEXT)))
    (_file (_external std.textio.output(std textio 1)))
  )
  (_static
    (32 67 101 108 108 45 76 105 116 101 )
    (32 32 32 32 32 32 73 68 38 82 100 32 32 32 32 32 111 112 58 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (78 79 80 32 32 32 32 32 )
    (108 118 32 32 32 )
    (97 110 100 32 32 32 )
    (111 114 32 32 32 32 )
    (120 111 114 32 32 32 32 )
    (114 111 116 105 32 32 32 )
    (114 111 116 104 105 32 )
    (115 108 104 108 104 105 32 )
    (97 32 32 )
    (115 102 119 32 32 )
    (97 104 32 32 )
    (115 102 104 32 32 )
    (97 104 115 32 )
    (115 102 104 115 32 )
    (109 112 121 117 )
    (97 98 115 100 98 32 32 32 )
    (32 32 32 32 114 100 58 )
    (32 32 32 32 100 97 116 97 95 111 112 49 58 )
    (32 32 32 32 114 115 50 58 )
    (32 32 32 32 100 97 116 97 95 111 112 50 58 )
    (32 32 32 32 32 32 69 88 38 87 66 32 32 32 32 32 111 112 58 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (78 79 80 32 32 32 32 32 )
    (108 118 32 32 32 )
    (97 110 100 32 32 32 )
    (111 114 32 32 32 32 )
    (120 111 114 32 32 32 32 )
    (114 111 116 105 32 32 32 )
    (114 111 116 104 105 32 )
    (115 108 104 108 104 105 32 )
    (97 32 32 )
    (115 102 119 32 32 )
    (97 104 32 32 )
    (115 102 104 32 32 )
    (97 104 115 32 )
    (115 102 104 115 32 )
    (109 112 121 117 )
    (97 98 115 100 98 32 32 32 )
    (32 32 32 32 119 114 101 103 58 )
    (32 32 32 32 119 100 97 116 97 58 )
    (32 32 32 32 100 97 116 97 95 111 112 49 58 )
    (32 32 32 32 100 97 116 97 95 111 112 50 58 )
    (32 32 32 32 119 114 105 116 101 58 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 2 3 3 2 2 3 3 2 2 2 3 2 2 2 3 2 2 3 2 2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 3 2 3 3 3 3 3 3 3 2 3 2 2 2 2 3 2 3 2 3 2 3 3 2 2 2 2 2 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 2 2 3 2 2 2 3 3 3 3 3 3 2 2 3 3 3 3 3 2 3 3 3 2 2 3 3 3 3 2 2 3 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 3 2 2 2 3 2 2 2 3 2 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 3 2 2 2 2 2 2 3 2 3 3 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 2 2 2 2 3 3 3 3 3 3 3 3 3 3 2 2 2 3 2 3 2 3 3 2 2 3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 2 3 2 3 3 2 2 3 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 3 2 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 3 3 3 2 3 2 2 2 2 2 3 3 2 3 )
    (3 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 3 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 3 3 3 2 2 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 3 2 3 2 2 3 3 3 2 3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
I 000049 55 4862          1197168882016 dataflow
(_unit VHDL (pipereg_idex 0 14 (dataflow 0 30 ))
  (_version v35)
  (_time 1197168882015 2007.12.08 21:54:42)
  (_source (\./src/pipereg_idex.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162251910)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_ALUOp ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ID_A ~std_logic_vector{63~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ID_B ~std_logic_vector{63~downto~0}~122 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_WB_Reg ~std_logic_vector{3~downto~0}~124 0 18 (_entity (_in ))))
    (_port (_internal ID_WB ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ID_RD_Reg2 ~std_logic_vector{3~downto~0}~126 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal EX_ALUOp ~std_logic_vector{3~downto~0}~128 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal EX_A ~std_logic_vector{63~downto~0}~1210 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1212 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal EX_B ~std_logic_vector{63~downto~0}~1212 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal EX_WB_Reg ~std_logic_vector{3~downto~0}~1214 0 24 (_entity (_out ))))
    (_port (_internal EX_WB ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal EX_RD_Reg2 ~std_logic_vector{3~downto~0}~1216 0 26 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALUOp ~std_logic_vector{3~downto~0}~13 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal A ~std_logic_vector{63~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal B ~std_logic_vector{63~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal WB_Reg ~std_logic_vector{3~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal WB ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_process
      (write(_architecture 0 0 37 (_process (_simple)(_target(13)(14)(15)(16)(17)(18))(_sensitivity(12))(_read(2)(5)(3)(4)(0)(1)))))
      (line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((EX_ALUOp)(ALUOp)))(_target(6))(_sensitivity(13)))))
      (line__50(_architecture 2 0 50 (_assignment (_simple)(_alias((EX_A)(A)))(_target(7))(_sensitivity(14)))))
      (line__51(_architecture 3 0 51 (_assignment (_simple)(_alias((EX_B)(B)))(_target(8))(_sensitivity(15)))))
      (line__52(_architecture 4 0 52 (_assignment (_simple)(_alias((EX_WB_Reg)(WB_Reg)))(_target(9))(_sensitivity(16)))))
      (line__53(_architecture 5 0 53 (_assignment (_simple)(_alias((EX_WB)(WB)))(_target(10))(_sensitivity(18)))))
      (line__54(_architecture 6 0 54 (_assignment (_simple)(_alias((EX_RD_Reg2)(RD_Reg2)))(_target(11))(_sensitivity(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataflow 7 -1
  )
)
I 000049 55 2851          1197168882141 dataflow
(_unit VHDL (registerfile 0 15 (dataflow 0 26 ))
  (_version v35)
  (_time 1197168882140 2007.12.08 21:54:42)
  (_source (\./src/registerfile.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162252129)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg1 ~std_logic_vector{3~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RD_Reg2 ~std_logic_vector{3~downto~0}~122 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal WR_Reg ~std_logic_vector{3~downto~0}~124 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal WR_Data ~std_logic_vector{63~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal RD_Data1 ~std_logic_vector{63~downto~0}~126 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal RD_Data2 ~std_logic_vector{63~downto~0}~128 0 21 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal regf 0 27 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal regfile regf 0 28 (_architecture (_uni ))))
    (_process
      (read(_architecture 0 0 32 (_process (_simple)(_target(4)(5))(_sensitivity(3)(2)(1)(0))(_read(6)(8)))))
      (write(_architecture 1 0 48 (_process (_simple)(_target(8))(_sensitivity(7))(_read(6)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (8)
  )
  (_model . dataflow 2 -1
  )
)
I 000049 55 1326          1197170192437 dataflow
(_unit VHDL (control 0 14 (dataflow 0 20 ))
  (_version v35)
  (_time 1197170192437 2007.12.08 22:16:32)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1197162250144)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal OpCode ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal ASrc ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal WB ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0(0))(0(1))(0(2))(0(3))))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(0(0))(0(1))(0(2))(0(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataflow 2 -1
  )
)
I 000050 55 5588          1551932184667 Structure
(_unit VHDL (alu 0 14 (structure 0 22 ))
	(_version v147)
	(_time 1551932184668 2019.03.06 22:16:24)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 21232425737770372321627a75)
	(_entity
		(_time 1551932184608)
	)
	(_component
		(alu_logshift
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal shftamnt ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal logshift_op ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~134 0 29 (_entity (_out ))))
			)
		)
		(alu_arth
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~136 0 33 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~138 0 34 (_entity (_in ))))
				(_port (_internal arth_op ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 35 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~1312 0 36 (_entity (_out ))))
			)
		)
		(mux64_2x1_2
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 40 (_entity (_in ))))
				(_port (_internal in0 ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 41 (_entity (_in ))))
				(_port (_internal sel ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 42 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation u1 0 50 (_component alu_logshift )
		(_port
			((A)(A))
			((B)(B))
			((shftamnt)(B(d_3_0)))
			((logshift_op)(ALU_Op(d_2_0)))
			((R)(LogShift_Out))
		)
		(_use (_entity . alu_logshift)
		)
	)
	(_instantiation u2 0 56 (_component alu_arth )
		(_port
			((A)(A))
			((B)(B))
			((arth_op)(ALU_Op))
			((R)(Arth_out))
		)
		(_use (_entity . alu_arth)
		)
	)
	(_instantiation u3 0 61 (_component mux64_2x1_2 )
		(_port
			((in1)(Arth_out))
			((in0)(Logshift_Out))
			((sel)(ALU_Op(d_3_0)))
			((y)(ALUOut))
		)
		(_use (_entity . mux64_2x1_2)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ALU_Op ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Rs2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~126 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal ALUOut ~STD_LOGIC_VECTOR{63~downto~0}~126 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1312 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal Arth_Out ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 46 (_architecture (_uni ))))
		(_signal (_internal LogShift_Out ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 46 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000050 55 10419         1551932184673 structure
(_unit VHDL (alu_arth 0 14 (structure 0 21 ))
	(_version v147)
	(_time 1551932184674 2019.03.06 22:16:24)
	(_source (\./src/alu_arth.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 21232425737770347f2f307a72)
	(_entity
		(_time 1551932184671)
	)
	(_component
		(alu_arth_cntrl
			(_object
				(_port (_internal alu_arth_op ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal sub ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal sat ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal as_cmp ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(xor_64
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 73 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 75 (_entity (_out ))))
			)
		)
		(alu_arth_cmpr
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~132 0 33 (_entity (_in ))))
				(_port (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~134 0 35 (_entity (_out ))))
			)
		)
		(alu_arth_smadd16
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 52 (_entity (_in ))))
				(_port (_internal c_in ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 54 (_entity (_out ))))
				(_port (_internal c_out ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(mux1_2x1
			(_object
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(alu_arth_sat
			(_object
				(_port (_internal c_out3 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal c_out2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal c_out1 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c_out0 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal sat_en ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal sub ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal r_in ~STD_LOGIC_VECTOR{63~downto~0}~136 0 46 (_entity (_in ))))
				(_port (_internal r_out ~STD_LOGIC_VECTOR{63~downto~0}~138 0 47 (_entity (_out ))))
			)
		)
		(mux64_2x1
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 66 (_entity (_in ))))
				(_port (_internal in0 ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 69 (_entity (_out ))))
			)
		)
	)
	(_instantiation u1 0 84 (_component alu_arth_cntrl )
		(_port
			((alu_arth_op)(arth_op))
			((sub)(sub))
			((sat)(sat))
			((sel16_32)(sel16_32))
			((as_cmp)(as_cmp))
		)
		(_use (_entity . alu_arth_cntrl)
		)
	)
	(_instantiation u2 0 90 (_component xor_64 )
		(_port
			((a)(b))
			((b)(sub))
			((y)(b_postxor))
		)
		(_use (_entity . xor_64)
		)
	)
	(_instantiation u3 0 94 (_component alu_arth_cmpr )
		(_port
			((A)(a))
			((B)(b))
			((sel16_32)(sel16_32))
			((R)(r_postcmpr))
		)
		(_use (_entity . alu_arth_cmpr)
		)
	)
	(_instantiation u4 0 99 (_component alu_arth_smadd16 )
		(_port
			((a)(A(d_15_0)))
			((b)(b_postxor(d_15_0)))
			((c_in)(sub))
			((r)(r_presat(d_15_0)))
			((c_out)(c0out))
		)
		(_use (_entity . alu_arth_smadd16)
		)
	)
	(_instantiation u5 0 105 (_component alu_arth_smadd16 )
		(_port
			((a)(A(d_31_16)))
			((b)(b_postxor(d_31_16)))
			((c_in)(c1in))
			((r)(r_presat(d_31_16)))
			((c_out)(c1out))
		)
		(_use (_entity . alu_arth_smadd16)
		)
	)
	(_instantiation u6 0 111 (_component alu_arth_smadd16 )
		(_port
			((a)(A(d_47_32)))
			((b)(b_postxor(d_47_32)))
			((c_in)(sub))
			((r)(r_presat(d_47_32)))
			((c_out)(c2out))
		)
		(_use (_entity . alu_arth_smadd16)
		)
	)
	(_instantiation u7 0 117 (_component alu_arth_smadd16 )
		(_port
			((a)(A(d_63_48)))
			((b)(b_postxor(d_63_48)))
			((c_in)(c3in))
			((r)(r_presat(d_63_48)))
			((c_out)(c3out))
		)
		(_use (_entity . alu_arth_smadd16)
		)
	)
	(_instantiation u8 0 123 (_component mux1_2x1 )
		(_port
			((in1)(c0out))
			((in0)(sub))
			((sel)(sel16_32))
			((y)(c1in))
		)
		(_use (_entity . mux1_2x1)
		)
	)
	(_instantiation u9 0 128 (_component mux1_2x1 )
		(_port
			((in1)(c2out))
			((in0)(sub))
			((sel)(sel16_32))
			((y)(c3in))
		)
		(_use (_entity . mux1_2x1)
		)
	)
	(_instantiation u10 0 133 (_component alu_arth_sat )
		(_port
			((c_out3)(c3out))
			((c_out2)(c2out))
			((c_out1)(c1out))
			((c_out0)(c0out))
			((sel16_32)(sel16_32))
			((sat_en)(sat))
			((sub)(sub))
			((r_in)(r_presat))
			((r_out)(r_postsat))
		)
		(_use (_entity . alu_arth_sat)
		)
	)
	(_instantiation u11 0 143 (_component mux64_2x1 )
		(_port
			((in1)(r_postcmpr))
			((in0)(r_postsat))
			((sel)(as_cmp))
			((y)(R))
		)
		(_use (_entity . mux64_2x1)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal arth_op ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~124 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal r_presat ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 78 (_architecture (_uni ))))
		(_signal (_internal r_postsat ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 78 (_architecture (_uni ))))
		(_signal (_internal r_postcmpr ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 78 (_architecture (_uni ))))
		(_signal (_internal b_postxor ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 78 (_architecture (_uni ))))
		(_signal (_internal sub ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal sat ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal as_cmp ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal c1in ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c3in ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c0out ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c1out ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c2out ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c3out ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000051 55 2271          1551932184680 Behavioral
(_unit VHDL (alu_arth_cmpr 0 14 (behavioral 0 21 ))
	(_version v147)
	(_time 1551932184681 2019.03.06 22:16:24)
	(_source (\./src/alu_arth_cmpr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 31333434636760246430206a62)
	(_entity
		(_time 1551932184678)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_entity (_in ))))
		(_port (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~124 0 18 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(3(d_31_0))(3(d_63_31))(3(d_15_0))(3(d_31_16))(3(d_47_32))(3(d_63_48)))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 3 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 1 -1
	)
)
I 000049 55 1707          1551932184990 dataflow
(_unit VHDL (alu_arth_cntrl 0 14 (dataflow 0 22 ))
	(_version v147)
	(_time 1551932184991 2019.03.06 22:16:24)
	(_source (\./src/alu_arth_cntrl.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 696b6d69333f387c3e6678323a)
	(_entity
		(_time 1551932184988)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal alu_arth_op ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_in ))))
		(_port (_internal sub ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal sat ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal as_cmp ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_alias((sub)(alu_arth_op(0))))(_target(1))(_sensitivity(0(0))))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(2))))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(3))(_sensitivity(0(1))(0(2))))))
			(line__34(_architecture 3 0 34 (_assignment (_simple)(_target(4))(_sensitivity(0(1))(0(2))(0(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataflow 4 -1
	)
)
I 000049 55 2365          1551932185160 dataflow
(_unit VHDL (alu_arth_sat 0 13 (dataflow 0 25 ))
	(_version v147)
	(_time 1551932185161 2019.03.06 22:16:25)
	(_source (\./src/alu_arth_sat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 15171212434344004115044e46)
	(_entity
		(_time 1551932185158)
	)
	(_object
		(_port (_internal c_out3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal c_out2 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal c_out1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal c_out0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal sat_en ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal sub ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal r_in ~STD_LOGIC_VECTOR{63~downto~0}~12 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal r_out ~STD_LOGIC_VECTOR{63~downto~0}~122 0 22 (_entity (_out ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(8(d_15_0)))(_sensitivity(2)(3)(4)(5)(6)(7(d_15_0))(7(31))(7(15))))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(8(d_31_16)))(_sensitivity(2)(5)(6)(7(d_31_16))(7(31))))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(8(d_47_32)))(_sensitivity(0)(1)(4)(5)(6)(7(d_47_32))(7(63))(7(47))))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(8(d_63_48)))(_sensitivity(0)(5)(6)(7(d_63_48))(7(31))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . dataflow 4 -1
	)
)
I 000050 55 3334          1551932185290 structure
(_unit VHDL (alu_arth_smadd4 0 14 (structure 0 23 ))
	(_version v147)
	(_time 1551932185291 2019.03.06 22:16:25)
	(_source (\./src/alu_arth_smadd4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9193969ec3c7c084c59580cac2)
	(_entity
		(_time 1551932185288)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_entity (_in ))))
		(_port (_internal c_in ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal r ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_entity (_out ))))
		(_port (_internal P_out ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal G_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal g ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~1}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 1))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{3~downto~1}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)))))
			(line__32(_architecture 1 0 32 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
			(line__33(_architecture 2 0 33 (_assignment (_simple)(_target(8(1)))(_sensitivity(6(0))(7(0))(2)))))
			(line__34(_architecture 3 0 34 (_assignment (_simple)(_target(8(2)))(_sensitivity(6(0))(6(1))(7(0))(7(1))(2)))))
			(line__35(_architecture 4 0 35 (_assignment (_simple)(_target(8(3)))(_sensitivity(6(0))(6(1))(6(2))(7(0))(7(1))(7(2))(2)))))
			(line__37(_architecture 5 0 37 (_assignment (_simple)(_target(3(0)))(_sensitivity(0(0))(1(0))(2)))))
			(line__38(_architecture 6 0 38 (_assignment (_simple)(_target(3(1)))(_sensitivity(8(1))(0(1))(1(1))))))
			(line__39(_architecture 7 0 39 (_assignment (_simple)(_target(3(2)))(_sensitivity(8(2))(0(2))(1(2))))))
			(line__40(_architecture 8 0 40 (_assignment (_simple)(_target(3(3)))(_sensitivity(8(3))(0(3))(1(3))))))
			(line__42(_architecture 9 0 42 (_assignment (_simple)(_target(4))(_sensitivity(6(3))(6(2))(6(1))(6(0))))))
			(line__43(_architecture 10 0 43 (_assignment (_simple)(_target(5))(_sensitivity(6(1))(6(2))(6(3))(7(0))(7(1))(7(2))(7(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . structure 11 -1
	)
)
I 000046 55 4456          1551932185430 mixed
(_unit VHDL (alu_arth_smadd16 0 15 (mixed 0 23 ))
	(_version v147)
	(_time 1551932185431 2019.03.06 22:16:25)
	(_source (\./src/alu_arth_smadd16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1e1c181918484f0b4a4a0f454d)
	(_entity
		(_time 1551932185428)
	)
	(_component
		(alu_arth_smadd4
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_entity (_in ))))
				(_port (_internal c_in ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal r ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29 (_entity (_out ))))
				(_port (_internal P_out ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal G_out ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation add_0 0 41 (_component alu_arth_smadd4 )
		(_port
			((a)(a(d_3_0)))
			((b)(b(d_3_0)))
			((c_in)(c_in))
			((r)(r(d_3_0)))
			((P_out)(P(0)))
			((G_out)(G(0)))
		)
		(_use (_entity . alu_arth_smadd4)
		)
	)
	(_instantiation add_1 0 43 (_component alu_arth_smadd4 )
		(_port
			((a)(a(d_7_4)))
			((b)(b(d_7_4)))
			((c_in)(C(1)))
			((r)(r(d_7_4)))
			((P_out)(P(1)))
			((G_out)(G(1)))
		)
		(_use (_entity . alu_arth_smadd4)
		)
	)
	(_instantiation add_2 0 45 (_component alu_arth_smadd4 )
		(_port
			((a)(a(d_11_8)))
			((b)(b(d_11_8)))
			((c_in)(C(2)))
			((r)(r(d_11_8)))
			((P_out)(P(2)))
			((G_out)(G(2)))
		)
		(_use (_entity . alu_arth_smadd4)
		)
	)
	(_instantiation add_3 0 47 (_component alu_arth_smadd4 )
		(_port
			((a)(a(d_15_12)))
			((b)(b(d_15_12)))
			((c_in)(C(3)))
			((r)(r(d_15_12)))
			((P_out)(P(3)))
			((G_out)(G(3)))
		)
		(_use (_entity . alu_arth_smadd4)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~122 0 17 (_entity (_in ))))
		(_port (_internal c_in ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~124 0 19 (_entity (_out ))))
		(_port (_internal c_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~1}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 1))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{3~downto~1}~13 0 36 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(7(1)))(_sensitivity(5(0))(6(0))(2)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(7(2)))(_sensitivity(5(0))(5(1))(6(0))(6(1))(2)))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_target(7(3)))(_sensitivity(5(0))(5(1))(5(2))(6(0))(6(1))(6(2))(2)))))
			(line__52(_architecture 3 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5(0))(5(1))(5(2))(5(3))(6(0))(6(1))(6(2))(6(3))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . mixed 4 -1
	)
)
I 000049 55 2525          1551932185560 behavior
(_unit VHDL (alu_arth_tb_vhd 0 13 (behavior 0 16 ))
	(_version v147)
	(_time 1551932185561 2019.03.06 22:16:25)
	(_source (\./src/alu_arth_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9b999d949acdca8ecfc98ac0c8)
	(_entity
		(_time 1551932185558)
	)
	(_component
		(alu_arth
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal arth_op ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~134 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 39 (_component alu_arth )
		(_port
			((A)(A))
			((B)(B))
			((arth_op)(arth_op))
			((R)(R))
		)
		(_use (_entity . alu_arth)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~136 0 29 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~136 0 30 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal arth_op ~STD_LOGIC_VECTOR{3~downto~0}~138 0 31 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~136 0 34 (_architecture (_uni ))))
		(_process
			(tb(_architecture 0 0 46 (_process (_wait_for))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 2420          1551932185690 dataflow
(_unit VHDL (alu_logshift 0 15 (dataflow 0 23 ))
	(_version v147)
	(_time 1551932185691 2019.03.06 22:16:25)
	(_source (\./src/alu_logshift.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 27252e23737176327223647d20)
	(_entity
		(_time 1551932185688)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~122 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal shftamnt ~STD_LOGIC_VECTOR{3~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal logshift_op ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~124 0 20 (_entity (_out ))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(4(d_15_0))(4(d_31_16))(4(d_47_32))(4(d_63_48))(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197379 )
		(131843 )
		(197123 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 1307          1551932185830 dataflow
(_unit VHDL (control 0 14 (dataflow 0 20 ))
	(_version v147)
	(_time 1551932185831 2019.03.06 22:16:25)
	(_source (\./src/control.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b3b1b8e7e6e4b2a4b6b4a1e9b4)
	(_entity
		(_time 1551932185828)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal OpCode ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_in ))))
		(_port (_internal ASrc ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal WB ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1))(_sensitivity(0(0))(0(1))(0(2))(0(3))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(0(0))(0(1))(0(2))(0(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataflow 2 -1
	)
)
I 000049 55 2305          1551932185970 dataflow
(_unit VHDL (instrint 0 15 (dataflow 0 23 ))
	(_version v147)
	(_time 1551932185971 2019.03.06 22:16:25)
	(_source (\./src/instrint.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 40424042151617574543521a18)
	(_entity
		(_time 1551932185968)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Instr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal OpCode ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal RD_Reg1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal WR_Reg ~STD_LOGIC_VECTOR{3~downto~0}~126 0 20 (_entity (_out ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((Opcode)(Instr(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((RD_Reg2)(Instr(d_11_8))))(_target(3))(_sensitivity(0(d_11_8))))))
			(line__29(_architecture 2 0 29 (_assignment (_simple)(_alias((RD_Reg1)(Instr(d_7_4))))(_target(2))(_sensitivity(0(d_7_4))))))
			(line__30(_architecture 3 0 30 (_assignment (_simple)(_alias((WR_Reg)(Instr(d_3_0))))(_target(4))(_sensitivity(0(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataflow 4 -1
	)
)
I 000050 55 1689          1551932186090 structure
(_unit VHDL (mux64_2x1 0 14 (structure 0 21 ))
	(_version v147)
	(_time 1551932186091 2019.03.06 22:16:26)
	(_source (\./src/misc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code adaff0fbfcfbf1beaaaeb9f4aa)
	(_entity
		(_time 1551932186088)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal in0 ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~124 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . structure 1 -1
	)
)
I 000050 55 1838          1551932186097 structure
(_unit VHDL (mux64_2x1_2 0 34 (structure 0 41 ))
	(_version v147)
	(_time 1551932186098 2019.03.06 22:16:26)
	(_source (\./src/misc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bdbfe0e8ecebe1aebabca9e4ba)
	(_entity
		(_time 1551932186094)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{63~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal in0 ~STD_LOGIC_VECTOR{63~downto~0}~122 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal sel ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~124 0 38 (_entity (_out ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2(0))(2(1))(2(2))(2(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . structure 1 -1
	)
)
I 000050 55 1029          1551932186103 structure
(_unit VHDL (mux1_2x1 0 57 (structure 0 64 ))
	(_version v147)
	(_time 1551932186104 2019.03.06 22:16:26)
	(_source (\./src/misc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bdbfe0e8ecebe1aebdb8fbe2ee)
	(_entity
		(_time 1551932186101)
	)
	(_object
		(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . structure 1 -1
	)
)
I 000050 55 1615          1551932186109 structure
(_unit VHDL (xor_64 0 77 (structure 0 83 ))
	(_version v147)
	(_time 1551932186110 2019.03.06 22:16:26)
	(_source (\./src/misc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bdbebce9bfebeba8eabeabe2e8)
	(_entity
		(_time 1551932186107)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 78 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~122 0 80 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal b_extnd ~STD_LOGIC_VECTOR{63~downto~0}~13 0 85 (_architecture (_uni ))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . structure 2 -1
	)
)
I 000051 55 17642         1551932186270 BEHAVIORAL
(_unit VHDL (mmx_lite 0 15 (behavioral 0 33 ))
	(_version v147)
	(_time 1551932186271 2019.03.06 22:16:26)
	(_source (\./src/mmx_lite.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 686a6d68343e347d37382b3230)
	(_entity
		(_time 1551932186268)
	)
	(_component
		(alu
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~132 0 52 (_entity (_in ))))
				(_port (_internal ALU_Op ~STD_LOGIC_VECTOR{3~downto~0}~134 0 53 (_entity (_in ))))
				(_port (_internal Rs2 ~STD_LOGIC_VECTOR{3~downto~0}~136 0 54 (_entity (_in ))))
				(_port (_internal ALUOut ~STD_LOGIC_VECTOR{63~downto~0}~138 0 55 (_entity (_out ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 56 (_entity (_in ))))
			)
		)
		(control
			(_object
				(_port (_internal OpCode ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal WB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_port (_internal ASrc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(mux64_2x1
			(_object
				(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 67 (_entity (_in ))))
				(_port (_internal in0 ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 69 (_entity (_out ))))
			)
		)
		(pipereg_idex
			(_object
				(_port (_internal ID_WB ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal ID_ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 74 (_entity (_in ))))
				(_port (_internal ID_A ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 75 (_entity (_in ))))
				(_port (_internal ID_B ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 76 (_entity (_in ))))
				(_port (_internal ID_WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 77 (_entity (_in ))))
				(_port (_internal EX_WB ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
				(_port (_internal EX_ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 79 (_entity (_out ))))
				(_port (_internal EX_A ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 80 (_entity (_out ))))
				(_port (_internal EX_B ~STD_LOGIC_VECTOR{63~downto~0}~1332 0 81 (_entity (_out ))))
				(_port (_internal ID_RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 82 (_entity (_in ))))
				(_port (_internal EX_RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 83 (_entity (_out ))))
				(_port (_internal EX_WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 84 (_entity (_out ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
			)
		)
		(registerfile
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal RD_Reg1 ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 91 (_entity (_in ))))
				(_port (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 92 (_entity (_in ))))
				(_port (_internal WR_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 93 (_entity (_in ))))
				(_port (_internal WR_Data ~STD_LOGIC_VECTOR{63~downto~0}~1346 0 94 (_entity (_in ))))
				(_port (_internal RD_Data2 ~STD_LOGIC_VECTOR{63~downto~0}~1348 0 95 (_entity (_out ))))
				(_port (_internal RD_Data1 ~STD_LOGIC_VECTOR{63~downto~0}~1350 0 96 (_entity (_out ))))
			)
		)
		(instrint
			(_object
				(_port (_internal OpCode ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 100 (_entity (_out ))))
				(_port (_internal RD_Reg1 ~STD_LOGIC_VECTOR{3~downto~0}~1354 0 101 (_entity (_out ))))
				(_port (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 102 (_entity (_out ))))
				(_port (_internal WR_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1358 0 103 (_entity (_out ))))
				(_port (_internal Instr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 104 (_entity (_in ))))
			)
		)
	)
	(_instantiation XLXI_1 0 120 (_component alu )
		(_port
			((A)(EX_A_DUMMY(d_63_0)))
			((ALU_Op)(EX_ALUOp_DUMMY(d_3_0)))
			((Rs2)(ShftAmnt(d_3_0)))
			((ALUOut)(ALUOut_DUMMY(d_63_0)))
			((B)(EX_B_DUMMY(d_63_0)))
		)
		(_use (_entity . alu)
			(_port
				((A)(A))
				((B)(B))
				((ALU_Op)(ALU_Op))
				((Rs2)(Rs2))
				((ALUOut)(ALUOut))
			)
		)
	)
	(_instantiation XLXI_2 0 127 (_component control )
		(_port
			((OpCode)(OpCode_DUMMY(d_3_0)))
			((WB)(ID_WB_DUMMY))
			((ASrc)(ASrc))
		)
		(_use (_entity . control)
			(_port
				((OpCode)(OpCode))
				((ASrc)(ASrc))
				((WB)(WB))
			)
		)
	)
	(_instantiation XLXI_3 0 132 (_component mux64_2x1 )
		(_port
			((sel)(ASrc))
			((in1)(Data_In(d_63_0)))
			((in0)(RD_Data1(d_63_0)))
			((y)(ASource_DUMMY(d_63_0)))
		)
		(_use (_entity . mux64_2x1)
			(_port
				((in1)(in1))
				((in0)(in0))
				((sel)(sel))
				((y)(y))
			)
		)
	)
	(_instantiation XLXI_4 0 138 (_component pipereg_idex )
		(_port
			((ID_WB)(ID_WB_DUMMY))
			((ID_ALUOp)(OpCode_DUMMY(d_3_0)))
			((ID_A)(ASource_DUMMY(d_63_0)))
			((ID_B)(RD_Data2_DUMMY(d_63_0)))
			((ID_WB_Reg)(WR_Reg_DUMMY(d_3_0)))
			((EX_WB)(RegWrite_DUMMY))
			((EX_ALUOp)(EX_ALUOp_DUMMY(d_3_0)))
			((EX_A)(EX_A_DUMMY(d_63_0)))
			((EX_B)(EX_B_DUMMY(d_63_0)))
			((ID_RD_Reg2)(RD_Reg2_DUMMY(d_3_0)))
			((EX_RD_Reg2)(ShftAmnt(d_3_0)))
			((EX_WB_Reg)(WB_Reg_DUMMY(d_3_0)))
			((clk)(clk))
		)
		(_use (_entity . pipereg_idex)
			(_port
				((ID_ALUOp)(ID_ALUOp))
				((ID_A)(ID_A))
				((ID_B)(ID_B))
				((ID_WB_Reg)(ID_WB_Reg))
				((ID_WB)(ID_WB))
				((ID_RD_Reg2)(ID_RD_Reg2))
				((EX_ALUOp)(EX_ALUOp))
				((EX_A)(EX_A))
				((EX_B)(EX_B))
				((EX_WB_Reg)(EX_WB_Reg))
				((EX_WB)(EX_WB))
				((EX_RD_Reg2)(EX_RD_Reg2))
				((clk)(clk))
			)
		)
	)
	(_instantiation XLXI_5 0 153 (_component registerfile )
		(_port
			((RegWrite)(RegWrite_DUMMY))
			((clk)(clk))
			((RD_Reg1)(RD_Reg1(d_3_0)))
			((RD_Reg2)(RD_Reg2_DUMMY(d_3_0)))
			((WR_Reg)(WB_Reg_DUMMY(d_3_0)))
			((WR_Data)(ALUOut_DUMMY(d_63_0)))
			((RD_Data2)(RD_Data2_DUMMY(d_63_0)))
			((RD_Data1)(RD_Data1(d_63_0)))
		)
		(_use (_entity . registerfile)
			(_port
				((RD_Reg1)(RD_Reg1))
				((RD_Reg2)(RD_Reg2))
				((WR_Reg)(WR_Reg))
				((WR_Data)(WR_Data))
				((RD_Data1)(RD_Data1))
				((RD_Data2)(RD_Data2))
				((RegWrite)(RegWrite))
				((clk)(clk))
			)
		)
	)
	(_instantiation XLXI_6 0 163 (_component instrint )
		(_port
			((OpCode)(OpCode_DUMMY(d_3_0)))
			((RD_Reg1)(RD_Reg1(d_3_0)))
			((RD_Reg2)(RD_Reg2_DUMMY(d_3_0)))
			((WR_Reg)(WR_Reg_DUMMY(d_3_0)))
			((Instr)(Instr(d_15_0)))
		)
		(_use (_entity . instrint)
			(_port
				((Instr)(Instr))
				((OpCode)(OpCode))
				((RD_Reg1)(RD_Reg1))
				((RD_Reg2)(RD_Reg2))
				((WR_Reg)(WR_Reg))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal Data_In ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Instr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal ALUOut ~STD_LOGIC_VECTOR{63~downto~0}~122 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal ASource ~STD_LOGIC_VECTOR{63~downto~0}~124 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal EX_A ~STD_LOGIC_VECTOR{63~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal EX_ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal EX_B ~STD_LOGIC_VECTOR{63~downto~0}~128 0 23 (_entity (_out ))))
		(_port (_internal ID_WB ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal OpCode ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal RD_Data2 ~STD_LOGIC_VECTOR{63~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 27 (_entity (_out ))))
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1216 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1216 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1218 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal WR_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1218 0 30 (_entity (_out ))))
		(_signal (_internal ASrc ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal RD_Data1 ~STD_LOGIC_VECTOR{63~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal RD_Reg1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal ShftAmnt ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal ID_WB_DUMMY ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal WB_Reg_DUMMY ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal EX_A_DUMMY ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal EX_B_DUMMY ~STD_LOGIC_VECTOR{63~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal RegWrite_DUMMY ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal OpCode_DUMMY ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal EX_ALUOp_DUMMY ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal RD_Reg2_DUMMY ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal ALUOut_DUMMY ~STD_LOGIC_VECTOR{63~downto~0}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal RD_Data2_DUMMY ~STD_LOGIC_VECTOR{63~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal ASource_DUMMY ~STD_LOGIC_VECTOR{63~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal WR_Reg_DUMMY ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1346 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1354 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1358 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__108(_architecture 0 0 108 (_assignment (_simple)(_alias((ALUOut(d_63_0))(ALUOut_DUMMY(d_63_0))))(_target(3(d_63_0)))(_sensitivity(27(d_63_0))))))
			(line__109(_architecture 1 0 109 (_assignment (_simple)(_alias((ASource(d_63_0))(ASource_DUMMY(d_63_0))))(_target(4(d_63_0)))(_sensitivity(29(d_63_0))))))
			(line__110(_architecture 2 0 110 (_assignment (_simple)(_alias((EX_A(d_63_0))(EX_A_DUMMY(d_63_0))))(_target(5(d_63_0)))(_sensitivity(21(d_63_0))))))
			(line__111(_architecture 3 0 111 (_assignment (_simple)(_alias((EX_ALUOp(d_3_0))(EX_ALUOp_DUMMY(d_3_0))))(_target(6(d_3_0)))(_sensitivity(25(d_3_0))))))
			(line__112(_architecture 4 0 112 (_assignment (_simple)(_alias((EX_B(d_63_0))(EX_B_DUMMY(d_63_0))))(_target(7(d_63_0)))(_sensitivity(22(d_63_0))))))
			(line__113(_architecture 5 0 113 (_assignment (_simple)(_alias((ID_WB)(ID_WB_DUMMY)))(_target(8))(_sensitivity(19)))))
			(line__114(_architecture 6 0 114 (_assignment (_simple)(_alias((OpCode(d_3_0))(OpCode_DUMMY(d_3_0))))(_target(9(d_3_0)))(_sensitivity(24(d_3_0))))))
			(line__115(_architecture 7 0 115 (_assignment (_simple)(_alias((RD_Data2(d_63_0))(RD_Data2_DUMMY(d_63_0))))(_target(10(d_63_0)))(_sensitivity(28(d_63_0))))))
			(line__116(_architecture 8 0 116 (_assignment (_simple)(_alias((RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0))))(_target(11(d_3_0)))(_sensitivity(26(d_3_0))))))
			(line__117(_architecture 9 0 117 (_assignment (_simple)(_alias((RegWrite)(RegWrite_DUMMY)))(_target(12))(_sensitivity(23)))))
			(line__118(_architecture 10 0 118 (_assignment (_simple)(_alias((WB_Reg(d_3_0))(WB_Reg_DUMMY(d_3_0))))(_target(13(d_3_0)))(_sensitivity(20(d_3_0))))))
			(line__119(_architecture 11 0 119 (_assignment (_simple)(_alias((WR_Reg(d_3_0))(WR_Reg_DUMMY(d_3_0))))(_target(14(d_3_0)))(_sensitivity(30(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . BEHAVIORAL 12 -1
	)
)
I 000051 55 10417         1551932186387 behavioral
(_unit VHDL (mmx_lite_mmx_lite_sch_tb 0 17 (behavioral 0 20 ))
	(_version v147)
	(_time 1551932186388 2019.03.06 22:16:26)
	(_source (\./src/mmx_lite_tb.vhd\))
	(_use (std(standard))(std(textio))(ieee(std_logic_1164))(ieee(numeric_std))(ieee(std_logic_textio)))
	(_parameters dbg)
	(_code d5d7d087848389c0d581968f8d)
	(_entity
		(_time 1551932186378)
	)
	(_component
		(mmx_lite
			(_object
				(_port (_internal Data_In ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23 (_entity (_in ))))
				(_port (_internal ASource ~STD_LOGIC_VECTOR{63~downto~0}~132 0 24 (_entity (_out ))))
				(_port (_internal ID_WB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal RD_Data2 ~STD_LOGIC_VECTOR{63~downto~0}~134 0 26 (_entity (_out ))))
				(_port (_internal WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_entity (_out ))))
				(_port (_internal ALUOut ~STD_LOGIC_VECTOR{63~downto~0}~136 0 28 (_entity (_out ))))
				(_port (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~138 0 29 (_entity (_out ))))
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal EX_A ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 31 (_entity (_out ))))
				(_port (_internal EX_B ~STD_LOGIC_VECTOR{63~downto~0}~1312 0 32 (_entity (_out ))))
				(_port (_internal EX_ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 33 (_entity (_out ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal WR_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 35 (_entity (_out ))))
				(_port (_internal OpCode ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 36 (_entity (_out ))))
				(_port (_internal Instr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 119 (_component mmx_lite )
		(_port
			((Data_In)(Data_In))
			((ASource)(ID_A))
			((ID_WB)(ID_Write))
			((RD_Data2)(ID_B))
			((WB_Reg)(EX_Rd))
			((ALUOut)(EX_ALUOut))
			((RD_Reg2)(ID_Rs2))
			((RegWrite)(EX_Write))
			((EX_A)(EX_A))
			((EX_B)(EX_B))
			((EX_ALUOp)(EX_Op))
			((clk)(clk))
			((WR_Reg)(ID_RD))
			((OpCode)(ID_OP))
			((Instr)(Instr))
		)
		(_use (_entity . mmx_lite)
			(_port
				((clk)(clk))
				((Data_In)(Data_In))
				((Instr)(Instr))
				((ALUOut)(ALUOut))
				((ASource)(ASource))
				((EX_A)(EX_A))
				((EX_ALUOp)(EX_ALUOp))
				((EX_B)(EX_B))
				((ID_WB)(ID_WB))
				((OpCode)(OpCode))
				((RD_Data2)(RD_Data2))
				((RD_Reg2)(RD_Reg2))
				((RegWrite)(RegWrite))
				((WB_Reg)(WB_Reg))
				((WR_Reg)(WR_Reg))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1312 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal Data_In ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 40 (_architecture (_uni ))))
		(_signal (_internal ID_A ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 41 (_architecture (_uni ))))
		(_signal (_internal ID_Write ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal ID_B ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal EX_Rd ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 44 (_architecture (_uni ))))
		(_signal (_internal EX_ALUOut ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 45 (_architecture (_uni ))))
		(_signal (_internal ID_Rs2 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 46 (_architecture (_uni ))))
		(_signal (_internal EX_Write ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal EX_A ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 48 (_architecture (_uni ))))
		(_signal (_internal EX_B ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 49 (_architecture (_uni ))))
		(_signal (_internal EX_Op ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal ID_RD ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 52 (_architecture (_uni ))))
		(_signal (_internal ID_OP ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Instr ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal test_vector 0 57 (_record (Data_In ~STD_LOGIC_VECTOR{63~downto~0}~1326 )(Instr ~STD_LOGIC_VECTOR{15~downto~0}~1328 ))))
		(_type (_internal test_vector_array 0 62 (_array test_vector ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~test_vector_array~13 0 64 (_array test_vector ((_to (i 0)(i 15))))))
		(_constant (_internal test_vectors ~test_vector_array~13 0 64 (_architecture (_code 1))))
		(_variable (_internal output_line ~extstd.TEXTIO.LINE 0 140 (_process 0 )))
		(_process
			(tb(_architecture 0 0 139 (_process (_wait_for)(_target(0)(11)(14))(_read(1)(3)(4)(5)(6)(7)(8)(9)(10)(12)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 22))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
			(_external WRITE (ieee STD_LOGIC_TEXTIO 8))
			(_external HWRITE (ieee STD_LOGIC_TEXTIO 14))
			(_external WRITE (ieee STD_LOGIC_TEXTIO 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT(std TEXTIO 1)))
	)
	(_static
		(1818575648 1766600044 25972 )
		(538976288 1145643040 543445542 538976288 3829871 )
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(542134094 538976288 )
		(538998380 32 )
		(543452769 8224 )
		(538997359 8224 )
		(544370552 2105376 )
		(1769238386 2105376 )
		(1752461170 8297 )
		(1818782835 2124136 )
		(2105441 )
		(544695923 32 )
		(538994785 )
		(543712883 32 )
		(544434273 )
		(1936221811 32 )
		(1970892909 )
		(1685283425 538976354 )
		(538976288 3826802 )
		(538976288 1635017060 829452127 58 )
		(538976288 976384882 )
		(538976288 1635017060 846229343 58 )
		(538976288 1480925216 541218598 538976288 3829871 )
		(538976288 1734701687 58 )
		(538976288 1952539767 14945 )
		(538976288 1953067639 14949 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 33686275 33686018 33686018 33686018 50528770 50528770 50528770 50528770 50463234 50463234 33751554 33751554 )
		(33686275 50528771 50529027 33751555 50463234 50463490 33751810 33686018 50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490 )
		(50529027 50529027 50529027 50529027 50528770 33686018 33686018 33686018 50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490 )
		(33751554 33751554 50528770 50529027 50528770 33751811 33751811 50529026 50463235 33686018 33686018 50463490 50463490 50463234 50463234 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275 33686018 50528771 33751554 33686018 33686018 50463234 33686018 )
		(33686018 33686018 50529027 50529027 33686275 50463490 33751810 50529026 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33751554 )
		(50529027 33686018 50463490 33751810 50463491 33751555 33686018 33686018 33686018 33686018 33686018 50463490 50528770 33686274 33751811 33686275 )
		(33686274 50463490 50463235 33686018 33686018 33751554 50528770 50463490 33686018 33686018 33686018 33686275 50528771 33751555 33686018 50463491 )
	)
	(_model . behavioral 2 -1
	)
)
I 000049 55 4774          1551932186510 dataflow
(_unit VHDL (pipereg_idex 0 14 (dataflow 0 30 ))
	(_version v147)
	(_time 1551932186511 2019.03.06 22:16:26)
	(_source (\./src/pipereg_idex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 52510051590406445506400806)
	(_entity
		(_time 1551932186508)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ID_ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal ID_A ~STD_LOGIC_VECTOR{63~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal ID_B ~STD_LOGIC_VECTOR{63~downto~0}~122 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ID_WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_entity (_in ))))
		(_port (_internal ID_WB ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ID_RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal EX_ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~128 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal EX_A ~STD_LOGIC_VECTOR{63~downto~0}~1210 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1212 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal EX_B ~STD_LOGIC_VECTOR{63~downto~0}~1212 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal EX_WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 24 (_entity (_out ))))
		(_port (_internal EX_WB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1216 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal EX_RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~1216 0 26 (_entity (_out ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal WB ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_process
			(write(_architecture 0 0 37 (_process (_simple)(_target(13)(14)(15)(16)(17)(18))(_sensitivity(12))(_read(0)(1)(2)(3)(4)(5)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((EX_ALUOp)(ALUOp)))(_target(6))(_sensitivity(13)))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_alias((EX_A)(A)))(_target(7))(_sensitivity(14)))))
			(line__51(_architecture 3 0 51 (_assignment (_simple)(_alias((EX_B)(B)))(_target(8))(_sensitivity(15)))))
			(line__52(_architecture 4 0 52 (_assignment (_simple)(_alias((EX_WB_Reg)(WB_Reg)))(_target(9))(_sensitivity(16)))))
			(line__53(_architecture 5 0 53 (_assignment (_simple)(_alias((EX_WB)(WB)))(_target(10))(_sensitivity(18)))))
			(line__54(_architecture 6 0 54 (_assignment (_simple)(_alias((EX_RD_Reg2)(RD_Reg2)))(_target(11))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataflow 7 -1
	)
)
I 000049 55 2787          1551932186620 dataflow
(_unit VHDL (registerfile 0 15 (dataflow 0 26 ))
	(_version v147)
	(_time 1551932186621 2019.03.06 22:16:26)
	(_source (\./src/registerfile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_code bfbcefebece8eca9b4eeace4ea)
	(_entity
		(_time 1551932186618)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal RD_Reg1 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal WR_Reg ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal WR_Data ~STD_LOGIC_VECTOR{63~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal RD_Data1 ~STD_LOGIC_VECTOR{63~downto~0}~126 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal RD_Data2 ~STD_LOGIC_VECTOR{63~downto~0}~128 0 21 (_entity (_out ))))
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal regf 0 27 (_array ~STD_LOGIC_VECTOR{63~downto~0}~13 ((_to (i 0)(i 15))))))
		(_signal (_internal regfile regf 0 28 (_architecture (_uni ))))
		(_process
			(read(_architecture 0 0 32 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2)(3))(_read(6)(8)))))
			(write(_architecture 1 0 48 (_process (_simple)(_target(8))(_sensitivity(7))(_read(2)(3)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dataflow 2 -1
	)
)
I 000050 55 10419         1551932186790 structure
(_unit VHDL (alu_arth 0 14 (structure 0 21 ))
	(_version v147)
	(_time 1551932186791 2019.03.06 22:16:26)
	(_source (\./src/alu_arth.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6b69396b6a3d3a7e35657a3038)
	(_entity
		(_time 1551932184670)
	)
	(_component
		(alu_arth_cntrl
			(_object
				(_port (_internal alu_arth_op ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal sub ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal sat ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal as_cmp ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(xor_64
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 73 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 75 (_entity (_out ))))
			)
		)
		(alu_arth_cmpr
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~132 0 33 (_entity (_in ))))
				(_port (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~134 0 35 (_entity (_out ))))
			)
		)
		(alu_arth_smadd16
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 52 (_entity (_in ))))
				(_port (_internal c_in ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 54 (_entity (_out ))))
				(_port (_internal c_out ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(mux1_2x1
			(_object
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(alu_arth_sat
			(_object
				(_port (_internal c_out3 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal c_out2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal c_out1 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c_out0 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal sat_en ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal sub ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal r_in ~STD_LOGIC_VECTOR{63~downto~0}~136 0 46 (_entity (_in ))))
				(_port (_internal r_out ~STD_LOGIC_VECTOR{63~downto~0}~138 0 47 (_entity (_out ))))
			)
		)
		(mux64_2x1
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 66 (_entity (_in ))))
				(_port (_internal in0 ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 69 (_entity (_out ))))
			)
		)
	)
	(_instantiation u1 0 84 (_component alu_arth_cntrl )
		(_port
			((alu_arth_op)(arth_op))
			((sub)(sub))
			((sat)(sat))
			((sel16_32)(sel16_32))
			((as_cmp)(as_cmp))
		)
		(_use (_entity . alu_arth_cntrl)
		)
	)
	(_instantiation u2 0 90 (_component xor_64 )
		(_port
			((a)(b))
			((b)(sub))
			((y)(b_postxor))
		)
		(_use (_entity . xor_64)
		)
	)
	(_instantiation u3 0 94 (_component alu_arth_cmpr )
		(_port
			((A)(a))
			((B)(b))
			((sel16_32)(sel16_32))
			((R)(r_postcmpr))
		)
		(_use (_entity . alu_arth_cmpr)
		)
	)
	(_instantiation u4 0 99 (_component alu_arth_smadd16 )
		(_port
			((a)(A(d_15_0)))
			((b)(b_postxor(d_15_0)))
			((c_in)(sub))
			((r)(r_presat(d_15_0)))
			((c_out)(c0out))
		)
		(_use (_entity . alu_arth_smadd16)
		)
	)
	(_instantiation u5 0 105 (_component alu_arth_smadd16 )
		(_port
			((a)(A(d_31_16)))
			((b)(b_postxor(d_31_16)))
			((c_in)(c1in))
			((r)(r_presat(d_31_16)))
			((c_out)(c1out))
		)
		(_use (_entity . alu_arth_smadd16)
		)
	)
	(_instantiation u6 0 111 (_component alu_arth_smadd16 )
		(_port
			((a)(A(d_47_32)))
			((b)(b_postxor(d_47_32)))
			((c_in)(sub))
			((r)(r_presat(d_47_32)))
			((c_out)(c2out))
		)
		(_use (_entity . alu_arth_smadd16)
		)
	)
	(_instantiation u7 0 117 (_component alu_arth_smadd16 )
		(_port
			((a)(A(d_63_48)))
			((b)(b_postxor(d_63_48)))
			((c_in)(c3in))
			((r)(r_presat(d_63_48)))
			((c_out)(c3out))
		)
		(_use (_entity . alu_arth_smadd16)
		)
	)
	(_instantiation u8 0 123 (_component mux1_2x1 )
		(_port
			((in1)(c0out))
			((in0)(sub))
			((sel)(sel16_32))
			((y)(c1in))
		)
		(_use (_entity . mux1_2x1)
		)
	)
	(_instantiation u9 0 128 (_component mux1_2x1 )
		(_port
			((in1)(c2out))
			((in0)(sub))
			((sel)(sel16_32))
			((y)(c3in))
		)
		(_use (_entity . mux1_2x1)
		)
	)
	(_instantiation u10 0 133 (_component alu_arth_sat )
		(_port
			((c_out3)(c3out))
			((c_out2)(c2out))
			((c_out1)(c1out))
			((c_out0)(c0out))
			((sel16_32)(sel16_32))
			((sat_en)(sat))
			((sub)(sub))
			((r_in)(r_presat))
			((r_out)(r_postsat))
		)
		(_use (_entity . alu_arth_sat)
		)
	)
	(_instantiation u11 0 143 (_component mux64_2x1 )
		(_port
			((in1)(r_postcmpr))
			((in0)(r_postsat))
			((sel)(as_cmp))
			((y)(R))
		)
		(_use (_entity . mux64_2x1)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal arth_op ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~124 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal r_presat ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 78 (_architecture (_uni ))))
		(_signal (_internal r_postsat ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 78 (_architecture (_uni ))))
		(_signal (_internal r_postcmpr ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 78 (_architecture (_uni ))))
		(_signal (_internal b_postxor ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 78 (_architecture (_uni ))))
		(_signal (_internal sub ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal sat ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal as_cmp ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal c1in ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c3in ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c0out ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c1out ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c2out ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c3out ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000050 55 5588          1551932186796 Structure
(_unit VHDL (alu 0 14 (structure 0 22 ))
	(_version v147)
	(_time 1551932186797 2019.03.06 22:16:26)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6b69396b6a3d3a7d696b28303f)
	(_entity
		(_time 1551932184607)
	)
	(_component
		(alu_logshift
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal shftamnt ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal logshift_op ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~134 0 29 (_entity (_out ))))
			)
		)
		(alu_arth
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~136 0 33 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~138 0 34 (_entity (_in ))))
				(_port (_internal arth_op ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 35 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~1312 0 36 (_entity (_out ))))
			)
		)
		(mux64_2x1_2
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 40 (_entity (_in ))))
				(_port (_internal in0 ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 41 (_entity (_in ))))
				(_port (_internal sel ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 42 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation u1 0 50 (_component alu_logshift )
		(_port
			((A)(A))
			((B)(B))
			((shftamnt)(B(d_3_0)))
			((logshift_op)(ALU_Op(d_2_0)))
			((R)(LogShift_Out))
		)
		(_use (_entity . alu_logshift)
		)
	)
	(_instantiation u2 0 56 (_component alu_arth )
		(_port
			((A)(A))
			((B)(B))
			((arth_op)(ALU_Op))
			((R)(Arth_out))
		)
		(_use (_entity . alu_arth)
		)
	)
	(_instantiation u3 0 61 (_component mux64_2x1_2 )
		(_port
			((in1)(Arth_out))
			((in0)(Logshift_Out))
			((sel)(ALU_Op(d_3_0)))
			((y)(ALUOut))
		)
		(_use (_entity . mux64_2x1_2)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ALU_Op ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Rs2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~126 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal ALUOut ~STD_LOGIC_VECTOR{63~downto~0}~126 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1312 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal Arth_Out ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 46 (_architecture (_uni ))))
		(_signal (_internal LogShift_Out ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 46 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000051 55 17642         1551932186802 BEHAVIORAL
(_unit VHDL (mmx_lite 0 15 (behavioral 0 33 ))
	(_version v147)
	(_time 1551932186803 2019.03.06 22:16:26)
	(_source (\./src/mmx_lite.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 7b797c7a7d2d276e242b382123)
	(_entity
		(_time 1551932186267)
	)
	(_component
		(alu
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~132 0 52 (_entity (_in ))))
				(_port (_internal ALU_Op ~STD_LOGIC_VECTOR{3~downto~0}~134 0 53 (_entity (_in ))))
				(_port (_internal Rs2 ~STD_LOGIC_VECTOR{3~downto~0}~136 0 54 (_entity (_in ))))
				(_port (_internal ALUOut ~STD_LOGIC_VECTOR{63~downto~0}~138 0 55 (_entity (_out ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 56 (_entity (_in ))))
			)
		)
		(control
			(_object
				(_port (_internal OpCode ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 60 (_entity (_in ))))
				(_port (_internal WB ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_port (_internal ASrc ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(mux64_2x1
			(_object
				(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 67 (_entity (_in ))))
				(_port (_internal in0 ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 68 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 69 (_entity (_out ))))
			)
		)
		(pipereg_idex
			(_object
				(_port (_internal ID_WB ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal ID_ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 74 (_entity (_in ))))
				(_port (_internal ID_A ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 75 (_entity (_in ))))
				(_port (_internal ID_B ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 76 (_entity (_in ))))
				(_port (_internal ID_WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 77 (_entity (_in ))))
				(_port (_internal EX_WB ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
				(_port (_internal EX_ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 79 (_entity (_out ))))
				(_port (_internal EX_A ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 80 (_entity (_out ))))
				(_port (_internal EX_B ~STD_LOGIC_VECTOR{63~downto~0}~1332 0 81 (_entity (_out ))))
				(_port (_internal ID_RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 82 (_entity (_in ))))
				(_port (_internal EX_RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 83 (_entity (_out ))))
				(_port (_internal EX_WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 84 (_entity (_out ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
			)
		)
		(registerfile
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal RD_Reg1 ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 91 (_entity (_in ))))
				(_port (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 92 (_entity (_in ))))
				(_port (_internal WR_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 93 (_entity (_in ))))
				(_port (_internal WR_Data ~STD_LOGIC_VECTOR{63~downto~0}~1346 0 94 (_entity (_in ))))
				(_port (_internal RD_Data2 ~STD_LOGIC_VECTOR{63~downto~0}~1348 0 95 (_entity (_out ))))
				(_port (_internal RD_Data1 ~STD_LOGIC_VECTOR{63~downto~0}~1350 0 96 (_entity (_out ))))
			)
		)
		(instrint
			(_object
				(_port (_internal OpCode ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 100 (_entity (_out ))))
				(_port (_internal RD_Reg1 ~STD_LOGIC_VECTOR{3~downto~0}~1354 0 101 (_entity (_out ))))
				(_port (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 102 (_entity (_out ))))
				(_port (_internal WR_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1358 0 103 (_entity (_out ))))
				(_port (_internal Instr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 104 (_entity (_in ))))
			)
		)
	)
	(_instantiation XLXI_1 0 120 (_component alu )
		(_port
			((A)(EX_A_DUMMY(d_63_0)))
			((ALU_Op)(EX_ALUOp_DUMMY(d_3_0)))
			((Rs2)(ShftAmnt(d_3_0)))
			((ALUOut)(ALUOut_DUMMY(d_63_0)))
			((B)(EX_B_DUMMY(d_63_0)))
		)
		(_use (_entity . alu)
			(_port
				((A)(A))
				((B)(B))
				((ALU_Op)(ALU_Op))
				((Rs2)(Rs2))
				((ALUOut)(ALUOut))
			)
		)
	)
	(_instantiation XLXI_2 0 127 (_component control )
		(_port
			((OpCode)(OpCode_DUMMY(d_3_0)))
			((WB)(ID_WB_DUMMY))
			((ASrc)(ASrc))
		)
		(_use (_entity . control)
			(_port
				((OpCode)(OpCode))
				((ASrc)(ASrc))
				((WB)(WB))
			)
		)
	)
	(_instantiation XLXI_3 0 132 (_component mux64_2x1 )
		(_port
			((sel)(ASrc))
			((in1)(Data_In(d_63_0)))
			((in0)(RD_Data1(d_63_0)))
			((y)(ASource_DUMMY(d_63_0)))
		)
		(_use (_entity . mux64_2x1)
			(_port
				((in1)(in1))
				((in0)(in0))
				((sel)(sel))
				((y)(y))
			)
		)
	)
	(_instantiation XLXI_4 0 138 (_component pipereg_idex )
		(_port
			((ID_WB)(ID_WB_DUMMY))
			((ID_ALUOp)(OpCode_DUMMY(d_3_0)))
			((ID_A)(ASource_DUMMY(d_63_0)))
			((ID_B)(RD_Data2_DUMMY(d_63_0)))
			((ID_WB_Reg)(WR_Reg_DUMMY(d_3_0)))
			((EX_WB)(RegWrite_DUMMY))
			((EX_ALUOp)(EX_ALUOp_DUMMY(d_3_0)))
			((EX_A)(EX_A_DUMMY(d_63_0)))
			((EX_B)(EX_B_DUMMY(d_63_0)))
			((ID_RD_Reg2)(RD_Reg2_DUMMY(d_3_0)))
			((EX_RD_Reg2)(ShftAmnt(d_3_0)))
			((EX_WB_Reg)(WB_Reg_DUMMY(d_3_0)))
			((clk)(clk))
		)
		(_use (_entity . pipereg_idex)
			(_port
				((ID_ALUOp)(ID_ALUOp))
				((ID_A)(ID_A))
				((ID_B)(ID_B))
				((ID_WB_Reg)(ID_WB_Reg))
				((ID_WB)(ID_WB))
				((ID_RD_Reg2)(ID_RD_Reg2))
				((EX_ALUOp)(EX_ALUOp))
				((EX_A)(EX_A))
				((EX_B)(EX_B))
				((EX_WB_Reg)(EX_WB_Reg))
				((EX_WB)(EX_WB))
				((EX_RD_Reg2)(EX_RD_Reg2))
				((clk)(clk))
			)
		)
	)
	(_instantiation XLXI_5 0 153 (_component registerfile )
		(_port
			((RegWrite)(RegWrite_DUMMY))
			((clk)(clk))
			((RD_Reg1)(RD_Reg1(d_3_0)))
			((RD_Reg2)(RD_Reg2_DUMMY(d_3_0)))
			((WR_Reg)(WB_Reg_DUMMY(d_3_0)))
			((WR_Data)(ALUOut_DUMMY(d_63_0)))
			((RD_Data2)(RD_Data2_DUMMY(d_63_0)))
			((RD_Data1)(RD_Data1(d_63_0)))
		)
		(_use (_entity . registerfile)
			(_port
				((RD_Reg1)(RD_Reg1))
				((RD_Reg2)(RD_Reg2))
				((WR_Reg)(WR_Reg))
				((WR_Data)(WR_Data))
				((RD_Data1)(RD_Data1))
				((RD_Data2)(RD_Data2))
				((RegWrite)(RegWrite))
				((clk)(clk))
			)
		)
	)
	(_instantiation XLXI_6 0 163 (_component instrint )
		(_port
			((OpCode)(OpCode_DUMMY(d_3_0)))
			((RD_Reg1)(RD_Reg1(d_3_0)))
			((RD_Reg2)(RD_Reg2_DUMMY(d_3_0)))
			((WR_Reg)(WR_Reg_DUMMY(d_3_0)))
			((Instr)(Instr(d_15_0)))
		)
		(_use (_entity . instrint)
			(_port
				((Instr)(Instr))
				((OpCode)(OpCode))
				((RD_Reg1)(RD_Reg1))
				((RD_Reg2)(RD_Reg2))
				((WR_Reg)(WR_Reg))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal Data_In ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Instr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal ALUOut ~STD_LOGIC_VECTOR{63~downto~0}~122 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal ASource ~STD_LOGIC_VECTOR{63~downto~0}~124 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal EX_A ~STD_LOGIC_VECTOR{63~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal EX_ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal EX_B ~STD_LOGIC_VECTOR{63~downto~0}~128 0 23 (_entity (_out ))))
		(_port (_internal ID_WB ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal OpCode ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal RD_Data2 ~STD_LOGIC_VECTOR{63~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 27 (_entity (_out ))))
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1216 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1216 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1218 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal WR_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1218 0 30 (_entity (_out ))))
		(_signal (_internal ASrc ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal RD_Data1 ~STD_LOGIC_VECTOR{63~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal RD_Reg1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal ShftAmnt ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal ID_WB_DUMMY ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal WB_Reg_DUMMY ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal EX_A_DUMMY ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal EX_B_DUMMY ~STD_LOGIC_VECTOR{63~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal RegWrite_DUMMY ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal OpCode_DUMMY ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal EX_ALUOp_DUMMY ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal RD_Reg2_DUMMY ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal ALUOut_DUMMY ~STD_LOGIC_VECTOR{63~downto~0}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal RD_Data2_DUMMY ~STD_LOGIC_VECTOR{63~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal ASource_DUMMY ~STD_LOGIC_VECTOR{63~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal WR_Reg_DUMMY ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1346 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1354 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1358 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__108(_architecture 0 0 108 (_assignment (_simple)(_alias((ALUOut(d_63_0))(ALUOut_DUMMY(d_63_0))))(_target(3(d_63_0)))(_sensitivity(27(d_63_0))))))
			(line__109(_architecture 1 0 109 (_assignment (_simple)(_alias((ASource(d_63_0))(ASource_DUMMY(d_63_0))))(_target(4(d_63_0)))(_sensitivity(29(d_63_0))))))
			(line__110(_architecture 2 0 110 (_assignment (_simple)(_alias((EX_A(d_63_0))(EX_A_DUMMY(d_63_0))))(_target(5(d_63_0)))(_sensitivity(21(d_63_0))))))
			(line__111(_architecture 3 0 111 (_assignment (_simple)(_alias((EX_ALUOp(d_3_0))(EX_ALUOp_DUMMY(d_3_0))))(_target(6(d_3_0)))(_sensitivity(25(d_3_0))))))
			(line__112(_architecture 4 0 112 (_assignment (_simple)(_alias((EX_B(d_63_0))(EX_B_DUMMY(d_63_0))))(_target(7(d_63_0)))(_sensitivity(22(d_63_0))))))
			(line__113(_architecture 5 0 113 (_assignment (_simple)(_alias((ID_WB)(ID_WB_DUMMY)))(_target(8))(_sensitivity(19)))))
			(line__114(_architecture 6 0 114 (_assignment (_simple)(_alias((OpCode(d_3_0))(OpCode_DUMMY(d_3_0))))(_target(9(d_3_0)))(_sensitivity(24(d_3_0))))))
			(line__115(_architecture 7 0 115 (_assignment (_simple)(_alias((RD_Data2(d_63_0))(RD_Data2_DUMMY(d_63_0))))(_target(10(d_63_0)))(_sensitivity(28(d_63_0))))))
			(line__116(_architecture 8 0 116 (_assignment (_simple)(_alias((RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0))))(_target(11(d_3_0)))(_sensitivity(26(d_3_0))))))
			(line__117(_architecture 9 0 117 (_assignment (_simple)(_alias((RegWrite)(RegWrite_DUMMY)))(_target(12))(_sensitivity(23)))))
			(line__118(_architecture 10 0 118 (_assignment (_simple)(_alias((WB_Reg(d_3_0))(WB_Reg_DUMMY(d_3_0))))(_target(13(d_3_0)))(_sensitivity(20(d_3_0))))))
			(line__119(_architecture 11 0 119 (_assignment (_simple)(_alias((WR_Reg(d_3_0))(WR_Reg_DUMMY(d_3_0))))(_target(14(d_3_0)))(_sensitivity(30(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . BEHAVIORAL 12 -1
	)
)
I 000051 55 2271          1551935371031 Behavioral
(_unit VHDL (alu_arth_cmpr 0 14 (behavioral 0 20 ))
	(_version v147)
	(_time 1551935371032 2019.03.06 23:09:31)
	(_source (\./src/alu_arth_cmpr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e1b2e2b2b3b7b0f4b4e0f0bab2)
	(_entity
		(_time 1551932184677)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_entity (_in ))))
		(_port (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~124 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3(d_31_0))(3(d_63_31))(3(d_15_0))(3(d_31_16))(3(d_47_32))(3(d_63_48)))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 3 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 1 -1
	)
)
I 000049 55 2365          1551935371161 dataflow
(_unit VHDL (alu_arth_sat 0 13 (dataflow 0 24 ))
	(_version v147)
	(_time 1551935371162 2019.03.06 23:09:31)
	(_source (\./src/alu_arth_sat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5d0e5f5e5a0b0c48095d4c060e)
	(_entity
		(_time 1551932185157)
	)
	(_object
		(_port (_internal c_out3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal c_out2 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal c_out1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal c_out0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal sat_en ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal sub ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal r_in ~STD_LOGIC_VECTOR{63~downto~0}~12 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal r_out ~STD_LOGIC_VECTOR{63~downto~0}~122 0 22 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(8(d_15_0)))(_sensitivity(2)(3)(4)(5)(6)(7(d_15_0))(7(31))(7(15))))))
			(line__34(_architecture 1 0 34 (_assignment (_simple)(_target(8(d_31_16)))(_sensitivity(2)(5)(6)(7(d_31_16))(7(31))))))
			(line__38(_architecture 2 0 38 (_assignment (_simple)(_target(8(d_47_32)))(_sensitivity(0)(1)(4)(5)(6)(7(d_47_32))(7(63))(7(47))))))
			(line__44(_architecture 3 0 44 (_assignment (_simple)(_target(8(d_63_48)))(_sensitivity(0)(5)(6)(7(d_63_48))(7(31))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . dataflow 4 -1
	)
)
I 000050 55 3334          1551935371281 structure
(_unit VHDL (alu_arth_smadd4 0 14 (structure 0 22 ))
	(_version v147)
	(_time 1551935371282 2019.03.06 23:09:31)
	(_source (\./src/alu_arth_smadd4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code da89d888d88c8bcf8edecb8189)
	(_entity
		(_time 1551932185287)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_entity (_in ))))
		(_port (_internal c_in ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal r ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_entity (_out ))))
		(_port (_internal P_out ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal G_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal g ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~1}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 1))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{3~downto~1}~13 0 26 (_architecture (_uni ))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(8(1)))(_sensitivity(6(0))(7(0))(2)))))
			(line__33(_architecture 3 0 33 (_assignment (_simple)(_target(8(2)))(_sensitivity(6(0))(6(1))(7(0))(7(1))(2)))))
			(line__34(_architecture 4 0 34 (_assignment (_simple)(_target(8(3)))(_sensitivity(6(0))(6(1))(6(2))(7(0))(7(1))(7(2))(2)))))
			(line__36(_architecture 5 0 36 (_assignment (_simple)(_target(3(0)))(_sensitivity(0(0))(1(0))(2)))))
			(line__37(_architecture 6 0 37 (_assignment (_simple)(_target(3(1)))(_sensitivity(8(1))(0(1))(1(1))))))
			(line__38(_architecture 7 0 38 (_assignment (_simple)(_target(3(2)))(_sensitivity(8(2))(0(2))(1(2))))))
			(line__39(_architecture 8 0 39 (_assignment (_simple)(_target(3(3)))(_sensitivity(8(3))(0(3))(1(3))))))
			(line__41(_architecture 9 0 41 (_assignment (_simple)(_target(4))(_sensitivity(6(3))(6(2))(6(1))(6(0))))))
			(line__42(_architecture 10 0 42 (_assignment (_simple)(_target(5))(_sensitivity(6(1))(6(2))(6(3))(7(0))(7(1))(7(2))(7(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . structure 11 -1
	)
)
I 000046 55 4456          1551935371401 mixed
(_unit VHDL (alu_arth_smadd16 0 15 (mixed 0 22 ))
	(_version v147)
	(_time 1551935371402 2019.03.06 23:09:31)
	(_source (\./src/alu_arth_smadd16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 57045254030106420303460c04)
	(_entity
		(_time 1551932185427)
	)
	(_component
		(alu_arth_smadd4
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal c_in ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal r ~STD_LOGIC_VECTOR{3~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal P_out ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal G_out ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
	)
	(_instantiation add_0 0 40 (_component alu_arth_smadd4 )
		(_port
			((a)(a(d_3_0)))
			((b)(b(d_3_0)))
			((c_in)(c_in))
			((r)(r(d_3_0)))
			((P_out)(P(0)))
			((G_out)(G(0)))
		)
		(_use (_entity . alu_arth_smadd4)
		)
	)
	(_instantiation add_1 0 42 (_component alu_arth_smadd4 )
		(_port
			((a)(a(d_7_4)))
			((b)(b(d_7_4)))
			((c_in)(C(1)))
			((r)(r(d_7_4)))
			((P_out)(P(1)))
			((G_out)(G(1)))
		)
		(_use (_entity . alu_arth_smadd4)
		)
	)
	(_instantiation add_2 0 44 (_component alu_arth_smadd4 )
		(_port
			((a)(a(d_11_8)))
			((b)(b(d_11_8)))
			((c_in)(C(2)))
			((r)(r(d_11_8)))
			((P_out)(P(2)))
			((G_out)(G(2)))
		)
		(_use (_entity . alu_arth_smadd4)
		)
	)
	(_instantiation add_3 0 46 (_component alu_arth_smadd4 )
		(_port
			((a)(a(d_15_12)))
			((b)(b(d_15_12)))
			((c_in)(C(3)))
			((r)(r(d_15_12)))
			((P_out)(P(3)))
			((G_out)(G(3)))
		)
		(_use (_entity . alu_arth_smadd4)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~122 0 17 (_entity (_in ))))
		(_port (_internal c_in ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~124 0 19 (_entity (_out ))))
		(_port (_internal c_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~1}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 1))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{3~downto~1}~13 0 35 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(7(1)))(_sensitivity(5(0))(6(0))(2)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(7(2)))(_sensitivity(5(0))(5(1))(6(0))(6(1))(2)))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(7(3)))(_sensitivity(5(0))(5(1))(5(2))(6(0))(6(1))(6(2))(2)))))
			(line__51(_architecture 3 0 51 (_assignment (_simple)(_target(4))(_sensitivity(5(0))(5(1))(5(2))(5(3))(6(0))(6(1))(6(2))(6(3))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . mixed 4 -1
	)
)
I 000049 55 1707          1551935371511 dataflow
(_unit VHDL (alu_arth_cntrl 0 14 (dataflow 0 21 ))
	(_version v147)
	(_time 1551935371512 2019.03.06 23:09:31)
	(_source (\./src/alu_arth_cntrl.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c497c191939295d193cbd59f97)
	(_entity
		(_time 1551932184987)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal alu_arth_op ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_in ))))
		(_port (_internal sub ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal sat ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal as_cmp ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_alias((sub)(alu_arth_op(0))))(_target(1))(_sensitivity(0(0))))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(2))))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(0(1))(0(2))))))
			(line__33(_architecture 3 0 33 (_assignment (_simple)(_target(4))(_sensitivity(0(1))(0(2))(0(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataflow 4 -1
	)
)
I 000049 55 2420          1551935371621 dataflow
(_unit VHDL (alu_logshift 0 15 (dataflow 0 22 ))
	(_version v147)
	(_time 1551935371622 2019.03.06 23:09:31)
	(_source (\./src/alu_logshift.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 31623534636760246435726b36)
	(_entity
		(_time 1551932185687)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~122 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal shftamnt ~STD_LOGIC_VECTOR{3~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal logshift_op ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~124 0 20 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(4(d_15_0))(4(d_31_16))(4(d_47_32))(4(d_63_48))(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197379 )
		(131843 )
		(197123 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 2305          1551935371741 dataflow
(_unit VHDL (instrint 0 15 (dataflow 0 22 ))
	(_version v147)
	(_time 1551935371742 2019.03.06 23:09:31)
	(_source (\./src/instrint.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9fcc93909cc9c8889a9c8dc5c7)
	(_entity
		(_time 1551932185967)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Instr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal OpCode ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal RD_Reg1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal WR_Reg ~STD_LOGIC_VECTOR{3~downto~0}~126 0 20 (_entity (_out ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_alias((Opcode)(Instr(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((RD_Reg2)(Instr(d_11_8))))(_target(3))(_sensitivity(0(d_11_8))))))
			(line__28(_architecture 2 0 28 (_assignment (_simple)(_alias((RD_Reg1)(Instr(d_7_4))))(_target(2))(_sensitivity(0(d_7_4))))))
			(line__29(_architecture 3 0 29 (_assignment (_simple)(_alias((WR_Reg)(Instr(d_3_0))))(_target(4))(_sensitivity(0(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataflow 4 -1
	)
)
I 000049 55 1307          1551935371851 dataflow
(_unit VHDL (control 0 14 (dataflow 0 19 ))
	(_version v147)
	(_time 1551935371852 2019.03.06 23:09:31)
	(_source (\./src/control.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0c5f090a095b0d1b090b1e560b)
	(_entity
		(_time 1551932185827)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal OpCode ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_in ))))
		(_port (_internal ASrc ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal WB ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(1))(_sensitivity(0(0))(0(1))(0(2))(0(3))))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(0(0))(0(1))(0(2))(0(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataflow 2 -1
	)
)
I 000049 55 2787          1551935371961 dataflow
(_unit VHDL (registerfile 0 15 (dataflow 0 25 ))
	(_version v147)
	(_time 1551935371962 2019.03.06 23:09:31)
	(_source (\./src/registerfile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 792b7d78752e2a6f72286a222c)
	(_entity
		(_time 1551932186617)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal RD_Reg1 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal WR_Reg ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal WR_Data ~STD_LOGIC_VECTOR{63~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal RD_Data1 ~STD_LOGIC_VECTOR{63~downto~0}~126 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal RD_Data2 ~STD_LOGIC_VECTOR{63~downto~0}~128 0 21 (_entity (_out ))))
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal regf 0 26 (_array ~STD_LOGIC_VECTOR{63~downto~0}~13 ((_to (i 0)(i 15))))))
		(_signal (_internal regfile regf 0 27 (_architecture (_uni ))))
		(_process
			(read(_architecture 0 0 31 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2)(3))(_read(6)(8)))))
			(write(_architecture 1 0 47 (_process (_simple)(_target(8))(_sensitivity(7))(_read(2)(3)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dataflow 2 -1
	)
)
I 000049 55 4774          1551935372071 dataflow
(_unit VHDL (pipereg_idex 0 14 (dataflow 0 29 ))
	(_version v147)
	(_time 1551935372072 2019.03.06 23:09:32)
	(_source (\./src/pipereg_idex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e6b4e0b5e9b0b2f0e1b2f4bcb2)
	(_entity
		(_time 1551932186507)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ID_ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal ID_A ~STD_LOGIC_VECTOR{63~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal ID_B ~STD_LOGIC_VECTOR{63~downto~0}~122 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ID_WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_entity (_in ))))
		(_port (_internal ID_WB ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ID_RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal EX_ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~128 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal EX_A ~STD_LOGIC_VECTOR{63~downto~0}~1210 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1212 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal EX_B ~STD_LOGIC_VECTOR{63~downto~0}~1212 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal EX_WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 24 (_entity (_out ))))
		(_port (_internal EX_WB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1216 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal EX_RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~1216 0 26 (_entity (_out ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal WB ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(write(_architecture 0 0 36 (_process (_simple)(_target(13)(14)(15)(16)(17)(18))(_sensitivity(12))(_read(0)(1)(2)(3)(4)(5)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((EX_ALUOp)(ALUOp)))(_target(6))(_sensitivity(13)))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_alias((EX_A)(A)))(_target(7))(_sensitivity(14)))))
			(line__50(_architecture 3 0 50 (_assignment (_simple)(_alias((EX_B)(B)))(_target(8))(_sensitivity(15)))))
			(line__51(_architecture 4 0 51 (_assignment (_simple)(_alias((EX_WB_Reg)(WB_Reg)))(_target(9))(_sensitivity(16)))))
			(line__52(_architecture 5 0 52 (_assignment (_simple)(_alias((EX_WB)(WB)))(_target(10))(_sensitivity(18)))))
			(line__53(_architecture 6 0 53 (_assignment (_simple)(_alias((EX_RD_Reg2)(RD_Reg2)))(_target(11))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataflow 7 -1
	)
)
I 000050 55 1689          1551935372181 structure
(_unit VHDL (mux64_2x1 0 14 (structure 0 20 ))
	(_version v147)
	(_time 1551935372182 2019.03.06 23:09:32)
	(_source (\./src/misc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6330306265353f706460773a64)
	(_entity
		(_time 1551932186087)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal in0 ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~124 0 18 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . structure 1 -1
	)
)
I 000050 55 1838          1551935372188 structure
(_unit VHDL (mux64_2x1_2 0 34 (structure 0 40 ))
	(_version v147)
	(_time 1551935372189 2019.03.06 23:09:32)
	(_source (\./src/misc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6330306265353f706462773a64)
	(_entity
		(_time 1551932186093)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{63~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal in0 ~STD_LOGIC_VECTOR{63~downto~0}~122 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal sel ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~124 0 38 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2(0))(2(1))(2(2))(2(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . structure 1 -1
	)
)
I 000050 55 1029          1551935372211 structure
(_unit VHDL (mux1_2x1 0 57 (structure 0 63 ))
	(_version v147)
	(_time 1551935372212 2019.03.06 23:09:32)
	(_source (\./src/misc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7320207375252f607376352c20)
	(_entity
		(_time 1551932186100)
	)
	(_object
		(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . structure 1 -1
	)
)
I 000050 55 1615          1551935372217 structure
(_unit VHDL (xor_64 0 77 (structure 0 82 ))
	(_version v147)
	(_time 1551935372218 2019.03.06 23:09:32)
	(_source (\./src/misc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 73217c72262525662470652c26)
	(_entity
		(_time 1551932186106)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 78 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~122 0 80 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal b_extnd ~STD_LOGIC_VECTOR{63~downto~0}~13 0 84 (_architecture (_uni ))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__88(_architecture 1 0 88 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . structure 2 -1
	)
)
I 000050 55 10419         1551935372351 structure
(_unit VHDL (alu_arth 0 14 (structure 0 20 ))
	(_version v147)
	(_time 1551935372352 2019.03.06 23:09:32)
	(_source (\./src/alu_arth.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ffacf9affaa9aeeaa1f1eea4ac)
	(_entity
		(_time 1551932184670)
	)
	(_component
		(alu_arth_cntrl
			(_object
				(_port (_internal alu_arth_op ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_entity (_in ))))
				(_port (_internal sub ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal sat ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal as_cmp ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
		(xor_64
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 72 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 74 (_entity (_out ))))
			)
		)
		(alu_arth_cmpr
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~13 0 31 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~132 0 32 (_entity (_in ))))
				(_port (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~134 0 34 (_entity (_out ))))
			)
		)
		(alu_arth_smadd16
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 51 (_entity (_in ))))
				(_port (_internal c_in ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 53 (_entity (_out ))))
				(_port (_internal c_out ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(mux1_2x1
			(_object
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
			)
		)
		(alu_arth_sat
			(_object
				(_port (_internal c_out3 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal c_out2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal c_out1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal c_out0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal sat_en ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal sub ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal r_in ~STD_LOGIC_VECTOR{63~downto~0}~136 0 45 (_entity (_in ))))
				(_port (_internal r_out ~STD_LOGIC_VECTOR{63~downto~0}~138 0 46 (_entity (_out ))))
			)
		)
		(mux64_2x1
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 65 (_entity (_in ))))
				(_port (_internal in0 ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 66 (_entity (_in ))))
				(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 68 (_entity (_out ))))
			)
		)
	)
	(_instantiation u1 0 83 (_component alu_arth_cntrl )
		(_port
			((alu_arth_op)(arth_op))
			((sub)(sub))
			((sat)(sat))
			((sel16_32)(sel16_32))
			((as_cmp)(as_cmp))
		)
		(_use (_entity . alu_arth_cntrl)
		)
	)
	(_instantiation u2 0 89 (_component xor_64 )
		(_port
			((a)(b))
			((b)(sub))
			((y)(b_postxor))
		)
		(_use (_entity . xor_64)
		)
	)
	(_instantiation u3 0 93 (_component alu_arth_cmpr )
		(_port
			((A)(a))
			((B)(b))
			((sel16_32)(sel16_32))
			((R)(r_postcmpr))
		)
		(_use (_entity . alu_arth_cmpr)
		)
	)
	(_instantiation u4 0 98 (_component alu_arth_smadd16 )
		(_port
			((a)(A(d_15_0)))
			((b)(b_postxor(d_15_0)))
			((c_in)(sub))
			((r)(r_presat(d_15_0)))
			((c_out)(c0out))
		)
		(_use (_entity . alu_arth_smadd16)
		)
	)
	(_instantiation u5 0 104 (_component alu_arth_smadd16 )
		(_port
			((a)(A(d_31_16)))
			((b)(b_postxor(d_31_16)))
			((c_in)(c1in))
			((r)(r_presat(d_31_16)))
			((c_out)(c1out))
		)
		(_use (_entity . alu_arth_smadd16)
		)
	)
	(_instantiation u6 0 110 (_component alu_arth_smadd16 )
		(_port
			((a)(A(d_47_32)))
			((b)(b_postxor(d_47_32)))
			((c_in)(sub))
			((r)(r_presat(d_47_32)))
			((c_out)(c2out))
		)
		(_use (_entity . alu_arth_smadd16)
		)
	)
	(_instantiation u7 0 116 (_component alu_arth_smadd16 )
		(_port
			((a)(A(d_63_48)))
			((b)(b_postxor(d_63_48)))
			((c_in)(c3in))
			((r)(r_presat(d_63_48)))
			((c_out)(c3out))
		)
		(_use (_entity . alu_arth_smadd16)
		)
	)
	(_instantiation u8 0 122 (_component mux1_2x1 )
		(_port
			((in1)(c0out))
			((in0)(sub))
			((sel)(sel16_32))
			((y)(c1in))
		)
		(_use (_entity . mux1_2x1)
		)
	)
	(_instantiation u9 0 127 (_component mux1_2x1 )
		(_port
			((in1)(c2out))
			((in0)(sub))
			((sel)(sel16_32))
			((y)(c3in))
		)
		(_use (_entity . mux1_2x1)
		)
	)
	(_instantiation u10 0 132 (_component alu_arth_sat )
		(_port
			((c_out3)(c3out))
			((c_out2)(c2out))
			((c_out1)(c1out))
			((c_out0)(c0out))
			((sel16_32)(sel16_32))
			((sat_en)(sat))
			((sub)(sub))
			((r_in)(r_presat))
			((r_out)(r_postsat))
		)
		(_use (_entity . alu_arth_sat)
		)
	)
	(_instantiation u11 0 142 (_component mux64_2x1 )
		(_port
			((in1)(r_postcmpr))
			((in0)(r_postsat))
			((sel)(as_cmp))
			((y)(R))
		)
		(_use (_entity . mux64_2x1)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal arth_op ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~124 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal r_presat ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 77 (_architecture (_uni ))))
		(_signal (_internal r_postsat ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 77 (_architecture (_uni ))))
		(_signal (_internal r_postcmpr ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 77 (_architecture (_uni ))))
		(_signal (_internal b_postxor ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 77 (_architecture (_uni ))))
		(_signal (_internal sub ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal sat ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal as_cmp ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal c1in ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal c3in ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal c0out ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal c1out ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal c2out ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal c3out ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 2525          1551935372357 behavior
(_unit VHDL (alu_arth_tb_vhd 0 13 (behavior 0 15 ))
	(_version v147)
	(_time 1551935372358 2019.03.06 23:09:32)
	(_source (\./src/alu_arth_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0f5c06090a595e1a5b5d1e545c)
	(_entity
		(_time 1551932185557)
	)
	(_component
		(alu_arth
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal arth_op ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~134 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 38 (_component alu_arth )
		(_port
			((A)(A))
			((B)(B))
			((arth_op)(arth_op))
			((R)(R))
		)
		(_use (_entity . alu_arth)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~136 0 28 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~136 0 29 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal arth_op ~STD_LOGIC_VECTOR{3~downto~0}~138 0 30 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~136 0 33 (_architecture (_uni ))))
		(_process
			(tb(_architecture 0 0 45 (_process (_wait_for))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 1 -1
	)
)
I 000050 55 5588          1551935372461 Structure
(_unit VHDL (alu 0 14 (structure 0 21 ))
	(_version v147)
	(_time 1551935372462 2019.03.06 23:09:32)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6c3f656c6c3a3d7a6e6c2f3738)
	(_entity
		(_time 1551932184607)
	)
	(_component
		(alu_logshift
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~132 0 25 (_entity (_in ))))
				(_port (_internal shftamnt ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_in ))))
				(_port (_internal logshift_op ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~134 0 28 (_entity (_out ))))
			)
		)
		(alu_arth
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~136 0 32 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~138 0 33 (_entity (_in ))))
				(_port (_internal arth_op ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 34 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~1312 0 35 (_entity (_out ))))
			)
		)
		(mux64_2x1_2
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 39 (_entity (_in ))))
				(_port (_internal in0 ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 40 (_entity (_in ))))
				(_port (_internal sel ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 41 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation u1 0 49 (_component alu_logshift )
		(_port
			((A)(A))
			((B)(B))
			((shftamnt)(B(d_3_0)))
			((logshift_op)(ALU_Op(d_2_0)))
			((R)(LogShift_Out))
		)
		(_use (_entity . alu_logshift)
		)
	)
	(_instantiation u2 0 55 (_component alu_arth )
		(_port
			((A)(A))
			((B)(B))
			((arth_op)(ALU_Op))
			((R)(Arth_out))
		)
		(_use (_entity . alu_arth)
		)
	)
	(_instantiation u3 0 60 (_component mux64_2x1_2 )
		(_port
			((in1)(Arth_out))
			((in0)(Logshift_Out))
			((sel)(ALU_Op(d_3_0)))
			((y)(ALUOut))
		)
		(_use (_entity . mux64_2x1_2)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ALU_Op ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Rs2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~126 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal ALUOut ~STD_LOGIC_VECTOR{63~downto~0}~126 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal Arth_Out ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 45 (_architecture (_uni ))))
		(_signal (_internal LogShift_Out ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000051 55 17640         1551935372469 BEHAVIORAL
(_unit VHDL (mmx_lite 0 15 (behavioral 0 32 ))
	(_version v147)
	(_time 1551935372470 2019.03.06 23:09:32)
	(_source (\./src/mmx_lite.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 7c2f207d7b2a2069232c3f2624)
	(_entity
		(_time 1551932186267)
	)
	(_component
		(alu
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~132 0 51 (_entity (_in ))))
				(_port (_internal ALU_Op ~STD_LOGIC_VECTOR{3~downto~0}~134 0 52 (_entity (_in ))))
				(_port (_internal Rs2 ~STD_LOGIC_VECTOR{3~downto~0}~136 0 53 (_entity (_in ))))
				(_port (_internal ALUOut ~STD_LOGIC_VECTOR{63~downto~0}~138 0 54 (_entity (_out ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 55 (_entity (_in ))))
			)
		)
		(control
			(_object
				(_port (_internal OpCode ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 59 (_entity (_in ))))
				(_port (_internal WB ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal ASrc ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
			)
		)
		(mux64_2x1
			(_object
				(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 66 (_entity (_in ))))
				(_port (_internal in0 ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 68 (_entity (_out ))))
			)
		)
		(pipereg_idex
			(_object
				(_port (_internal ID_WB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal ID_ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 73 (_entity (_in ))))
				(_port (_internal ID_A ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 74 (_entity (_in ))))
				(_port (_internal ID_B ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 75 (_entity (_in ))))
				(_port (_internal ID_WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 76 (_entity (_in ))))
				(_port (_internal EX_WB ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
				(_port (_internal EX_ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 78 (_entity (_out ))))
				(_port (_internal EX_A ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 79 (_entity (_out ))))
				(_port (_internal EX_B ~STD_LOGIC_VECTOR{63~downto~0}~1332 0 80 (_entity (_out ))))
				(_port (_internal ID_RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 81 (_entity (_in ))))
				(_port (_internal EX_RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 82 (_entity (_out ))))
				(_port (_internal EX_WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 83 (_entity (_out ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
			)
		)
		(registerfile
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal RD_Reg1 ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 90 (_entity (_in ))))
				(_port (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 91 (_entity (_in ))))
				(_port (_internal WR_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 92 (_entity (_in ))))
				(_port (_internal WR_Data ~STD_LOGIC_VECTOR{63~downto~0}~1346 0 93 (_entity (_in ))))
				(_port (_internal RD_Data2 ~STD_LOGIC_VECTOR{63~downto~0}~1348 0 94 (_entity (_out ))))
				(_port (_internal RD_Data1 ~STD_LOGIC_VECTOR{63~downto~0}~1350 0 95 (_entity (_out ))))
			)
		)
		(instrint
			(_object
				(_port (_internal OpCode ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 99 (_entity (_out ))))
				(_port (_internal RD_Reg1 ~STD_LOGIC_VECTOR{3~downto~0}~1354 0 100 (_entity (_out ))))
				(_port (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 101 (_entity (_out ))))
				(_port (_internal WR_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1358 0 102 (_entity (_out ))))
				(_port (_internal Instr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 103 (_entity (_in ))))
			)
		)
	)
	(_instantiation XLXI_1 0 119 (_component alu )
		(_port
			((A)(EX_A_DUMMY(d_63_0)))
			((ALU_Op)(EX_ALUOp_DUMMY(d_3_0)))
			((Rs2)(ShftAmnt(d_3_0)))
			((ALUOut)(ALUOut_DUMMY(d_63_0)))
			((B)(EX_B_DUMMY(d_63_0)))
		)
		(_use (_entity . alu)
			(_port
				((A)(A))
				((B)(B))
				((ALU_Op)(ALU_Op))
				((Rs2)(Rs2))
				((ALUOut)(ALUOut))
			)
		)
	)
	(_instantiation XLXI_2 0 126 (_component control )
		(_port
			((OpCode)(OpCode_DUMMY(d_3_0)))
			((WB)(ID_WB_DUMMY))
			((ASrc)(ASrc))
		)
		(_use (_entity . control)
			(_port
				((OpCode)(OpCode))
				((ASrc)(ASrc))
				((WB)(WB))
			)
		)
	)
	(_instantiation XLXI_3 0 131 (_component mux64_2x1 )
		(_port
			((sel)(ASrc))
			((in1)(Data_In(d_63_0)))
			((in0)(RD_Data1(d_63_0)))
			((y)(ASource_DUMMY(d_63_0)))
		)
		(_use (_entity . mux64_2x1)
			(_port
				((in1)(in1))
				((in0)(in0))
				((sel)(sel))
				((y)(y))
			)
		)
	)
	(_instantiation XLXI_4 0 137 (_component pipereg_idex )
		(_port
			((ID_WB)(ID_WB_DUMMY))
			((ID_ALUOp)(OpCode_DUMMY(d_3_0)))
			((ID_A)(ASource_DUMMY(d_63_0)))
			((ID_B)(RD_Data2_DUMMY(d_63_0)))
			((ID_WB_Reg)(WR_Reg_DUMMY(d_3_0)))
			((EX_WB)(RegWrite_DUMMY))
			((EX_ALUOp)(EX_ALUOp_DUMMY(d_3_0)))
			((EX_A)(EX_A_DUMMY(d_63_0)))
			((EX_B)(EX_B_DUMMY(d_63_0)))
			((ID_RD_Reg2)(RD_Reg2_DUMMY(d_3_0)))
			((EX_RD_Reg2)(ShftAmnt(d_3_0)))
			((EX_WB_Reg)(WB_Reg_DUMMY(d_3_0)))
			((clk)(clk))
		)
		(_use (_entity . pipereg_idex)
			(_port
				((ID_ALUOp)(ID_ALUOp))
				((ID_A)(ID_A))
				((ID_B)(ID_B))
				((ID_WB_Reg)(ID_WB_Reg))
				((ID_WB)(ID_WB))
				((ID_RD_Reg2)(ID_RD_Reg2))
				((EX_ALUOp)(EX_ALUOp))
				((EX_A)(EX_A))
				((EX_B)(EX_B))
				((EX_WB_Reg)(EX_WB_Reg))
				((EX_WB)(EX_WB))
				((EX_RD_Reg2)(EX_RD_Reg2))
				((clk)(clk))
			)
		)
	)
	(_instantiation XLXI_5 0 152 (_component registerfile )
		(_port
			((RegWrite)(RegWrite_DUMMY))
			((clk)(clk))
			((RD_Reg1)(RD_Reg1(d_3_0)))
			((RD_Reg2)(RD_Reg2_DUMMY(d_3_0)))
			((WR_Reg)(WB_Reg_DUMMY(d_3_0)))
			((WR_Data)(ALUOut_DUMMY(d_63_0)))
			((RD_Data2)(RD_Data2_DUMMY(d_63_0)))
			((RD_Data1)(RD_Data1(d_63_0)))
		)
		(_use (_entity . registerfile)
			(_port
				((RD_Reg1)(RD_Reg1))
				((RD_Reg2)(RD_Reg2))
				((WR_Reg)(WR_Reg))
				((WR_Data)(WR_Data))
				((RD_Data1)(RD_Data1))
				((RD_Data2)(RD_Data2))
				((RegWrite)(RegWrite))
				((clk)(clk))
			)
		)
	)
	(_instantiation XLXI_6 0 162 (_component instrint )
		(_port
			((OpCode)(OpCode_DUMMY(d_3_0)))
			((RD_Reg1)(RD_Reg1(d_3_0)))
			((RD_Reg2)(RD_Reg2_DUMMY(d_3_0)))
			((WR_Reg)(WR_Reg_DUMMY(d_3_0)))
			((Instr)(Instr(d_15_0)))
		)
		(_use (_entity . instrint)
			(_port
				((Instr)(Instr))
				((OpCode)(OpCode))
				((RD_Reg1)(RD_Reg1))
				((RD_Reg2)(RD_Reg2))
				((WR_Reg)(WR_Reg))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal Data_In ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Instr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal ALUOut ~STD_LOGIC_VECTOR{63~downto~0}~122 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal ASource ~STD_LOGIC_VECTOR{63~downto~0}~124 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal EX_A ~STD_LOGIC_VECTOR{63~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal EX_ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal EX_B ~STD_LOGIC_VECTOR{63~downto~0}~128 0 23 (_entity (_out ))))
		(_port (_internal ID_WB ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal OpCode ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal RD_Data2 ~STD_LOGIC_VECTOR{63~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 27 (_entity (_out ))))
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1216 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1216 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1218 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal WR_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1218 0 30 (_entity (_out ))))
		(_signal (_internal ASrc ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal RD_Data1 ~STD_LOGIC_VECTOR{63~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal RD_Reg1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal ShftAmnt ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal ID_WB_DUMMY ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal WB_Reg_DUMMY ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal EX_A_DUMMY ~STD_LOGIC_VECTOR{63~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal EX_B_DUMMY ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal RegWrite_DUMMY ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal OpCode_DUMMY ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal EX_ALUOp_DUMMY ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal RD_Reg2_DUMMY ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal ALUOut_DUMMY ~STD_LOGIC_VECTOR{63~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal RD_Data2_DUMMY ~STD_LOGIC_VECTOR{63~downto~0}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal ASource_DUMMY ~STD_LOGIC_VECTOR{63~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal WR_Reg_DUMMY ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1332 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1346 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1348 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1350 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1354 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1358 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__107(_architecture 0 0 107 (_assignment (_simple)(_alias((ALUOut(d_63_0))(ALUOut_DUMMY(d_63_0))))(_target(3(d_63_0)))(_sensitivity(27(d_63_0))))))
			(line__108(_architecture 1 0 108 (_assignment (_simple)(_alias((ASource(d_63_0))(ASource_DUMMY(d_63_0))))(_target(4(d_63_0)))(_sensitivity(29(d_63_0))))))
			(line__109(_architecture 2 0 109 (_assignment (_simple)(_alias((EX_A(d_63_0))(EX_A_DUMMY(d_63_0))))(_target(5(d_63_0)))(_sensitivity(21(d_63_0))))))
			(line__110(_architecture 3 0 110 (_assignment (_simple)(_alias((EX_ALUOp(d_3_0))(EX_ALUOp_DUMMY(d_3_0))))(_target(6(d_3_0)))(_sensitivity(25(d_3_0))))))
			(line__111(_architecture 4 0 111 (_assignment (_simple)(_alias((EX_B(d_63_0))(EX_B_DUMMY(d_63_0))))(_target(7(d_63_0)))(_sensitivity(22(d_63_0))))))
			(line__112(_architecture 5 0 112 (_assignment (_simple)(_alias((ID_WB)(ID_WB_DUMMY)))(_target(8))(_sensitivity(19)))))
			(line__113(_architecture 6 0 113 (_assignment (_simple)(_alias((OpCode(d_3_0))(OpCode_DUMMY(d_3_0))))(_target(9(d_3_0)))(_sensitivity(24(d_3_0))))))
			(line__114(_architecture 7 0 114 (_assignment (_simple)(_alias((RD_Data2(d_63_0))(RD_Data2_DUMMY(d_63_0))))(_target(10(d_63_0)))(_sensitivity(28(d_63_0))))))
			(line__115(_architecture 8 0 115 (_assignment (_simple)(_alias((RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0))))(_target(11(d_3_0)))(_sensitivity(26(d_3_0))))))
			(line__116(_architecture 9 0 116 (_assignment (_simple)(_alias((RegWrite)(RegWrite_DUMMY)))(_target(12))(_sensitivity(23)))))
			(line__117(_architecture 10 0 117 (_assignment (_simple)(_alias((WB_Reg(d_3_0))(WB_Reg_DUMMY(d_3_0))))(_target(13(d_3_0)))(_sensitivity(20(d_3_0))))))
			(line__118(_architecture 11 0 118 (_assignment (_simple)(_alias((WR_Reg(d_3_0))(WR_Reg_DUMMY(d_3_0))))(_target(14(d_3_0)))(_sensitivity(30(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . BEHAVIORAL 12 -1
	)
)
I 000051 55 10417         1551935372571 behavioral
(_unit VHDL (mmx_lite_mmx_lite_sch_tb 0 17 (behavioral 0 19 ))
	(_version v147)
	(_time 1551935372578 2019.03.06 23:09:32)
	(_source (\./src/mmx_lite_tb.vhd\))
	(_use (std(standard))(std(textio))(ieee(std_logic_1164))(ieee(numeric_std))(ieee(std_logic_textio)))
	(_parameters dbg)
	(_code e9bab5bab4bfb5fce9bdaab3b1)
	(_entity
		(_time 1551932186377)
	)
	(_component
		(mmx_lite
			(_object
				(_port (_internal Data_In ~STD_LOGIC_VECTOR{63~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal ASource ~STD_LOGIC_VECTOR{63~downto~0}~132 0 23 (_entity (_out ))))
				(_port (_internal ID_WB ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal RD_Data2 ~STD_LOGIC_VECTOR{63~downto~0}~134 0 25 (_entity (_out ))))
				(_port (_internal WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal ALUOut ~STD_LOGIC_VECTOR{63~downto~0}~136 0 27 (_entity (_out ))))
				(_port (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~138 0 28 (_entity (_out ))))
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal EX_A ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 30 (_entity (_out ))))
				(_port (_internal EX_B ~STD_LOGIC_VECTOR{63~downto~0}~1312 0 31 (_entity (_out ))))
				(_port (_internal EX_ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 32 (_entity (_out ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal WR_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 34 (_entity (_out ))))
				(_port (_internal OpCode ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 35 (_entity (_out ))))
				(_port (_internal Instr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 118 (_component mmx_lite )
		(_port
			((Data_In)(Data_In))
			((ASource)(ID_A))
			((ID_WB)(ID_Write))
			((RD_Data2)(ID_B))
			((WB_Reg)(EX_Rd))
			((ALUOut)(EX_ALUOut))
			((RD_Reg2)(ID_Rs2))
			((RegWrite)(EX_Write))
			((EX_A)(EX_A))
			((EX_B)(EX_B))
			((EX_ALUOp)(EX_Op))
			((clk)(clk))
			((WR_Reg)(ID_RD))
			((OpCode)(ID_OP))
			((Instr)(Instr))
		)
		(_use (_entity . mmx_lite)
			(_port
				((clk)(clk))
				((Data_In)(Data_In))
				((Instr)(Instr))
				((ALUOut)(ALUOut))
				((ASource)(ASource))
				((EX_A)(EX_A))
				((EX_ALUOp)(EX_ALUOp))
				((EX_B)(EX_B))
				((ID_WB)(ID_WB))
				((OpCode)(OpCode))
				((RD_Data2)(RD_Data2))
				((RD_Reg2)(RD_Reg2))
				((RegWrite)(RegWrite))
				((WB_Reg)(WB_Reg))
				((WR_Reg)(WR_Reg))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1312 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal Data_In ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 39 (_architecture (_uni ))))
		(_signal (_internal ID_A ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 40 (_architecture (_uni ))))
		(_signal (_internal ID_Write ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal ID_B ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal EX_Rd ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 43 (_architecture (_uni ))))
		(_signal (_internal EX_ALUOut ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 44 (_architecture (_uni ))))
		(_signal (_internal ID_Rs2 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 45 (_architecture (_uni ))))
		(_signal (_internal EX_Write ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_signal (_internal EX_A ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 47 (_architecture (_uni ))))
		(_signal (_internal EX_B ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 48 (_architecture (_uni ))))
		(_signal (_internal EX_Op ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 49 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal ID_RD ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 51 (_architecture (_uni ))))
		(_signal (_internal ID_OP ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Instr ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal test_vector 0 56 (_record (Data_In ~STD_LOGIC_VECTOR{63~downto~0}~1326 )(Instr ~STD_LOGIC_VECTOR{15~downto~0}~1328 ))))
		(_type (_internal test_vector_array 0 61 (_array test_vector ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~test_vector_array~13 0 63 (_array test_vector ((_to (i 0)(i 15))))))
		(_constant (_internal test_vectors ~test_vector_array~13 0 63 (_architecture (_code 1))))
		(_variable (_internal output_line ~extstd.TEXTIO.LINE 0 139 (_process 0 )))
		(_process
			(tb(_architecture 0 0 138 (_process (_wait_for)(_target(0)(11)(14))(_read(1)(3)(4)(5)(6)(7)(8)(9)(10)(12)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 22))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
			(_external WRITE (ieee STD_LOGIC_TEXTIO 8))
			(_external HWRITE (ieee STD_LOGIC_TEXTIO 14))
			(_external WRITE (ieee STD_LOGIC_TEXTIO 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT(std TEXTIO 1)))
	)
	(_static
		(1818575648 1766600044 25972 )
		(538976288 1145643040 543445542 538976288 3829871 )
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(542134094 538976288 )
		(538998380 32 )
		(543452769 8224 )
		(538997359 8224 )
		(544370552 2105376 )
		(1769238386 2105376 )
		(1752461170 8297 )
		(1818782835 2124136 )
		(2105441 )
		(544695923 32 )
		(538994785 )
		(543712883 32 )
		(544434273 )
		(1936221811 32 )
		(1970892909 )
		(1685283425 538976354 )
		(538976288 3826802 )
		(538976288 1635017060 829452127 58 )
		(538976288 976384882 )
		(538976288 1635017060 846229343 58 )
		(538976288 1480925216 541218598 538976288 3829871 )
		(538976288 1734701687 58 )
		(538976288 1952539767 14945 )
		(538976288 1953067639 14949 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 33686275 33686018 33686018 33686018 50528770 50528770 50528770 50528770 50463234 50463234 33751554 33751554 )
		(33686275 50528771 50529027 33751555 50463234 50463490 33751810 33686018 50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490 )
		(50529027 50529027 50529027 50529027 50528770 33686018 33686018 33686018 50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490 )
		(33751554 33751554 50528770 50529027 50528770 33751811 33751811 50529026 50463235 33686018 33686018 50463490 50463490 50463234 50463234 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275 33686018 50528771 33751554 33686018 33686018 50463234 33686018 )
		(33686018 33686018 50529027 50529027 33686275 50463490 33751810 50529026 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33751554 )
		(50529027 33686018 50463490 33751810 50463491 33751555 33686018 33686018 33686018 33686018 33686018 50463490 50528770 33686274 33751811 33686275 )
		(33686274 50463490 50463235 33686018 33686018 33751554 50528770 50463490 33686018 33686018 33686018 33686275 50528771 33751555 33686018 50463491 )
	)
	(_model . behavioral 2 -1
	)
)
V 000051 55 2271          1551935378001 Behavioral
(_unit VHDL (alu_arth_cmpr 0 14 (behavioral 0 20 ))
	(_version v147)
	(_time 1551935378002 2019.03.06 23:09:37)
	(_source (\./src/alu_arth_cmpr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1e4e4a1918484f0b4b1f0f454d)
	(_entity
		(_time 1551932184677)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_entity (_in ))))
		(_port (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~124 0 18 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3(d_31_0))(3(d_63_31))(3(d_15_0))(3(d_31_16))(3(d_47_32))(3(d_63_48)))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 3 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 1 -1
	)
)
V 000049 55 2365          1551935378121 dataflow
(_unit VHDL (alu_arth_sat 0 13 (dataflow 0 24 ))
	(_version v147)
	(_time 1551935378122 2019.03.06 23:09:38)
	(_source (\./src/alu_arth_sat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8bdbdf858addda9edf8b9ad0d8)
	(_entity
		(_time 1551932185157)
	)
	(_object
		(_port (_internal c_out3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal c_out2 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal c_out1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal c_out0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal sat_en ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal sub ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal r_in ~STD_LOGIC_VECTOR{63~downto~0}~12 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal r_out ~STD_LOGIC_VECTOR{63~downto~0}~122 0 22 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(8(d_15_0)))(_sensitivity(2)(3)(4)(5)(6)(7(d_15_0))(7(31))(7(15))))))
			(line__34(_architecture 1 0 34 (_assignment (_simple)(_target(8(d_31_16)))(_sensitivity(2)(5)(6)(7(d_31_16))(7(31))))))
			(line__38(_architecture 2 0 38 (_assignment (_simple)(_target(8(d_47_32)))(_sensitivity(0)(1)(4)(5)(6)(7(d_47_32))(7(63))(7(47))))))
			(line__44(_architecture 3 0 44 (_assignment (_simple)(_target(8(d_63_48)))(_sensitivity(0)(5)(6)(7(d_63_48))(7(31))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . dataflow 4 -1
	)
)
V 000050 55 3334          1551935378251 structure
(_unit VHDL (alu_arth_smadd4 0 14 (structure 0 22 ))
	(_version v147)
	(_time 1551935378252 2019.03.06 23:09:38)
	(_source (\./src/alu_arth_smadd4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 18484f1f434e490d4c1c09434b)
	(_entity
		(_time 1551932185287)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_entity (_in ))))
		(_port (_internal c_in ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal r ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_entity (_out ))))
		(_port (_internal P_out ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal G_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal g ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~1}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 1))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{3~downto~1}~13 0 26 (_architecture (_uni ))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(8(1)))(_sensitivity(6(0))(7(0))(2)))))
			(line__33(_architecture 3 0 33 (_assignment (_simple)(_target(8(2)))(_sensitivity(6(0))(6(1))(7(0))(7(1))(2)))))
			(line__34(_architecture 4 0 34 (_assignment (_simple)(_target(8(3)))(_sensitivity(6(0))(6(1))(6(2))(7(0))(7(1))(7(2))(2)))))
			(line__36(_architecture 5 0 36 (_assignment (_simple)(_target(3(0)))(_sensitivity(0(0))(1(0))(2)))))
			(line__37(_architecture 6 0 37 (_assignment (_simple)(_target(3(1)))(_sensitivity(8(1))(0(1))(1(1))))))
			(line__38(_architecture 7 0 38 (_assignment (_simple)(_target(3(2)))(_sensitivity(8(2))(0(2))(1(2))))))
			(line__39(_architecture 8 0 39 (_assignment (_simple)(_target(3(3)))(_sensitivity(8(3))(0(3))(1(3))))))
			(line__41(_architecture 9 0 41 (_assignment (_simple)(_target(4))(_sensitivity(6(3))(6(2))(6(1))(6(0))))))
			(line__42(_architecture 10 0 42 (_assignment (_simple)(_target(5))(_sensitivity(6(1))(6(2))(6(3))(7(0))(7(1))(7(2))(7(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . structure 11 -1
	)
)
V 000046 55 4456          1551935378371 mixed
(_unit VHDL (alu_arth_smadd16 0 15 (mixed 0 22 ))
	(_version v147)
	(_time 1551935378372 2019.03.06 23:09:38)
	(_source (\./src/alu_arth_smadd16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 85d5d28bd3d3d490d1d194ded6)
	(_entity
		(_time 1551932185427)
	)
	(_component
		(alu_arth_smadd4
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal c_in ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal r ~STD_LOGIC_VECTOR{3~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal P_out ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal G_out ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
	)
	(_instantiation add_0 0 40 (_component alu_arth_smadd4 )
		(_port
			((a)(a(d_3_0)))
			((b)(b(d_3_0)))
			((c_in)(c_in))
			((r)(r(d_3_0)))
			((P_out)(P(0)))
			((G_out)(G(0)))
		)
		(_use (_entity . alu_arth_smadd4)
		)
	)
	(_instantiation add_1 0 42 (_component alu_arth_smadd4 )
		(_port
			((a)(a(d_7_4)))
			((b)(b(d_7_4)))
			((c_in)(C(1)))
			((r)(r(d_7_4)))
			((P_out)(P(1)))
			((G_out)(G(1)))
		)
		(_use (_entity . alu_arth_smadd4)
		)
	)
	(_instantiation add_2 0 44 (_component alu_arth_smadd4 )
		(_port
			((a)(a(d_11_8)))
			((b)(b(d_11_8)))
			((c_in)(C(2)))
			((r)(r(d_11_8)))
			((P_out)(P(2)))
			((G_out)(G(2)))
		)
		(_use (_entity . alu_arth_smadd4)
		)
	)
	(_instantiation add_3 0 46 (_component alu_arth_smadd4 )
		(_port
			((a)(a(d_15_12)))
			((b)(b(d_15_12)))
			((c_in)(C(3)))
			((r)(r(d_15_12)))
			((P_out)(P(3)))
			((G_out)(G(3)))
		)
		(_use (_entity . alu_arth_smadd4)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~122 0 17 (_entity (_in ))))
		(_port (_internal c_in ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~124 0 19 (_entity (_out ))))
		(_port (_internal c_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~1}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 1))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{3~downto~1}~13 0 35 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(7(1)))(_sensitivity(2)(5(0))(6(0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(7(2)))(_sensitivity(2)(5(0))(5(1))(6(0))(6(1))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(7(3)))(_sensitivity(2)(5(0))(5(1))(5(2))(6(0))(6(1))(6(2))))))
			(line__51(_architecture 3 0 51 (_assignment (_simple)(_target(4))(_sensitivity(2)(5(0))(5(1))(5(2))(5(3))(6(0))(6(1))(6(2))(6(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . mixed 4 -1
	)
)
V 000049 55 1707          1551935378491 dataflow
(_unit VHDL (alu_arth_cntrl 0 14 (dataflow 0 21 ))
	(_version v147)
	(_time 1551935378492 2019.03.06 23:09:38)
	(_source (\./src/alu_arth_cntrl.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0204030453545317550d135951)
	(_entity
		(_time 1551932184987)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal alu_arth_op ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_in ))))
		(_port (_internal sub ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal sat ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal as_cmp ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_alias((sub)(alu_arth_op(0))))(_target(1))(_sensitivity(0(0))))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_target(2))(_sensitivity(0(1))(0(2))))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(0(1))(0(2))))))
			(line__33(_architecture 3 0 33 (_assignment (_simple)(_target(4))(_sensitivity(0(1))(0(2))(0(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataflow 4 -1
	)
)
V 000049 55 2420          1551935378601 dataflow
(_unit VHDL (alu_logshift 0 15 (dataflow 0 22 ))
	(_version v147)
	(_time 1551935378602 2019.03.06 23:09:38)
	(_source (\./src/alu_logshift.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 6f696e6f6a393e7a3a6b2c3568)
	(_entity
		(_time 1551932185687)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~122 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal shftamnt ~STD_LOGIC_VECTOR{3~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal logshift_op ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~124 0 20 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(4(d_15_0))(4(d_31_16))(4(d_47_32))(4(d_63_48))(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197379 )
		(131843 )
		(197123 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . dataflow 1 -1
	)
)
V 000049 55 2305          1551935378721 dataflow
(_unit VHDL (instrint 0 15 (dataflow 0 22 ))
	(_version v147)
	(_time 1551935378722 2019.03.06 23:09:38)
	(_source (\./src/instrint.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code eceae5bfeababbfbe9effeb6b4)
	(_entity
		(_time 1551932185967)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Instr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal OpCode ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal RD_Reg1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal WR_Reg ~STD_LOGIC_VECTOR{3~downto~0}~126 0 20 (_entity (_out ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_alias((Opcode)(Instr(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((RD_Reg2)(Instr(d_11_8))))(_target(3))(_sensitivity(0(d_11_8))))))
			(line__28(_architecture 2 0 28 (_assignment (_simple)(_alias((RD_Reg1)(Instr(d_7_4))))(_target(2))(_sensitivity(0(d_7_4))))))
			(line__29(_architecture 3 0 29 (_assignment (_simple)(_alias((WR_Reg)(Instr(d_3_0))))(_target(4))(_sensitivity(0(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataflow 4 -1
	)
)
V 000049 55 1307          1551935378841 dataflow
(_unit VHDL (control 0 14 (dataflow 0 19 ))
	(_version v147)
	(_time 1551935378842 2019.03.06 23:09:38)
	(_source (\./src/control.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 595f5b5a060e584e5c5e4b035e)
	(_entity
		(_time 1551932185827)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal OpCode ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_in ))))
		(_port (_internal ASrc ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal WB ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(1))(_sensitivity(0(0))(0(1))(0(2))(0(3))))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(0(0))(0(1))(0(2))(0(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataflow 2 -1
	)
)
V 000049 55 2787          1551935378951 dataflow
(_unit VHDL (registerfile 0 15 (dataflow 0 25 ))
	(_version v147)
	(_time 1551935378952 2019.03.06 23:09:38)
	(_source (\./src/registerfile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_code d6d1d584d58185c0dd87c58d83)
	(_entity
		(_time 1551932186617)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal RD_Reg1 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal WR_Reg ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal WR_Data ~STD_LOGIC_VECTOR{63~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal RD_Data1 ~STD_LOGIC_VECTOR{63~downto~0}~126 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal RD_Data2 ~STD_LOGIC_VECTOR{63~downto~0}~128 0 21 (_entity (_out ))))
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal regf 0 26 (_array ~STD_LOGIC_VECTOR{63~downto~0}~13 ((_to (i 0)(i 15))))))
		(_signal (_internal regfile regf 0 27 (_architecture (_uni ))))
		(_process
			(read(_architecture 0 0 31 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2)(3))(_read(6)(8)))))
			(write(_architecture 1 0 47 (_process (_simple)(_target(8))(_sensitivity(7))(_read(2)(3)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dataflow 2 -1
	)
)
V 000049 55 4774          1551935379061 dataflow
(_unit VHDL (pipereg_idex 0 14 (dataflow 0 29 ))
	(_version v147)
	(_time 1551935379062 2019.03.06 23:09:39)
	(_source (\./src/pipereg_idex.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 43444141491517554417511917)
	(_entity
		(_time 1551932186507)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ID_ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal ID_A ~STD_LOGIC_VECTOR{63~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal ID_B ~STD_LOGIC_VECTOR{63~downto~0}~122 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ID_WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_entity (_in ))))
		(_port (_internal ID_WB ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ID_RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~128 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal EX_ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~128 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal EX_A ~STD_LOGIC_VECTOR{63~downto~0}~1210 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1212 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal EX_B ~STD_LOGIC_VECTOR{63~downto~0}~1212 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal EX_WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 24 (_entity (_out ))))
		(_port (_internal EX_WB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1216 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal EX_RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~1216 0 26 (_entity (_out ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal WB ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(write(_architecture 0 0 36 (_process (_simple)(_target(13)(14)(15)(16)(17)(18))(_sensitivity(12))(_read(0)(1)(2)(3)(4)(5)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((EX_ALUOp)(ALUOp)))(_target(6))(_sensitivity(13)))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_alias((EX_A)(A)))(_target(7))(_sensitivity(14)))))
			(line__50(_architecture 3 0 50 (_assignment (_simple)(_alias((EX_B)(B)))(_target(8))(_sensitivity(15)))))
			(line__51(_architecture 4 0 51 (_assignment (_simple)(_alias((EX_WB_Reg)(WB_Reg)))(_target(9))(_sensitivity(16)))))
			(line__52(_architecture 5 0 52 (_assignment (_simple)(_alias((EX_WB)(WB)))(_target(10))(_sensitivity(18)))))
			(line__53(_architecture 6 0 53 (_assignment (_simple)(_alias((EX_RD_Reg2)(RD_Reg2)))(_target(11))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataflow 7 -1
	)
)
V 000050 55 1689          1551935379221 structure
(_unit VHDL (mux64_2x1 0 14 (structure 0 20 ))
	(_version v147)
	(_time 1551935379222 2019.03.06 23:09:39)
	(_source (\./src/misc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dfd9898c8c8983ccd8dccb86d8)
	(_entity
		(_time 1551932186087)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal in0 ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~124 0 18 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . structure 1 -1
	)
)
V 000050 55 1838          1551935379227 structure
(_unit VHDL (mux64_2x1_2 0 34 (structure 0 40 ))
	(_version v147)
	(_time 1551935379228 2019.03.06 23:09:39)
	(_source (\./src/misc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dfd9898c8c8983ccd8decb86d8)
	(_entity
		(_time 1551932186093)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{63~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal in0 ~STD_LOGIC_VECTOR{63~downto~0}~122 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal sel ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~124 0 38 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2(0))(2(1))(2(2))(2(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . structure 1 -1
	)
)
V 000050 55 1029          1551935379233 structure
(_unit VHDL (mux1_2x1 0 57 (structure 0 63 ))
	(_version v147)
	(_time 1551935379234 2019.03.06 23:09:39)
	(_source (\./src/misc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dfd9898c8c8983ccdfda99808c)
	(_entity
		(_time 1551932186100)
	)
	(_object
		(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . structure 1 -1
	)
)
V 000050 55 1615          1551935379239 structure
(_unit VHDL (xor_64 0 77 (structure 0 82 ))
	(_version v147)
	(_time 1551935379240 2019.03.06 23:09:39)
	(_source (\./src/misc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dfd8d58ddf8989ca88dcc9808a)
	(_entity
		(_time 1551932186106)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 78 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~122 0 80 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal b_extnd ~STD_LOGIC_VECTOR{63~downto~0}~13 0 84 (_architecture (_uni ))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__88(_architecture 1 0 88 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . structure 2 -1
	)
)
V 000050 55 10419         1551935379401 structure
(_unit VHDL (alu_arth 0 14 (structure 0 20 ))
	(_version v147)
	(_time 1551935379402 2019.03.06 23:09:39)
	(_source (\./src/alu_arth.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8a8c888488dcdb9fd4849bd1d9)
	(_entity
		(_time 1551932184670)
	)
	(_component
		(alu_arth_cntrl
			(_object
				(_port (_internal alu_arth_op ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_entity (_in ))))
				(_port (_internal sub ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal sat ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal as_cmp ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
		(xor_64
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 72 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 74 (_entity (_out ))))
			)
		)
		(alu_arth_cmpr
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~13 0 31 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~132 0 32 (_entity (_in ))))
				(_port (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~134 0 34 (_entity (_out ))))
			)
		)
		(alu_arth_smadd16
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 51 (_entity (_in ))))
				(_port (_internal c_in ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal r ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 53 (_entity (_out ))))
				(_port (_internal c_out ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(mux1_2x1
			(_object
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
			)
		)
		(alu_arth_sat
			(_object
				(_port (_internal c_out3 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal c_out2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal c_out1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal c_out0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal sat_en ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal sub ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal r_in ~STD_LOGIC_VECTOR{63~downto~0}~136 0 45 (_entity (_in ))))
				(_port (_internal r_out ~STD_LOGIC_VECTOR{63~downto~0}~138 0 46 (_entity (_out ))))
			)
		)
		(mux64_2x1
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 65 (_entity (_in ))))
				(_port (_internal in0 ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 66 (_entity (_in ))))
				(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 68 (_entity (_out ))))
			)
		)
	)
	(_instantiation u1 0 83 (_component alu_arth_cntrl )
		(_port
			((alu_arth_op)(arth_op))
			((sub)(sub))
			((sat)(sat))
			((sel16_32)(sel16_32))
			((as_cmp)(as_cmp))
		)
		(_use (_entity . alu_arth_cntrl)
		)
	)
	(_instantiation u2 0 89 (_component xor_64 )
		(_port
			((a)(b))
			((b)(sub))
			((y)(b_postxor))
		)
		(_use (_entity . xor_64)
		)
	)
	(_instantiation u3 0 93 (_component alu_arth_cmpr )
		(_port
			((A)(a))
			((B)(b))
			((sel16_32)(sel16_32))
			((R)(r_postcmpr))
		)
		(_use (_entity . alu_arth_cmpr)
		)
	)
	(_instantiation u4 0 98 (_component alu_arth_smadd16 )
		(_port
			((a)(A(d_15_0)))
			((b)(b_postxor(d_15_0)))
			((c_in)(sub))
			((r)(r_presat(d_15_0)))
			((c_out)(c0out))
		)
		(_use (_entity . alu_arth_smadd16)
		)
	)
	(_instantiation u5 0 104 (_component alu_arth_smadd16 )
		(_port
			((a)(A(d_31_16)))
			((b)(b_postxor(d_31_16)))
			((c_in)(c1in))
			((r)(r_presat(d_31_16)))
			((c_out)(c1out))
		)
		(_use (_entity . alu_arth_smadd16)
		)
	)
	(_instantiation u6 0 110 (_component alu_arth_smadd16 )
		(_port
			((a)(A(d_47_32)))
			((b)(b_postxor(d_47_32)))
			((c_in)(sub))
			((r)(r_presat(d_47_32)))
			((c_out)(c2out))
		)
		(_use (_entity . alu_arth_smadd16)
		)
	)
	(_instantiation u7 0 116 (_component alu_arth_smadd16 )
		(_port
			((a)(A(d_63_48)))
			((b)(b_postxor(d_63_48)))
			((c_in)(c3in))
			((r)(r_presat(d_63_48)))
			((c_out)(c3out))
		)
		(_use (_entity . alu_arth_smadd16)
		)
	)
	(_instantiation u8 0 122 (_component mux1_2x1 )
		(_port
			((in1)(c0out))
			((in0)(sub))
			((sel)(sel16_32))
			((y)(c1in))
		)
		(_use (_entity . mux1_2x1)
		)
	)
	(_instantiation u9 0 127 (_component mux1_2x1 )
		(_port
			((in1)(c2out))
			((in0)(sub))
			((sel)(sel16_32))
			((y)(c3in))
		)
		(_use (_entity . mux1_2x1)
		)
	)
	(_instantiation u10 0 132 (_component alu_arth_sat )
		(_port
			((c_out3)(c3out))
			((c_out2)(c2out))
			((c_out1)(c1out))
			((c_out0)(c0out))
			((sel16_32)(sel16_32))
			((sat_en)(sat))
			((sub)(sub))
			((r_in)(r_presat))
			((r_out)(r_postsat))
		)
		(_use (_entity . alu_arth_sat)
		)
	)
	(_instantiation u11 0 142 (_component mux64_2x1 )
		(_port
			((in1)(r_postcmpr))
			((in0)(r_postsat))
			((sel)(as_cmp))
			((y)(R))
		)
		(_use (_entity . mux64_2x1)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal arth_op ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~124 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal r_presat ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 77 (_architecture (_uni ))))
		(_signal (_internal r_postsat ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 77 (_architecture (_uni ))))
		(_signal (_internal r_postcmpr ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 77 (_architecture (_uni ))))
		(_signal (_internal b_postxor ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 77 (_architecture (_uni ))))
		(_signal (_internal sub ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal sel16_32 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal sat ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal as_cmp ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal c1in ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal c3in ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal c0out ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal c1out ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal c2out ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal c3out ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000049 55 2525          1551935379407 behavior
(_unit VHDL (alu_arth_tb_vhd 0 13 (behavior 0 15 ))
	(_version v147)
	(_time 1551935379408 2019.03.06 23:09:39)
	(_source (\./src/alu_arth_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8a8c888488dcdb9fded89bd1d9)
	(_entity
		(_time 1551932185557)
	)
	(_component
		(alu_arth
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal arth_op ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~134 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 38 (_component alu_arth )
		(_port
			((A)(A))
			((B)(B))
			((arth_op)(arth_op))
			((R)(R))
		)
		(_use (_entity . alu_arth)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~136 0 28 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~136 0 29 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal arth_op ~STD_LOGIC_VECTOR{3~downto~0}~138 0 30 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~136 0 33 (_architecture (_uni ))))
		(_process
			(tb(_architecture 0 0 45 (_process (_wait_for))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 1 -1
	)
)
V 000050 55 5588          1551935379501 Structure
(_unit VHDL (alu 0 14 (structure 0 21 ))
	(_version v147)
	(_time 1551935379502 2019.03.06 23:09:39)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f8fefaa8a3aea9eefaf8bba3ac)
	(_entity
		(_time 1551932184607)
	)
	(_component
		(alu_logshift
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~132 0 25 (_entity (_in ))))
				(_port (_internal shftamnt ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_in ))))
				(_port (_internal logshift_op ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~134 0 28 (_entity (_out ))))
			)
		)
		(alu_arth
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~136 0 32 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~138 0 33 (_entity (_in ))))
				(_port (_internal arth_op ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 34 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{63~downto~0}~1312 0 35 (_entity (_out ))))
			)
		)
		(mux64_2x1_2
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 39 (_entity (_in ))))
				(_port (_internal in0 ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 40 (_entity (_in ))))
				(_port (_internal sel ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 41 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation u1 0 49 (_component alu_logshift )
		(_port
			((A)(A))
			((B)(B))
			((shftamnt)(B(d_3_0)))
			((logshift_op)(ALU_Op(d_2_0)))
			((R)(LogShift_Out))
		)
		(_use (_entity . alu_logshift)
		)
	)
	(_instantiation u2 0 55 (_component alu_arth )
		(_port
			((A)(A))
			((B)(B))
			((arth_op)(ALU_Op))
			((R)(Arth_out))
		)
		(_use (_entity . alu_arth)
		)
	)
	(_instantiation u3 0 60 (_component mux64_2x1_2 )
		(_port
			((in1)(Arth_out))
			((in0)(Logshift_Out))
			((sel)(ALU_Op(d_3_0)))
			((y)(ALUOut))
		)
		(_use (_entity . mux64_2x1_2)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~122 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ALU_Op ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Rs2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~126 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal ALUOut ~STD_LOGIC_VECTOR{63~downto~0}~126 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal Arth_Out ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 45 (_architecture (_uni ))))
		(_signal (_internal LogShift_Out ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000051 55 17640         1551935379508 BEHAVIORAL
(_unit VHDL (mmx_lite 0 15 (behavioral 0 32 ))
	(_version v147)
	(_time 1551935379509 2019.03.06 23:09:39)
	(_source (\./src/mmx_lite.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_code f8feafa8a4aea4eda7a8bba2a0)
	(_entity
		(_time 1551932186267)
	)
	(_component
		(alu
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{63~downto~0}~132 0 51 (_entity (_in ))))
				(_port (_internal ALU_Op ~STD_LOGIC_VECTOR{3~downto~0}~134 0 52 (_entity (_in ))))
				(_port (_internal Rs2 ~STD_LOGIC_VECTOR{3~downto~0}~136 0 53 (_entity (_in ))))
				(_port (_internal ALUOut ~STD_LOGIC_VECTOR{63~downto~0}~138 0 54 (_entity (_out ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 55 (_entity (_in ))))
			)
		)
		(control
			(_object
				(_port (_internal OpCode ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 59 (_entity (_in ))))
				(_port (_internal WB ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal ASrc ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
			)
		)
		(mux64_2x1
			(_object
				(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 66 (_entity (_in ))))
				(_port (_internal in0 ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 68 (_entity (_out ))))
			)
		)
		(pipereg_idex
			(_object
				(_port (_internal ID_WB ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal ID_ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 73 (_entity (_in ))))
				(_port (_internal ID_A ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 74 (_entity (_in ))))
				(_port (_internal ID_B ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 75 (_entity (_in ))))
				(_port (_internal ID_WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 76 (_entity (_in ))))
				(_port (_internal EX_WB ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
				(_port (_internal EX_ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 78 (_entity (_out ))))
				(_port (_internal EX_A ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 79 (_entity (_out ))))
				(_port (_internal EX_B ~STD_LOGIC_VECTOR{63~downto~0}~1332 0 80 (_entity (_out ))))
				(_port (_internal ID_RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 81 (_entity (_in ))))
				(_port (_internal EX_RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 82 (_entity (_out ))))
				(_port (_internal EX_WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 83 (_entity (_out ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
			)
		)
		(registerfile
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal RD_Reg1 ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 90 (_entity (_in ))))
				(_port (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 91 (_entity (_in ))))
				(_port (_internal WR_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 92 (_entity (_in ))))
				(_port (_internal WR_Data ~STD_LOGIC_VECTOR{63~downto~0}~1346 0 93 (_entity (_in ))))
				(_port (_internal RD_Data2 ~STD_LOGIC_VECTOR{63~downto~0}~1348 0 94 (_entity (_out ))))
				(_port (_internal RD_Data1 ~STD_LOGIC_VECTOR{63~downto~0}~1350 0 95 (_entity (_out ))))
			)
		)
		(instrint
			(_object
				(_port (_internal OpCode ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 99 (_entity (_out ))))
				(_port (_internal RD_Reg1 ~STD_LOGIC_VECTOR{3~downto~0}~1354 0 100 (_entity (_out ))))
				(_port (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 101 (_entity (_out ))))
				(_port (_internal WR_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1358 0 102 (_entity (_out ))))
				(_port (_internal Instr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 103 (_entity (_in ))))
			)
		)
	)
	(_instantiation XLXI_1 0 119 (_component alu )
		(_port
			((A)(EX_A_DUMMY(d_63_0)))
			((ALU_Op)(EX_ALUOp_DUMMY(d_3_0)))
			((Rs2)(ShftAmnt(d_3_0)))
			((ALUOut)(ALUOut_DUMMY(d_63_0)))
			((B)(EX_B_DUMMY(d_63_0)))
		)
		(_use (_entity . alu)
			(_port
				((A)(A))
				((B)(B))
				((ALU_Op)(ALU_Op))
				((Rs2)(Rs2))
				((ALUOut)(ALUOut))
			)
		)
	)
	(_instantiation XLXI_2 0 126 (_component control )
		(_port
			((OpCode)(OpCode_DUMMY(d_3_0)))
			((WB)(ID_WB_DUMMY))
			((ASrc)(ASrc))
		)
		(_use (_entity . control)
			(_port
				((OpCode)(OpCode))
				((ASrc)(ASrc))
				((WB)(WB))
			)
		)
	)
	(_instantiation XLXI_3 0 131 (_component mux64_2x1 )
		(_port
			((sel)(ASrc))
			((in1)(Data_In(d_63_0)))
			((in0)(RD_Data1(d_63_0)))
			((y)(ASource_DUMMY(d_63_0)))
		)
		(_use (_entity . mux64_2x1)
			(_port
				((in1)(in1))
				((in0)(in0))
				((sel)(sel))
				((y)(y))
			)
		)
	)
	(_instantiation XLXI_4 0 137 (_component pipereg_idex )
		(_port
			((ID_WB)(ID_WB_DUMMY))
			((ID_ALUOp)(OpCode_DUMMY(d_3_0)))
			((ID_A)(ASource_DUMMY(d_63_0)))
			((ID_B)(RD_Data2_DUMMY(d_63_0)))
			((ID_WB_Reg)(WR_Reg_DUMMY(d_3_0)))
			((EX_WB)(RegWrite_DUMMY))
			((EX_ALUOp)(EX_ALUOp_DUMMY(d_3_0)))
			((EX_A)(EX_A_DUMMY(d_63_0)))
			((EX_B)(EX_B_DUMMY(d_63_0)))
			((ID_RD_Reg2)(RD_Reg2_DUMMY(d_3_0)))
			((EX_RD_Reg2)(ShftAmnt(d_3_0)))
			((EX_WB_Reg)(WB_Reg_DUMMY(d_3_0)))
			((clk)(clk))
		)
		(_use (_entity . pipereg_idex)
			(_port
				((ID_ALUOp)(ID_ALUOp))
				((ID_A)(ID_A))
				((ID_B)(ID_B))
				((ID_WB_Reg)(ID_WB_Reg))
				((ID_WB)(ID_WB))
				((ID_RD_Reg2)(ID_RD_Reg2))
				((EX_ALUOp)(EX_ALUOp))
				((EX_A)(EX_A))
				((EX_B)(EX_B))
				((EX_WB_Reg)(EX_WB_Reg))
				((EX_WB)(EX_WB))
				((EX_RD_Reg2)(EX_RD_Reg2))
				((clk)(clk))
			)
		)
	)
	(_instantiation XLXI_5 0 152 (_component registerfile )
		(_port
			((RegWrite)(RegWrite_DUMMY))
			((clk)(clk))
			((RD_Reg1)(RD_Reg1(d_3_0)))
			((RD_Reg2)(RD_Reg2_DUMMY(d_3_0)))
			((WR_Reg)(WB_Reg_DUMMY(d_3_0)))
			((WR_Data)(ALUOut_DUMMY(d_63_0)))
			((RD_Data2)(RD_Data2_DUMMY(d_63_0)))
			((RD_Data1)(RD_Data1(d_63_0)))
		)
		(_use (_entity . registerfile)
			(_port
				((RD_Reg1)(RD_Reg1))
				((RD_Reg2)(RD_Reg2))
				((WR_Reg)(WR_Reg))
				((WR_Data)(WR_Data))
				((RD_Data1)(RD_Data1))
				((RD_Data2)(RD_Data2))
				((RegWrite)(RegWrite))
				((clk)(clk))
			)
		)
	)
	(_instantiation XLXI_6 0 162 (_component instrint )
		(_port
			((OpCode)(OpCode_DUMMY(d_3_0)))
			((RD_Reg1)(RD_Reg1(d_3_0)))
			((RD_Reg2)(RD_Reg2_DUMMY(d_3_0)))
			((WR_Reg)(WR_Reg_DUMMY(d_3_0)))
			((Instr)(Instr(d_15_0)))
		)
		(_use (_entity . instrint)
			(_port
				((Instr)(Instr))
				((OpCode)(OpCode))
				((RD_Reg1)(RD_Reg1))
				((RD_Reg2)(RD_Reg2))
				((WR_Reg)(WR_Reg))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal Data_In ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Instr ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal ALUOut ~STD_LOGIC_VECTOR{63~downto~0}~122 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal ASource ~STD_LOGIC_VECTOR{63~downto~0}~124 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal EX_A ~STD_LOGIC_VECTOR{63~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal EX_ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal EX_B ~STD_LOGIC_VECTOR{63~downto~0}~128 0 23 (_entity (_out ))))
		(_port (_internal ID_WB ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal OpCode ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1212 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal RD_Data2 ~STD_LOGIC_VECTOR{63~downto~0}~1212 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 27 (_entity (_out ))))
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1216 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1216 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1218 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal WR_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1218 0 30 (_entity (_out ))))
		(_signal (_internal ASrc ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal RD_Data1 ~STD_LOGIC_VECTOR{63~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal RD_Reg1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal ShftAmnt ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal ID_WB_DUMMY ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal WB_Reg_DUMMY ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal EX_A_DUMMY ~STD_LOGIC_VECTOR{63~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal EX_B_DUMMY ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal RegWrite_DUMMY ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal OpCode_DUMMY ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal EX_ALUOp_DUMMY ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal RD_Reg2_DUMMY ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal ALUOut_DUMMY ~STD_LOGIC_VECTOR{63~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal RD_Data2_DUMMY ~STD_LOGIC_VECTOR{63~downto~0}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal ASource_DUMMY ~STD_LOGIC_VECTOR{63~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal WR_Reg_DUMMY ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1314 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1322 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1324 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1332 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1346 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1348 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1350 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1354 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1358 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__107(_architecture 0 0 107 (_assignment (_simple)(_alias((ALUOut(d_63_0))(ALUOut_DUMMY(d_63_0))))(_target(3(d_63_0)))(_sensitivity(27(d_63_0))))))
			(line__108(_architecture 1 0 108 (_assignment (_simple)(_alias((ASource(d_63_0))(ASource_DUMMY(d_63_0))))(_target(4(d_63_0)))(_sensitivity(29(d_63_0))))))
			(line__109(_architecture 2 0 109 (_assignment (_simple)(_alias((EX_A(d_63_0))(EX_A_DUMMY(d_63_0))))(_target(5(d_63_0)))(_sensitivity(21(d_63_0))))))
			(line__110(_architecture 3 0 110 (_assignment (_simple)(_alias((EX_ALUOp(d_3_0))(EX_ALUOp_DUMMY(d_3_0))))(_target(6(d_3_0)))(_sensitivity(25(d_3_0))))))
			(line__111(_architecture 4 0 111 (_assignment (_simple)(_alias((EX_B(d_63_0))(EX_B_DUMMY(d_63_0))))(_target(7(d_63_0)))(_sensitivity(22(d_63_0))))))
			(line__112(_architecture 5 0 112 (_assignment (_simple)(_alias((ID_WB)(ID_WB_DUMMY)))(_target(8))(_sensitivity(19)))))
			(line__113(_architecture 6 0 113 (_assignment (_simple)(_alias((OpCode(d_3_0))(OpCode_DUMMY(d_3_0))))(_target(9(d_3_0)))(_sensitivity(24(d_3_0))))))
			(line__114(_architecture 7 0 114 (_assignment (_simple)(_alias((RD_Data2(d_63_0))(RD_Data2_DUMMY(d_63_0))))(_target(10(d_63_0)))(_sensitivity(28(d_63_0))))))
			(line__115(_architecture 8 0 115 (_assignment (_simple)(_alias((RD_Reg2(d_3_0))(RD_Reg2_DUMMY(d_3_0))))(_target(11(d_3_0)))(_sensitivity(26(d_3_0))))))
			(line__116(_architecture 9 0 116 (_assignment (_simple)(_alias((RegWrite)(RegWrite_DUMMY)))(_target(12))(_sensitivity(23)))))
			(line__117(_architecture 10 0 117 (_assignment (_simple)(_alias((WB_Reg(d_3_0))(WB_Reg_DUMMY(d_3_0))))(_target(13(d_3_0)))(_sensitivity(20(d_3_0))))))
			(line__118(_architecture 11 0 118 (_assignment (_simple)(_alias((WR_Reg(d_3_0))(WR_Reg_DUMMY(d_3_0))))(_target(14(d_3_0)))(_sensitivity(30(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . BEHAVIORAL 12 -1
	)
)
V 000051 55 10417         1551935379621 behavioral
(_unit VHDL (mmx_lite_mmx_lite_sch_tb 0 17 (behavioral 0 19 ))
	(_version v147)
	(_time 1551935379628 2019.03.06 23:09:39)
	(_source (\./src/mmx_lite_tb.vhd\))
	(_use (std(standard))(std(textio))(ieee(std_logic_1164))(ieee(numeric_std))(ieee(std_logic_textio)))
	(_parameters dbg)
	(_code 74722475242228617420372e2c)
	(_entity
		(_time 1551932186377)
	)
	(_component
		(mmx_lite
			(_object
				(_port (_internal Data_In ~STD_LOGIC_VECTOR{63~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal ASource ~STD_LOGIC_VECTOR{63~downto~0}~132 0 23 (_entity (_out ))))
				(_port (_internal ID_WB ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal RD_Data2 ~STD_LOGIC_VECTOR{63~downto~0}~134 0 25 (_entity (_out ))))
				(_port (_internal WB_Reg ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_entity (_out ))))
				(_port (_internal ALUOut ~STD_LOGIC_VECTOR{63~downto~0}~136 0 27 (_entity (_out ))))
				(_port (_internal RD_Reg2 ~STD_LOGIC_VECTOR{3~downto~0}~138 0 28 (_entity (_out ))))
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal EX_A ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 30 (_entity (_out ))))
				(_port (_internal EX_B ~STD_LOGIC_VECTOR{63~downto~0}~1312 0 31 (_entity (_out ))))
				(_port (_internal EX_ALUOp ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 32 (_entity (_out ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal WR_Reg ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 34 (_entity (_out ))))
				(_port (_internal OpCode ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 35 (_entity (_out ))))
				(_port (_internal Instr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 118 (_component mmx_lite )
		(_port
			((Data_In)(Data_In))
			((ASource)(ID_A))
			((ID_WB)(ID_Write))
			((RD_Data2)(ID_B))
			((WB_Reg)(EX_Rd))
			((ALUOut)(EX_ALUOut))
			((RD_Reg2)(ID_Rs2))
			((RegWrite)(EX_Write))
			((EX_A)(EX_A))
			((EX_B)(EX_B))
			((EX_ALUOp)(EX_Op))
			((clk)(clk))
			((WR_Reg)(ID_RD))
			((OpCode)(ID_OP))
			((Instr)(Instr))
		)
		(_use (_entity . mmx_lite)
			(_port
				((clk)(clk))
				((Data_In)(Data_In))
				((Instr)(Instr))
				((ALUOut)(ALUOut))
				((ASource)(ASource))
				((EX_A)(EX_A))
				((EX_ALUOp)(EX_ALUOp))
				((EX_B)(EX_B))
				((ID_WB)(ID_WB))
				((OpCode)(OpCode))
				((RD_Data2)(RD_Data2))
				((RD_Reg2)(RD_Reg2))
				((RegWrite)(RegWrite))
				((WB_Reg)(WB_Reg))
				((WR_Reg)(WR_Reg))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1312 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal Data_In ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 39 (_architecture (_uni ))))
		(_signal (_internal ID_A ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 40 (_architecture (_uni ))))
		(_signal (_internal ID_Write ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal ID_B ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal EX_Rd ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 43 (_architecture (_uni ))))
		(_signal (_internal EX_ALUOut ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 44 (_architecture (_uni ))))
		(_signal (_internal ID_Rs2 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 45 (_architecture (_uni ))))
		(_signal (_internal EX_Write ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_signal (_internal EX_A ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 47 (_architecture (_uni ))))
		(_signal (_internal EX_B ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 48 (_architecture (_uni ))))
		(_signal (_internal EX_Op ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 49 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal ID_RD ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 51 (_architecture (_uni ))))
		(_signal (_internal ID_OP ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Instr ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal test_vector 0 56 (_record (Data_In ~STD_LOGIC_VECTOR{63~downto~0}~1326 )(Instr ~STD_LOGIC_VECTOR{15~downto~0}~1328 ))))
		(_type (_internal test_vector_array 0 61 (_array test_vector ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~test_vector_array~13 0 63 (_array test_vector ((_to (i 0)(i 15))))))
		(_constant (_internal test_vectors ~test_vector_array~13 0 63 (_architecture (_code 1))))
		(_variable (_internal output_line ~extstd.TEXTIO.LINE 0 139 (_process 0 )))
		(_process
			(tb(_architecture 0 0 138 (_process (_wait_for)(_target(0)(11)(14))(_read(1)(3)(4)(5)(6)(7)(8)(9)(10)(12)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 22))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
			(_external WRITE (ieee STD_LOGIC_TEXTIO 8))
			(_external HWRITE (ieee STD_LOGIC_TEXTIO 14))
			(_external WRITE (ieee STD_LOGIC_TEXTIO 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT(std TEXTIO 1)))
	)
	(_static
		(1818575648 1766600044 25972 )
		(538976288 1145643040 543445542 538976288 3829871 )
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(542134094 538976288 )
		(538998380 32 )
		(543452769 8224 )
		(538997359 8224 )
		(544370552 2105376 )
		(1769238386 2105376 )
		(1752461170 8297 )
		(1818782835 2124136 )
		(2105441 )
		(544695923 32 )
		(538994785 )
		(543712883 32 )
		(544434273 )
		(1936221811 32 )
		(1970892909 )
		(1685283425 538976354 )
		(538976288 3826802 )
		(538976288 1635017060 829452127 58 )
		(538976288 976384882 )
		(538976288 1635017060 846229343 58 )
		(538976288 1480925216 541218598 538976288 3829871 )
		(538976288 1734701687 58 )
		(538976288 1952539767 14945 )
		(538976288 1953067639 14949 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 33686275 33686018 33686018 33686018 50528770 50528770 50528770 50528770 50463234 50463234 33751554 33751554 )
		(33686275 50528771 50529027 33751555 50463234 50463490 33751810 33686018 50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490 )
		(50529027 50529027 50529027 50529027 50528770 33686018 33686018 33686018 50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490 )
		(33751554 33751554 50528770 50529027 50528770 33751811 33751811 50529026 50463235 33686018 33686018 50463490 50463490 50463234 50463234 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275 33686018 50528771 33751554 33686018 33686018 50463234 33686018 )
		(33686018 33686018 50529027 50529027 33686275 50463490 33751810 50529026 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33751554 )
		(50529027 33686018 50463490 33751810 50463491 33751555 33686018 33686018 33686018 33686018 33686018 50463490 50528770 33686274 33751811 33686275 )
		(33686274 50463490 50463235 33686018 33686018 33751554 50528770 50463490 33686018 33686018 33686018 33686275 50528771 33751555 33686018 50463491 )
	)
	(_model . behavioral 2 -1
	)
)
