<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: uvm_sequencer class test
rc: 139 (means success: 0)
tags: uvm uvm-classes
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/uvm/src /tmpfs/src/github/sv-tests/tests/generated/uvm_classes_1
top_module: 
type: simulation parsing
mode: parsing
files: <a href="../../../../third_party/tests/uvm/src/uvm_pkg.sv.html" target="file-frame">third_party/tests/uvm/src/uvm_pkg.sv</a> <a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv</a>
defines: 
time_elapsed: 4.396s
ram usage: 112008 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpu_kgd2aq/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/uvm/src -I/tmpfs/src/github/sv-tests/tests/generated/uvm_classes_1 <a href="../../../../third_party/tests/uvm/src/uvm_pkg.sv.html" target="file-frame">third_party/tests/uvm/src/uvm_pkg.sv</a> <a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_recorder_defines.svh:81:12: Unused macro argument &#34;TR_HANDLE&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_packer_defines.svh:496:8: Unused macro argument &#34;TYPE&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_packer_defines.svh:523:8: Unused macro argument &#34;TYPE&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_packer_defines.svh:550:8: Unused macro argument &#34;TYPE&#34;.

[WRN:PP0113] <a href="../../../../third_party/tests/uvm/src/macros/uvm_object_defines.svh.html#l-793" target="file-frame">third_party/tests/uvm/src/macros/uvm_object_defines.svh:793</a>:8: Unused macro argument &#34;ARG&#34;.

[WRN:PP0113] <a href="../../../../third_party/tests/uvm/src/macros/uvm_object_defines.svh.html#l-793" target="file-frame">third_party/tests/uvm/src/macros/uvm_object_defines.svh:793</a>:8: Unused macro argument &#34;FLAG&#34;.

[WRN:PP0113] <a href="../../../../third_party/tests/uvm/src/macros/uvm_object_defines.svh.html#l-797" target="file-frame">third_party/tests/uvm/src/macros/uvm_object_defines.svh:797</a>:8: Unused macro argument &#34;ARG&#34;.

[WRN:PP0113] <a href="../../../../third_party/tests/uvm/src/macros/uvm_object_defines.svh.html#l-806" target="file-frame">third_party/tests/uvm/src/macros/uvm_object_defines.svh:806</a>:8: Unused macro argument &#34;OP&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:301:8: Unused macro argument &#34;CB&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:301:8: Unused macro argument &#34;OPER&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:302:8: Unused macro argument &#34;CB&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:302:8: Unused macro argument &#34;OBJ&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:302:8: Unused macro argument &#34;OPER&#34;.

[WRN:PA0205] 1800.2-2017-1.0/src/uvm_pkg.sv:28: No timescale set for &#34;uvm_pkg&#34;.

[WRN:PA0205] <a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html#l-13" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv:13</a>: No timescale set for &#34;input_if&#34;.

[WRN:PA0205] <a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html#l-18" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv:18</a>: No timescale set for &#34;output_if&#34;.

[WRN:PA0205] <a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html#l-23" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv:23</a>: No timescale set for &#34;dut&#34;.

[WRN:PA0205] <a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html#l-67" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv:67</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html#l-23" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv:23</a>: Compile module &#34;work@dut&#34;.

[INF:CP0304] <a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html#l-13" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv:13</a>: Compile interface &#34;work@input_if&#34;.

[INF:CP0304] <a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html#l-18" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv:18</a>: Compile interface &#34;work@output_if&#34;.

[INF:CP0303] <a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html#l-67" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv:67</a>: Compile module &#34;work@top&#34;.

[INF:CP0302] <a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html#l-28" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv:28</a>: Compile class &#34;work@C&#34;.

[ERR:CP0316] <a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html#l-8" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv:8</a>: Undefined package &#34;uvm_pkg&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html#l-67" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv:67</a>: Top level module &#34;work@top&#34;.

[ERR:CP0317] <a href="../../../../third_party/tests/uvm/src/macros/uvm_object_defines.svh.html#l-607" target="file-frame">third_party/tests/uvm/src/macros/uvm_object_defines.svh:607</a>: Undefined type &#34;uvm_component_registry&#34;.

[ERR:EL0528] <a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html#l-8" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv:8</a>: Undefined imported package: &#34;uvm_pkg&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[ERR:CP0328] <a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html#l-28" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv:28</a>: Undefined base class &#34;uvm_sequencer&#34; extended by &#34;work@C&#34;.

[ERR:CP0317] <a href="../../../../third_party/tests/uvm/src/macros/uvm_object_defines.svh.html#l-611" target="file-frame">third_party/tests/uvm/src/macros/uvm_object_defines.svh:611</a>: Undefined type &#34;uvm_object_wrapper&#34;.

[ERR:EL0514] <a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html#l-36" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv:36</a>: Undefined variable: super.

[ERR:CP0317] <a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html#l-51" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv:51</a>: Undefined type &#34;uvm_phase&#34;.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 7
[WARNING] : 18
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpu_kgd2aq/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_dut
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpu_kgd2aq/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpu_kgd2aq/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallClasses:
 \_class_defn: (work@C), file:<a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv</a>, line:28, parent:work@top
   |vpiName:work@C
 |uhdmallInterfaces:
 \_interface: work@input_if, file:<a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv</a>, line:13, parent:work@top
   |vpiDefName:work@input_if
   |vpiFullName:work@input_if
   |vpiModport:
   \_modport: (port)
     |vpiName:port
     |vpiIODecl:
     \_io_decl: (clk)
       |vpiName:clk
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (data)
       |vpiName:data
       |vpiDirection:1
   |vpiPort:
   \_port: (clk), line:13
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:13
         |vpiName:clk
         |vpiFullName:work@input_if.clk
   |vpiNet:
   \_logic_net: (clk), line:13
   |vpiNet:
   \_logic_net: (data), line:14
     |vpiName:data
     |vpiFullName:work@input_if.data
     |vpiNetType:36
 |uhdmallInterfaces:
 \_interface: work@output_if, file:<a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv</a>, line:18, parent:work@top
   |vpiDefName:work@output_if
   |vpiFullName:work@output_if
   |vpiModport:
   \_modport: (port)
     |vpiName:port
     |vpiIODecl:
     \_io_decl: (clk)
       |vpiName:clk
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (data)
       |vpiName:data
       |vpiDirection:2
   |vpiPort:
   \_port: (clk), line:18
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:18
         |vpiName:clk
         |vpiFullName:work@output_if.clk
   |vpiNet:
   \_logic_net: (clk), line:18
   |vpiNet:
   \_logic_net: (data), line:19
     |vpiName:data
     |vpiFullName:work@output_if.data
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@dut, file:<a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv</a>, line:23, parent:work@top
   |vpiDefName:work@dut
   |vpiFullName:work@dut
   |vpiProcess:
   \_always: , line:24
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:24
       |vpiCondition:
       \_operation: , line:24
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (in.clk), line:24
           |vpiName:in.clk
           |vpiFullName:work@dut.in.clk
       |vpiStmt:
       \_assignment: , line:25
         |vpiOpType:82
         |vpiLhs:
         \_ref_obj: (out.data), line:25
           |vpiName:out.data
           |vpiFullName:work@dut.out.data
         |vpiRhs:
         \_ref_obj: (in.data), line:25
           |vpiName:in.data
           |vpiFullName:work@dut.in.data
   |vpiPort:
   \_port: (in), line:23
     |vpiName:in
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_modport: (port)
   |vpiPort:
   \_port: (out), line:23
     |vpiName:out
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_modport: (port)
   |vpiNet:
   \_logic_net: (in), line:23
     |vpiName:in
     |vpiFullName:work@dut.in
   |vpiNet:
   \_logic_net: (out), line:23
     |vpiName:out
     |vpiFullName:work@dut.out
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv</a>, line:67, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_always: , line:74
     |vpiAlwaysType:1
     |vpiStmt:
     \_delay_control: , line:74
       |#5
       |vpiStmt:
       \_assignment: , line:74
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:74
           |vpiName:clk
           |vpiFullName:work@top.clk
         |vpiRhs:
         \_operation: , line:74
           |vpiOpType:3
           |vpiOperand:
           \_ref_obj: (clk), line:74
             |vpiName:clk
             |vpiFullName:work@top.clk
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:76
       |vpiFullName:work@top
       |vpiStmt:
       \_assignment: , line:77
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (obj), line:77
           |vpiName:obj
           |vpiFullName:work@top.obj
         |vpiRhs:
         \_func_call: (new)
           |vpiName:new
           |vpiArgument:
           \_constant: , line:77
             |vpiConstType:6
             |vpiDecompile:&#34;C&#34;
             |vpiSize:3
             |STRING:&#34;C&#34;
       |vpiStmt:
       \_ref_obj: (uvm_resource_db::set), line:78
         |vpiName:uvm_resource_db::set
         |vpiFullName:work@top.uvm_resource_db::set
       |vpiStmt:
       \_ref_obj: (uvm_resource_db::set), line:79
         |vpiName:uvm_resource_db::set
         |vpiFullName:work@top.uvm_resource_db::set
       |vpiStmt:
       \_assignment: , line:80
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:80
           |vpiName:clk
           |vpiFullName:work@top.clk
         |vpiRhs:
         \_constant: , line:80
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_func_call: (run_test), line:81
         |vpiName:run_test
   |vpiNet:
   \_logic_net: (clk), line:68
     |vpiName:clk
     |vpiFullName:work@top.clk
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv</a>, line:67
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiInterface:
   \_interface: work@input_if (in), file:<a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv</a>, line:70, parent:work@top
     |vpiDefName:work@input_if
     |vpiName:in
     |vpiFullName:work@top.in
     |vpiModport:
     \_modport: (port), parent:in
       |vpiName:port
       |vpiIODecl:
       \_io_decl: (clk), parent:port
         |vpiName:clk
         |vpiDirection:1
       |vpiIODecl:
       \_io_decl: (data), parent:port
         |vpiName:data
         |vpiDirection:1
       |vpiInterface:
       \_interface: work@input_if (in), file:<a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv</a>, line:70, parent:work@top
     |vpiPort:
     \_port: (clk), line:13, parent:in
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk), line:70
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:68, parent:work@top
           |vpiName:clk
           |vpiFullName:work@top.clk
           |vpiNetType:36
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:13, parent:in
           |vpiName:clk
           |vpiFullName:work@top.in.clk
     |vpiNet:
     \_logic_net: (clk), line:13, parent:in
     |vpiNet:
     \_logic_net: (data), line:14, parent:in
       |vpiName:data
       |vpiFullName:work@top.in.data
       |vpiNetType:36
       |vpiRange:
       \_range: , line:14
         |vpiLeftRange:
         \_constant: , line:14
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:14
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv</a>, line:67
   |vpiInterface:
   \_interface: work@output_if (out), file:<a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv</a>, line:71, parent:work@top
     |vpiDefName:work@output_if
     |vpiName:out
     |vpiFullName:work@top.out
     |vpiModport:
     \_modport: (port), parent:out
       |vpiName:port
       |vpiIODecl:
       \_io_decl: (clk), parent:port
         |vpiName:clk
         |vpiDirection:1
       |vpiIODecl:
       \_io_decl: (data), parent:port
         |vpiName:data
         |vpiDirection:2
       |vpiInterface:
       \_interface: work@output_if (out), file:<a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv</a>, line:71, parent:work@top
     |vpiPort:
     \_port: (clk), line:18, parent:out
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk), line:71
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:68, parent:work@top
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:18, parent:out
           |vpiName:clk
           |vpiFullName:work@top.out.clk
     |vpiNet:
     \_logic_net: (clk), line:18, parent:out
     |vpiNet:
     \_logic_net: (data), line:19, parent:out
       |vpiName:data
       |vpiFullName:work@top.out.data
       |vpiNetType:36
       |vpiRange:
       \_range: , line:19
         |vpiLeftRange:
         \_constant: , line:19
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:19
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv</a>, line:67
   |vpiModule:
   \_module: work@dut (d), file:<a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv</a>, line:72, parent:work@top
     |vpiDefName:work@dut
     |vpiName:d
     |vpiFullName:work@top.d
     |vpiPort:
     \_port: (in), line:23, parent:d
       |vpiName:in
       |vpiDirection:5
       |vpiHighConn:
       \_ref_obj: (in)
         |vpiName:in
         |vpiActual:
         \_interface: work@input_if (in), file:<a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv</a>, line:70
           |vpiDefName:work@input_if
           |vpiName:in
           |vpiModport:
           \_modport: (port)
             |vpiName:port
             |vpiIODecl:
             \_io_decl: (clk)
               |vpiName:clk
               |vpiDirection:1
             |vpiIODecl:
             \_io_decl: (data)
               |vpiName:data
               |vpiDirection:1
             |vpiInterface:
             \_interface: work@input_if (in), file:<a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv</a>, line:70
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_modport: (port)
           |vpiName:port
           |vpiIODecl:
           \_io_decl: (clk)
             |vpiName:clk
             |vpiDirection:1
             |vpiExpr:
             \_logic_net: (clk), line:13
               |vpiName:clk
           |vpiIODecl:
           \_io_decl: (data)
             |vpiName:data
             |vpiDirection:1
             |vpiExpr:
             \_logic_net: (data), line:14
               |vpiName:data
               |vpiNetType:36
               |vpiRange:
               \_range: , line:14
                 |vpiLeftRange:
                 \_constant: , line:14
                   |vpiConstType:7
                   |vpiDecompile:7
                   |vpiSize:32
                   |INT:7
                 |vpiRightRange:
                 \_constant: , line:14
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
           |vpiInterface:
           \_interface: work@input_if (in), file:<a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv</a>, line:72
             |vpiDefName:work@input_if
             |vpiName:in
             |vpiModport:
             \_modport: (port)
     |vpiPort:
     \_port: (clk), line:13, parent:d
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (out)
         |vpiName:out
         |vpiActual:
         \_interface: work@output_if (out), file:<a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv</a>, line:71
           |vpiDefName:work@output_if
           |vpiName:out
           |vpiModport:
           \_modport: (port)
             |vpiName:port
             |vpiIODecl:
             \_io_decl: (clk)
               |vpiName:clk
               |vpiDirection:1
             |vpiIODecl:
             \_io_decl: (data)
               |vpiName:data
               |vpiDirection:2
             |vpiInterface:
             \_interface: work@output_if (out), file:<a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv</a>, line:71
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_modport: (port)
           |vpiName:port
           |vpiIODecl:
           \_io_decl: (clk)
             |vpiName:clk
             |vpiDirection:1
             |vpiExpr:
             \_logic_net: (clk), line:13
           |vpiIODecl:
           \_io_decl: (data)
             |vpiName:data
             |vpiDirection:2
             |vpiExpr:
             \_logic_net: (data), line:14
           |vpiInterface:
           \_interface: work@output_if (out), file:<a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv</a>, line:72
             |vpiDefName:work@output_if
             |vpiName:out
             |vpiModport:
             \_modport: (port)
     |vpiPort:
     \_port: (out), line:23, parent:d
       |vpiName:out
       |vpiDirection:5
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_modport: (port)
     |vpiPort:
     \_port: (clk), line:18, parent:d
       |vpiName:clk
       |vpiDirection:1
     |vpiNet:
     \_logic_net: (in), line:23, parent:d
       |vpiName:in
       |vpiFullName:work@top.d.in
     |vpiNet:
     \_logic_net: (out), line:23, parent:d
       |vpiName:out
       |vpiFullName:work@top.d.out
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv.html" target="file-frame">tests/generated/uvm_classes_1/uvm_sequencer_class_1.sv</a>, line:67
   |vpiNet:
   \_logic_net: (clk), line:68, parent:work@top
Object: \work_top of type 3000
Object: \work_input_if of type 601
Object: \clk of type 36
Object: \data of type 36
Object: \port of type 606
Object: \clk of type 28
Object: \data of type 28
Object: \work_output_if of type 601
Object: \clk of type 36
Object: \data of type 36
Object: \port of type 606
Object: \clk of type 28
Object: \data of type 28
Object: \work_top of type 32
Object: \in of type 601
Object: \clk of type 44
Object: \out of type 601
Object: \clk of type 44
Object: \d of type 32
Object: \in of type 44
Object: \clk of type 44
Object: \out of type 44
Object: \clk of type 44
Object: \in of type 36
Object: \out of type 36
Object: \clk of type 36
Object: \work_dut of type 32
Object: \in of type 44
VPI ERROR: Bad usage of vpi_get_str
Segmentation fault

</pre>
</body>