4534
cfgNBCFG_SCRATCH_0 3 0x68 1 0 4294967295
	NBCFG_SCRATCH_0 0 31
cfgNBCFG_SCRATCH_1 3 0x6c 1 0 4294967295
	NBCFG_SCRATCH_1 0 31
cfgNBCFG_SCRATCH_2 3 0x70 1 0 4294967295
	NBCFG_SCRATCH_2 0 31
cfgNBCFG_SCRATCH_3 3 0x74 1 0 4294967295
	NBCFG_SCRATCH_3 0 31
cfgNBCFG_SCRATCH_4 3 0x78 1 0 4294967295
	NBCFG_SCRATCH_4 0 31
cfgPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV 3 0x580 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regAPML_CONTROL 0 0xe88371 3 0 5
	APML_NMI_En 0 0
	APML_SyncFlood_En 1 1
	APML_OutputDis 8 8
regAPML_STATUS 0 0xe88370 7 0 5
	APML_Corr 0 0
	APML_NonFatal 1 1
	APML_Fatal 2 2
	APML_Serr 3 3
	APML_IntPoisonErr 4 4
	APML_EgressPoisonErrLo 5 5
	APML_EgressPoisonErrHi 6 6
regAPML_SW_STATUS 0 0xe84045 1 0 5
	APML_NMI_STATUS 0 0
regAPML_TRIGGER 0 0xe88372 1 0 5
	APML_NMI_TRIGGER 0 0
regBIFC_ATHUB_ACT_CNTL 0 0xe82f 6 0 5
	ATHUB_ACT_GSI_RSP_STS_TYPE 0 2
	ATHUB_SLFR_DATAERR_RSP_STS_TYPE 3 5
	ATHUB_ACT_GSI_REQ_DROP_DIS 8 8
	GSI_ATHUB_ACT_FLUSH_DIS 9 9
	GMI_ATHUB_ACT_FLUSH_DIS 10 10
	ATHUB_ACT_GSI_SST_PP_REQ_DROP_EN 11 11
regBIFC_DMA_ATTR_CNTL2_DEV0 0 0xe81a 8 0 5
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F0 0 0
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F1 4 4
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F2 8 8
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F3 12 12
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F4 16 16
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F5 20 20
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F6 24 24
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F7 28 28
regBIFC_DMA_ATTR_CNTL2_DEV1 0 0xe81b 8 0 5
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV1_F0 0 0
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV1_F1 4 4
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV1_F2 8 8
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV1_F3 12 12
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV1_F4 16 16
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV1_F5 20 20
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV1_F6 24 24
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV1_F7 28 28
regBIFC_DMA_ATTR_CNTL2_DEV2 0 0xe81c 8 0 5
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV2_F0 0 0
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV2_F1 4 4
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV2_F2 8 8
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV2_F3 12 12
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV2_F4 16 16
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV2_F5 20 20
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV2_F6 24 24
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV2_F7 28 28
regBIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1 0 0xe80a 16 0 5
	TX_IDO_OVERIDE_P_DEV0_F0 0 1
	TX_IDO_OVERIDE_NP_DEV0_F0 2 3
	BLKLVL_FOR_IDO_DEV0_F0 4 5
	TX_RO_OVERIDE_P_DEV0_F0 6 7
	TX_RO_OVERIDE_NP_DEV0_F0 8 9
	TX_SNR_OVERIDE_P_DEV0_F0 10 11
	TX_SNR_OVERIDE_NP_DEV0_F0 12 13
	BLKLVL_FOR_NONIDO_DEV0_F0 14 15
	TX_IDO_OVERIDE_P_DEV0_F1 16 17
	TX_IDO_OVERIDE_NP_DEV0_F1 18 19
	BLKLVL_FOR_IDO_DEV0_F1 20 21
	TX_RO_OVERIDE_P_DEV0_F1 22 23
	TX_RO_OVERIDE_NP_DEV0_F1 24 25
	TX_SNR_OVERIDE_P_DEV0_F1 26 27
	TX_SNR_OVERIDE_NP_DEV0_F1 28 29
	BLKLVL_FOR_NONIDO_DEV0_F1 30 31
regBIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3 0 0xe80b 16 0 5
	TX_IDO_OVERIDE_P_DEV0_F2 0 1
	TX_IDO_OVERIDE_NP_DEV0_F2 2 3
	BLKLVL_FOR_IDO_DEV0_F2 4 5
	TX_RO_OVERIDE_P_DEV0_F2 6 7
	TX_RO_OVERIDE_NP_DEV0_F2 8 9
	TX_SNR_OVERIDE_P_DEV0_F2 10 11
	TX_SNR_OVERIDE_NP_DEV0_F2 12 13
	BLKLVL_FOR_NONIDO_DEV0_F2 14 15
	TX_IDO_OVERIDE_P_DEV0_F3 16 17
	TX_IDO_OVERIDE_NP_DEV0_F3 18 19
	BLKLVL_FOR_IDO_DEV0_F3 20 21
	TX_RO_OVERIDE_P_DEV0_F3 22 23
	TX_RO_OVERIDE_NP_DEV0_F3 24 25
	TX_SNR_OVERIDE_P_DEV0_F3 26 27
	TX_SNR_OVERIDE_NP_DEV0_F3 28 29
	BLKLVL_FOR_NONIDO_DEV0_F3 30 31
regBIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5 0 0xe80c 16 0 5
	TX_IDO_OVERIDE_P_DEV0_F4 0 1
	TX_IDO_OVERIDE_NP_DEV0_F4 2 3
	BLKLVL_FOR_IDO_DEV0_F4 4 5
	TX_RO_OVERIDE_P_DEV0_F4 6 7
	TX_RO_OVERIDE_NP_DEV0_F4 8 9
	TX_SNR_OVERIDE_P_DEV0_F4 10 11
	TX_SNR_OVERIDE_NP_DEV0_F4 12 13
	BLKLVL_FOR_NONIDO_DEV0_F4 14 15
	TX_IDO_OVERIDE_P_DEV0_F5 16 17
	TX_IDO_OVERIDE_NP_DEV0_F5 18 19
	BLKLVL_FOR_IDO_DEV0_F5 20 21
	TX_RO_OVERIDE_P_DEV0_F5 22 23
	TX_RO_OVERIDE_NP_DEV0_F5 24 25
	TX_SNR_OVERIDE_P_DEV0_F5 26 27
	TX_SNR_OVERIDE_NP_DEV0_F5 28 29
	BLKLVL_FOR_NONIDO_DEV0_F5 30 31
regBIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7 0 0xe80d 16 0 5
	TX_IDO_OVERIDE_P_DEV0_F6 0 1
	TX_IDO_OVERIDE_NP_DEV0_F6 2 3
	BLKLVL_FOR_IDO_DEV0_F6 4 5
	TX_RO_OVERIDE_P_DEV0_F6 6 7
	TX_RO_OVERIDE_NP_DEV0_F6 8 9
	TX_SNR_OVERIDE_P_DEV0_F6 10 11
	TX_SNR_OVERIDE_NP_DEV0_F6 12 13
	BLKLVL_FOR_NONIDO_DEV0_F6 14 15
	TX_IDO_OVERIDE_P_DEV0_F7 16 17
	TX_IDO_OVERIDE_NP_DEV0_F7 18 19
	BLKLVL_FOR_IDO_DEV0_F7 20 21
	TX_RO_OVERIDE_P_DEV0_F7 22 23
	TX_RO_OVERIDE_NP_DEV0_F7 24 25
	TX_SNR_OVERIDE_P_DEV0_F7 26 27
	TX_SNR_OVERIDE_NP_DEV0_F7 28 29
	BLKLVL_FOR_NONIDO_DEV0_F7 30 31
regBIFC_DMA_ATTR_OVERRIDE_DEV1_F0_F1 0 0xe80e 16 0 5
	TX_IDO_OVERIDE_P_DEV1_F0 0 1
	TX_IDO_OVERIDE_NP_DEV1_F0 2 3
	BLKLVL_FOR_IDO_DEV1_F0 4 5
	TX_RO_OVERIDE_P_DEV1_F0 6 7
	TX_RO_OVERIDE_NP_DEV1_F0 8 9
	TX_SNR_OVERIDE_P_DEV1_F0 10 11
	TX_SNR_OVERIDE_NP_DEV1_F0 12 13
	BLKLVL_FOR_NONIDO_DEV1_F0 14 15
	TX_IDO_OVERIDE_P_DEV1_F1 16 17
	TX_IDO_OVERIDE_NP_DEV1_F1 18 19
	BLKLVL_FOR_IDO_DEV1_F1 20 21
	TX_RO_OVERIDE_P_DEV1_F1 22 23
	TX_RO_OVERIDE_NP_DEV1_F1 24 25
	TX_SNR_OVERIDE_P_DEV1_F1 26 27
	TX_SNR_OVERIDE_NP_DEV1_F1 28 29
	BLKLVL_FOR_NONIDO_DEV1_F1 30 31
regBIFC_DMA_ATTR_OVERRIDE_DEV1_F2_F3 0 0xe80f 16 0 5
	TX_IDO_OVERIDE_P_DEV1_F2 0 1
	TX_IDO_OVERIDE_NP_DEV1_F2 2 3
	BLKLVL_FOR_IDO_DEV1_F2 4 5
	TX_RO_OVERIDE_P_DEV1_F2 6 7
	TX_RO_OVERIDE_NP_DEV1_F2 8 9
	TX_SNR_OVERIDE_P_DEV1_F2 10 11
	TX_SNR_OVERIDE_NP_DEV1_F2 12 13
	BLKLVL_FOR_NONIDO_DEV1_F2 14 15
	TX_IDO_OVERIDE_P_DEV1_F3 16 17
	TX_IDO_OVERIDE_NP_DEV1_F3 18 19
	BLKLVL_FOR_IDO_DEV1_F3 20 21
	TX_RO_OVERIDE_P_DEV1_F3 22 23
	TX_RO_OVERIDE_NP_DEV1_F3 24 25
	TX_SNR_OVERIDE_P_DEV1_F3 26 27
	TX_SNR_OVERIDE_NP_DEV1_F3 28 29
	BLKLVL_FOR_NONIDO_DEV1_F3 30 31
regBIFC_DMA_ATTR_OVERRIDE_DEV1_F4_F5 0 0xe810 16 0 5
	TX_IDO_OVERIDE_P_DEV1_F4 0 1
	TX_IDO_OVERIDE_NP_DEV1_F4 2 3
	BLKLVL_FOR_IDO_DEV1_F4 4 5
	TX_RO_OVERIDE_P_DEV1_F4 6 7
	TX_RO_OVERIDE_NP_DEV1_F4 8 9
	TX_SNR_OVERIDE_P_DEV1_F4 10 11
	TX_SNR_OVERIDE_NP_DEV1_F4 12 13
	BLKLVL_FOR_NONIDO_DEV1_F4 14 15
	TX_IDO_OVERIDE_P_DEV1_F5 16 17
	TX_IDO_OVERIDE_NP_DEV1_F5 18 19
	BLKLVL_FOR_IDO_DEV1_F5 20 21
	TX_RO_OVERIDE_P_DEV1_F5 22 23
	TX_RO_OVERIDE_NP_DEV1_F5 24 25
	TX_SNR_OVERIDE_P_DEV1_F5 26 27
	TX_SNR_OVERIDE_NP_DEV1_F5 28 29
	BLKLVL_FOR_NONIDO_DEV1_F5 30 31
regBIFC_DMA_ATTR_OVERRIDE_DEV1_F6_F7 0 0xe811 16 0 5
	TX_IDO_OVERIDE_P_DEV1_F6 0 1
	TX_IDO_OVERIDE_NP_DEV1_F6 2 3
	BLKLVL_FOR_IDO_DEV1_F6 4 5
	TX_RO_OVERIDE_P_DEV1_F6 6 7
	TX_RO_OVERIDE_NP_DEV1_F6 8 9
	TX_SNR_OVERIDE_P_DEV1_F6 10 11
	TX_SNR_OVERIDE_NP_DEV1_F6 12 13
	BLKLVL_FOR_NONIDO_DEV1_F6 14 15
	TX_IDO_OVERIDE_P_DEV1_F7 16 17
	TX_IDO_OVERIDE_NP_DEV1_F7 18 19
	BLKLVL_FOR_IDO_DEV1_F7 20 21
	TX_RO_OVERIDE_P_DEV1_F7 22 23
	TX_RO_OVERIDE_NP_DEV1_F7 24 25
	TX_SNR_OVERIDE_P_DEV1_F7 26 27
	TX_SNR_OVERIDE_NP_DEV1_F7 28 29
	BLKLVL_FOR_NONIDO_DEV1_F7 30 31
regBIFC_DMA_ATTR_OVERRIDE_DEV2_F0_F1 0 0xe812 16 0 5
	TX_IDO_OVERIDE_P_DEV2_F0 0 1
	TX_IDO_OVERIDE_NP_DEV2_F0 2 3
	BLKLVL_FOR_IDO_DEV2_F0 4 5
	TX_RO_OVERIDE_P_DEV2_F0 6 7
	TX_RO_OVERIDE_NP_DEV2_F0 8 9
	TX_SNR_OVERIDE_P_DEV2_F0 10 11
	TX_SNR_OVERIDE_NP_DEV2_F0 12 13
	BLKLVL_FOR_NONIDO_DEV2_F0 14 15
	TX_IDO_OVERIDE_P_DEV2_F1 16 17
	TX_IDO_OVERIDE_NP_DEV2_F1 18 19
	BLKLVL_FOR_IDO_DEV2_F1 20 21
	TX_RO_OVERIDE_P_DEV2_F1 22 23
	TX_RO_OVERIDE_NP_DEV2_F1 24 25
	TX_SNR_OVERIDE_P_DEV2_F1 26 27
	TX_SNR_OVERIDE_NP_DEV2_F1 28 29
	BLKLVL_FOR_NONIDO_DEV2_F1 30 31
regBIFC_DMA_ATTR_OVERRIDE_DEV2_F2_F3 0 0xe813 16 0 5
	TX_IDO_OVERIDE_P_DEV2_F2 0 1
	TX_IDO_OVERIDE_NP_DEV2_F2 2 3
	BLKLVL_FOR_IDO_DEV2_F2 4 5
	TX_RO_OVERIDE_P_DEV2_F2 6 7
	TX_RO_OVERIDE_NP_DEV2_F2 8 9
	TX_SNR_OVERIDE_P_DEV2_F2 10 11
	TX_SNR_OVERIDE_NP_DEV2_F2 12 13
	BLKLVL_FOR_NONIDO_DEV2_F2 14 15
	TX_IDO_OVERIDE_P_DEV2_F3 16 17
	TX_IDO_OVERIDE_NP_DEV2_F3 18 19
	BLKLVL_FOR_IDO_DEV2_F3 20 21
	TX_RO_OVERIDE_P_DEV2_F3 22 23
	TX_RO_OVERIDE_NP_DEV2_F3 24 25
	TX_SNR_OVERIDE_P_DEV2_F3 26 27
	TX_SNR_OVERIDE_NP_DEV2_F3 28 29
	BLKLVL_FOR_NONIDO_DEV2_F3 30 31
regBIFC_DMA_ATTR_OVERRIDE_DEV2_F4_F5 0 0xe814 16 0 5
	TX_IDO_OVERIDE_P_DEV2_F4 0 1
	TX_IDO_OVERIDE_NP_DEV2_F4 2 3
	BLKLVL_FOR_IDO_DEV2_F4 4 5
	TX_RO_OVERIDE_P_DEV2_F4 6 7
	TX_RO_OVERIDE_NP_DEV2_F4 8 9
	TX_SNR_OVERIDE_P_DEV2_F4 10 11
	TX_SNR_OVERIDE_NP_DEV2_F4 12 13
	BLKLVL_FOR_NONIDO_DEV2_F4 14 15
	TX_IDO_OVERIDE_P_DEV2_F5 16 17
	TX_IDO_OVERIDE_NP_DEV2_F5 18 19
	BLKLVL_FOR_IDO_DEV2_F5 20 21
	TX_RO_OVERIDE_P_DEV2_F5 22 23
	TX_RO_OVERIDE_NP_DEV2_F5 24 25
	TX_SNR_OVERIDE_P_DEV2_F5 26 27
	TX_SNR_OVERIDE_NP_DEV2_F5 28 29
	BLKLVL_FOR_NONIDO_DEV2_F5 30 31
regBIFC_DMA_ATTR_OVERRIDE_DEV2_F6_F7 0 0xe815 16 0 5
	TX_IDO_OVERIDE_P_DEV2_F6 0 1
	TX_IDO_OVERIDE_NP_DEV2_F6 2 3
	BLKLVL_FOR_IDO_DEV2_F6 4 5
	TX_RO_OVERIDE_P_DEV2_F6 6 7
	TX_RO_OVERIDE_NP_DEV2_F6 8 9
	TX_SNR_OVERIDE_P_DEV2_F6 10 11
	TX_SNR_OVERIDE_NP_DEV2_F6 12 13
	BLKLVL_FOR_NONIDO_DEV2_F6 14 15
	TX_IDO_OVERIDE_P_DEV2_F7 16 17
	TX_IDO_OVERIDE_NP_DEV2_F7 18 19
	BLKLVL_FOR_IDO_DEV2_F7 20 21
	TX_RO_OVERIDE_P_DEV2_F7 22 23
	TX_RO_OVERIDE_NP_DEV2_F7 24 25
	TX_SNR_OVERIDE_P_DEV2_F7 26 27
	TX_SNR_OVERIDE_NP_DEV2_F7 28 29
	BLKLVL_FOR_NONIDO_DEV2_F7 30 31
regBIFC_EARLY_WAKEUP_CNTL 0 0xe8d2 3 0 5
	NBIF_EARLY_WAKEUP_BY_CLIENT_ACTIVE 0 0
	NBIF_EARLY_WAKEUP_BY_CLIENT_DS_EXIT 1 1
	NBIF_EARLY_WAKEUP_ALLOW_AER_ACTIVE 2 2
regBIFC_GMI_SDP_DAT_POOLCRED_ALLOC 0 0xe8c3 8 0 5
	VC0_ALLOC 0 3
	VC1_ALLOC 4 7
	VC2_ALLOC 8 11
	VC3_ALLOC 12 15
	VC4_ALLOC 16 19
	VC5_ALLOC 20 23
	VC6_ALLOC 24 27
	VC7_ALLOC 28 31
regBIFC_GMI_SDP_REQ_POOLCRED_ALLOC 0 0xe8c2 8 0 5
	VC0_ALLOC 0 3
	VC1_ALLOC 4 7
	VC2_ALLOC 8 11
	VC3_ALLOC 12 15
	VC4_ALLOC 16 19
	VC5_ALLOC 20 23
	VC6_ALLOC 24 27
	VC7_ALLOC 28 31
regBIFC_GMI_SST_RDRSP_POOLCRED_ALLOC 0 0xe8c4 8 0 5
	VC0_ALLOC 0 3
	VC1_ALLOC 4 7
	VC2_ALLOC 8 11
	VC3_ALLOC 12 15
	VC4_ALLOC 16 19
	VC5_ALLOC 20 23
	VC6_ALLOC 24 27
	VC7_ALLOC 28 31
regBIFC_GMI_SST_WRRSP_POOLCRED_ALLOC 0 0xe8c5 8 0 5
	VC0_ALLOC 0 3
	VC1_ALLOC 4 7
	VC2_ALLOC 8 11
	VC3_ALLOC 12 15
	VC4_ALLOC 16 19
	VC5_ALLOC 20 23
	VC6_ALLOC 24 27
	VC7_ALLOC 28 31
regBIFC_GSI_CNTL 0 0xe829 18 0 5
	GSI_SDP_RSP_ARB_MODE 0 1
	GSI_CPL_RSP_ARB_MODE 2 4
	GSI_CPL_INTERLEAVING_EN 5 5
	GSI_CPL_PCR_EP_CAUSE_UR_EN 6 6
	GSI_CPL_SMN_P_EP_CAUSE_UR_EN 7 7
	GSI_CPL_SMN_NP_EP_CAUSE_UR_EN 8 8
	GSI_CPL_SST_EP_CAUSE_UR_EN 9 9
	GSI_SDP_REQ_ARB_MODE 10 11
	GSI_SMN_REQ_ARB_MODE 12 13
	GSI_CPL_SST_ATOMIC_EP_CAUSE_UR_EN 14 14
	GSI_SMN_PARITY_CHK_BE_MSK 15 15
	GSI_SMN_BURST_EN 16 16
	GSI_SMN_256B_SPLIT_64B_EN 17 17
	SMN_PP_PIPE_ENABLE 27 27
	HDP_FB_UPLIMIT_COUNT_FBFLUSH 28 28
	HDP_FB_UPLIMIT_COUNT_HDPFLUSH 29 29
	HDP_FB_UPLIMIT_COUNT_HDPRD 30 30
	HDP_FB_UPLIMIT_COUNT_ALL 31 31
regBIFC_HRP_SDP_RDRSP_POOLCRED_ALLOC 0 0xe8c1 2 0 5
	VC0_ALLOC 0 3
	VC1_ALLOC 4 7
regBIFC_HRP_SDP_WRRSP_POOLCRED_ALLOC 0 0xe8c0 2 0 5
	VC0_ALLOC 0 3
	VC1_ALLOC 4 7
regBIFC_HSTARB_CNTL 0 0xe828 2 0 5
	SLVARB_MODE 0 1
	CFG_BLOCK_P_EN 8 8
regBIFC_LC_TIMER_CTRL 0 0xe807 2 0 5
	ASPM_IDLE_TIMER_SCALE 0 15
	L1_EXIT_TIMER_SCALE 16 31
regBIFC_MISC_CTRL0 0 0xe804 21 0 5
	VWIRE_TARG_UNITID_CHECK_EN 0 0
	VWIRE_SRC_UNITID_CHECK_EN 1 2
	DMA_VC4_NON_DVM_STS 4 7
	DMA_CHAIN_BREAK_IN_RCMODE 8 8
	HST_ARB_CHAIN_LOCK 9 9
	GSI_SST_ARB_CHAIN_LOCK 10 10
	GSI_RD_SPLIT_STALL_FLUSH_EN 11 11
	GSI_RD_SPLIT_STALL_NPWR_DIS 12 12
	DMA_ATOMIC_LENGTH_CHK_DIS 16 16
	DMA_ATOMIC_FAILED_STS_SEL 17 17
	DMA_FORCE_VF_AS_PF_SRIOIVEN_LOW 18 18
	DMA_ADDR_KEEP_PH 19 19
	RCC_GMI_TD_FORCE_ZERO 20 20
	HST_FLUSH_DEFER_EN 21 21
	HST_FLUSH_CLR_LOCK_EN 22 22
	PCIE_CAPABILITY_PROT_DIS 24 24
	DMA_2ND_REQ_DIS 26 26
	PORT_DSTATE_BYPASS_MODE 27 27
	PME_TURNOFF_MODE 28 28
	HDP_P2P_DIRECT_ADD_ADJUST 30 30
	PCIESWUS_SELECTION 31 31
regBIFC_MISC_CTRL1 0 0xe805 27 0 5
	THT_HST_CPLD_POISON_REPORT 0 0
	DMA_REQ_POISON_REPORT 1 1
	DMA_REQ_ACSVIO_REPORT 2 2
	DMA_RSP_POISON_CPLD_REPORT 3 3
	GSI_SMN_WORST_ERR_STSTUS 4 4
	GSI_SDP_RDRSP_DATA_FORCE1_FOR_ERROR 5 5
	GSI_RDWR_BALANCE_DIS 6 6
	GMI_ATOMIC_POISON_DROP 7 7
	HST_UNSUPPORT_SDPCMD_STS 8 9
	HST_UNSUPPORT_SDPCMD_DATASTS 10 11
	DROP_OTHER_HT_ADDR_REQ 12 12
	DMAWRREQ_HSTRDRSP_ORDER_FORCE 13 13
	DMAWRREQ_HSTRDRSP_ORDER_FORCE_VALUE 14 14
	UPS_SDP_RDY_TIE1 15 15
	GMI_RCC_DN_BME_DROP_DIS 16 16
	GMI_RCC_EP_BME_DROP_DIS 17 17
	GMI_BIH_DN_BME_DROP_DIS 18 18
	GMI_BIH_EP_BME_DROP_DIS 19 19
	GSI_SDP_RDRSP_DATA_FORCE0_FOR_ERROR 20 20
	GMI_ATOMIC_POISON_FOR_AERLOG 23 23
	GMI_RDSIZED_REQATTR_MASK 24 24
	GMI_RDSIZEDDW_REQATTR_MASK 25 25
	GMI_WRSIZED_REQATTR_MASK 26 26
	GMI_WRSIZEDFL_REQATTR_MASK 27 27
	GMI_FORCE_NOT_SEND_NON_BASEVC_RSPCREDIT 28 28
	GMI_CPLBUF_EN 29 29
	GMI_MSG_BLOCKLVL_SEL 30 31
regBIFC_MISC_CTRL2 0 0xe822 2 0 5
	SLFR_IGNORE_DATAERR_EN 16 16
	DATAERR_OVERRIDE_SLFR_BYTEEN_EN 17 17
regBIFC_PASID_CHECK_DIS 0 0xe82b 17 0 5
	PASID_CHECK_DIS_DEV0_F0 0 0
	PASID_CHECK_DIS_DEV0_F1 1 1
	PASID_CHECK_DIS_DEV0_F2 2 2
	PASID_CHECK_DIS_DEV0_F3 3 3
	PASID_CHECK_DIS_DEV0_F4 4 4
	PASID_CHECK_DIS_DEV0_F5 5 5
	PASID_CHECK_DIS_DEV0_F6 6 6
	PASID_CHECK_DIS_DEV0_F7 7 7
	PASID_CHECK_DIS_DEV1_F0 8 8
	PASID_CHECK_DIS_DEV1_F1 9 9
	PASID_CHECK_DIS_DEV2_F0 16 16
	PASID_CHECK_DIS_DEV2_F1 17 17
	PASID_CHECK_DIS_DEV2_F2 18 18
	PASID_CHECK_DIS_DEV2_F3 19 19
	PASID_CHECK_DIS_DEV2_F4 20 20
	PASID_CHECK_DIS_DEV2_F5 21 21
	PASID_CHECK_DIS_DEV2_F6 22 22
regBIFC_PASID_STS 0 0xe82e 1 0 5
	PASID_STS 0 3
regBIFC_PCIEFUNC_CNTL 0 0xe82a 2 0 5
	DMA_NON_PCIEFUNC_BUSDEVFUNC 0 15
	MP1SYSHUBDATA_DRAM_IS_PCIEFUNC 16 16
regBIFC_PCIE_BDF_CNTL0 0 0xe8d0 2 0 5
	DMA_NON_PCIEFUNC_BUSDEVFUNC_CL0 0 15
	DMA_NON_PCIEFUNC_BUSDEVFUNC_CL1 16 31
regBIFC_PCIE_BDF_CNTL1 0 0xe8d1 2 0 5
	DMA_NON_PCIEFUNC_BUSDEVFUNC_CL2 0 15
	DMA_NON_PCIEFUNC_BUSDEVFUNC_CL3 16 31
regBIFC_PERF_CNTL_0 0 0xe830 6 0 5
	PERF_CNT_MMIO_RD_EN 0 0
	PERF_CNT_MMIO_WR_EN 1 1
	PERF_CNT_MMIO_RD_RESET 8 8
	PERF_CNT_MMIO_WR_RESET 9 9
	PERF_CNT_MMIO_RD_SEL 16 22
	PERF_CNT_MMIO_WR_SEL 24 30
regBIFC_PERF_CNTL_1 0 0xe831 6 0 5
	PERF_CNT_DMA_RD_EN 0 0
	PERF_CNT_DMA_WR_EN 1 1
	PERF_CNT_DMA_RD_RESET 4 4
	PERF_CNT_DMA_WR_RESET 5 5
	PERF_CNT_DMA_RD_SEL 8 15
	PERF_CNT_DMA_WR_SEL 16 24
regBIFC_PERF_CNT_DMA_RD_H16BIT 0 0xe8f2 1 0 5
	PERF_CNT_DMA_RD_VALUE_H16BIT 0 15
regBIFC_PERF_CNT_DMA_RD_L32BIT 0 0xe834 1 0 5
	PERF_CNT_DMA_RD_VALUE_L32BIT 0 31
regBIFC_PERF_CNT_DMA_WR_H16BIT 0 0xe8f3 1 0 5
	PERF_CNT_DMA_WR_VALUE_H16BIT 0 15
regBIFC_PERF_CNT_DMA_WR_L32BIT 0 0xe835 1 0 5
	PERF_CNT_DMA_WR_VALUE_L32BIT 0 31
regBIFC_PERF_CNT_MMIO_RD_H16BIT 0 0xe8f0 1 0 5
	PERF_CNT_MMIO_RD_VALUE_H16BIT 0 15
regBIFC_PERF_CNT_MMIO_RD_L32BIT 0 0xe832 1 0 5
	PERF_CNT_MMIO_RD_VALUE_L32BIT 0 31
regBIFC_PERF_CNT_MMIO_WR_H16BIT 0 0xe8f1 1 0 5
	PERF_CNT_MMIO_WR_VALUE_H16BIT 0 15
regBIFC_PERF_CNT_MMIO_WR_L32BIT 0 0xe833 1 0 5
	PERF_CNT_MMIO_WR_VALUE_L32BIT 0 31
regBIFC_RCCBIH_BME_ERR_LOG0 0 0xe808 20 0 5
	RCCBIH_ON_BME_LOW_DEV0_F0 0 0
	RCCBIH_ON_BME_LOW_DEV0_F1 1 1
	RCCBIH_ON_BME_LOW_DEV0_F2 2 2
	RCCBIH_ON_BME_LOW_DEV0_F3 3 3
	RCCBIH_ON_BME_LOW_DEV0_F4 4 4
	RCCBIH_ON_BME_LOW_DEV0_F5 5 5
	RCCBIH_ON_BME_LOW_DEV0_F6 6 6
	RCCBIH_ON_BME_LOW_DEV0_F7 7 7
	RCCBIH_ON_BME_LOW_DEV1_F0 8 8
	RCCBIH_ON_BME_LOW_DEV1_F1 9 9
	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F0 16 16
	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F1 17 17
	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F2 18 18
	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F3 19 19
	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F4 20 20
	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F5 21 21
	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F6 22 22
	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F7 23 23
	CLEAR_RCCBIH_ON_BME_LOW_DEV1_F0 24 24
	CLEAR_RCCBIH_ON_BME_LOW_DEV1_F1 25 25
regBIFC_RCCBIH_BME_ERR_LOG1 0 0xe809 14 0 5
	RCCBIH_ON_BME_LOW_DEV2_F0 0 0
	RCCBIH_ON_BME_LOW_DEV2_F1 1 1
	RCCBIH_ON_BME_LOW_DEV2_F2 2 2
	RCCBIH_ON_BME_LOW_DEV2_F3 3 3
	RCCBIH_ON_BME_LOW_DEV2_F4 4 4
	RCCBIH_ON_BME_LOW_DEV2_F5 5 5
	RCCBIH_ON_BME_LOW_DEV2_F6 6 6
	CLEAR_RCCBIH_ON_BME_LOW_DEV2_F0 16 16
	CLEAR_RCCBIH_ON_BME_LOW_DEV2_F1 17 17
	CLEAR_RCCBIH_ON_BME_LOW_DEV2_F2 18 18
	CLEAR_RCCBIH_ON_BME_LOW_DEV2_F3 19 19
	CLEAR_RCCBIH_ON_BME_LOW_DEV2_F4 20 20
	CLEAR_RCCBIH_ON_BME_LOW_DEV2_F5 21 21
	CLEAR_RCCBIH_ON_BME_LOW_DEV2_F6 22 22
regBIFC_SDP_CNTL_0 0 0xe82c 4 0 5
	HRP_SDP_DISCON_HYSTERESIS 0 7
	GSI_SDP_DISCON_HYSTERESIS 8 15
	GMI_DNS_SDP_DISCON_HYSTERESIS 16 23
	GMI_UPS_SDP_DISCON_HYSTERESIS 24 31
regBIFC_SDP_CNTL_1 0 0xe82d 10 0 5
	HRP_SDP_DISCON_DIS 0 0
	GSI_SDP_DISCON_DIS 1 1
	GMI_DNS_SDP_DISCON_DIS 2 2
	GMI_UPS_SDP_DISCON_DIS 3 3
	HRP_SDP_DISCON_VLINK_NONL0_ONLY 4 4
	NP_KEEP_GOING_STALL_P 5 5
	GMI_UPS_SDP_DISCON_VLINK_NONL0_ONLY 7 7
	ATOMIC_STALL_BY_RDWR_EN 8 8
	NBIF_OBFF_HW_URGENT_EARLY_WAKEUP_EN 30 30
	GMI_UPS_SDP_WAKEUP_BY_USB_EARLY_WAKEUP_EN 31 31
regBIFC_SDP_CNTL_2 0 0xe837 4 0 5
	SDP_SION_DISCON_HYSTERESIS 0 7
	SDP_SION_DISCON_HYSTERESIS_H 8 11
	HRP_SDP_DISCON_HYSTERESIS_H 16 19
	GSI_SDP_DISCON_HYSTERESIS_H 24 27
regBIFC_THT_CNTL 0 0xe827 8 0 5
	CREDIT_ALLOC_THT_RD_VC0 0 3
	CREDIT_ALLOC_THT_WR_VC0 4 7
	CREDIT_ALLOC_THT_WR_VC1 8 11
	UR_OVRD_FOR_ECRC_EN 16 16
	THT_NTB_VC0_APER0_ADSC_PUSH_DIS 24 24
	THT_NTB_VC0_OTHAPER_ADSC_PUSH_DIS 25 25
	THT_NTB_VC1_APER0_ADSC_PUSH_DIS 26 26
	THT_NTB_VC1_OTHAPER_ADSC_PUSH_DIS 27 27
regBIFC_Z10_CTRL0 0 0xe8c9 6 0 5
	BIFC_Z10_IDLE_MASK 0 15
	REGS_Z10_IDLE_ASSERT 16 16
	REGS_Z10_FENCE_INTF_ACK_EN 17 17
	REGS_Z10_FENCE_ACK_TIMEOUT_EN 18 18
	REGS_Z10_FENCE_ACK_ASSERT 19 19
	Z10_DS_ALLOW_EN_IN_PG 30 30
regBIFC_Z10_CTRL1 0 0xe8ca 1 0 5
	REGS_Z10_FENCE_ACK_TIMEOUT 0 31
regBIFC_Z10_STATUS 0 0xe8cb 1 0 5
	REGS_BIFC_Z10_STATUS 0 31
regBIFL_IOHUB_RAS_IH_CNTL 0 0xe7fe 1 0 5
	BIFL_RAS_IH_INTR_EN 0 0
regBIFL_RAS_CENTRAL_CNTL 0 0xe400 3 0 5
	BIFL_RAS_CONTL_ERREVENT_DIS 29 29
	BIFL_RAS_CONTL_INTR_DIS 30 30
	BIFL_LINKDIS_TRIG_EGRESS_STALL_DIS 31 31
regBIFL_RAS_CENTRAL_STATUS 0 0xe410 7 0 5
	BIFL_L2C_EgStall_det 0 0
	BIFL_L2C_ErrEvent_det 1 1
	BIFL_C2L_EgStall_det 2 2
	BIFL_C2L_ErrEvent_det 3 3
	BIFL_RasContller_ErrEvent_Recv 29 29
	BIFL_RasContller_Intr_Recv 30 30
	BIFL_LinkDis_Recv 31 31
regBIFL_RAS_LEAF0_CTRL 0 0xe420 14 0 5
	ERR_EVENT_DET_EN 0 0
	POISON_ERREVENT_EN 1 1
	POISON_STALL_EN 2 2
	PARITY_ERREVENT_EN 3 3
	PARITY_STALL_EN 4 4
	RCVERREVENT_ERREVENT_EN 5 5
	RCVERREVENT_STALL_EN 6 6
	ERR_EVENT_GEN_EN 8 8
	EGRESS_STALL_GEN_EN 9 9
	ERR_EVENT_PROP_EN 10 10
	EGRESS_STALL_PROP_EN 11 11
	POISON_DBUG_EN 12 12
	PARITY_DBUG_EN 13 13
	ERR_EVENT_RAS_INTR_EN 16 16
regBIFL_RAS_LEAF0_STATUS 0 0xe430 7 0 5
	ERR_EVENT_RECV 0 0
	POISON_ERR_DET 1 1
	PARITY_ERR_DET 2 2
	ERR_EVENT_GENN_STAT 8 8
	EGRESS_STALLED_GENN_STAT 9 9
	ERR_EVENT_PROP_STAT 10 10
	EGRESS_STALLED_PROP_STAT 11 11
regBIFL_RAS_LEAF1_CTRL 0 0xe421 14 0 5
	ERR_EVENT_DET_EN 0 0
	POISON_ERREVENT_EN 1 1
	POISON_STALL_EN 2 2
	PARITY_ERREVENT_EN 3 3
	PARITY_STALL_EN 4 4
	RCVERREVENT_ERREVENT_EN 5 5
	RCVERREVENT_STALL_EN 6 6
	ERR_EVENT_GEN_EN 8 8
	EGRESS_STALL_GEN_EN 9 9
	ERR_EVENT_PROP_EN 10 10
	EGRESS_STALL_PROP_EN 11 11
	POISON_DBUG_EN 12 12
	PARITY_DBUG_EN 13 13
	ERR_EVENT_RAS_INTR_EN 16 16
regBIFL_RAS_LEAF1_STATUS 0 0xe431 7 0 5
	ERR_EVENT_RECV 0 0
	POISON_ERR_DET 1 1
	PARITY_ERR_DET 2 2
	ERR_EVENT_GENN_STAT 8 8
	EGRESS_STALLED_GENN_STAT 9 9
	ERR_EVENT_PROP_STAT 10 10
	EGRESS_STALLED_PROP_STAT 11 11
regBIFL_RAS_LEAF2_CTRL 0 0xe422 14 0 5
	ERR_EVENT_DET_EN 0 0
	POISON_ERREVENT_EN 1 1
	POISON_STALL_EN 2 2
	PARITY_ERREVENT_EN 3 3
	PARITY_STALL_EN 4 4
	RCVERREVENT_ERREVENT_EN 5 5
	RCVERREVENT_STALL_EN 6 6
	ERR_EVENT_GEN_EN 8 8
	EGRESS_STALL_GEN_EN 9 9
	ERR_EVENT_PROP_EN 10 10
	EGRESS_STALL_PROP_EN 11 11
	POISON_DBUG_EN 12 12
	PARITY_DBUG_EN 13 13
	ERR_EVENT_RAS_INTR_EN 16 16
regBIFL_RAS_LEAF2_STATUS 0 0xe432 7 0 5
	ERR_EVENT_RECV 0 0
	POISON_ERR_DET 1 1
	PARITY_ERR_DET 2 2
	ERR_EVENT_GENN_STAT 8 8
	EGRESS_STALLED_GENN_STAT 9 9
	ERR_EVENT_PROP_STAT 10 10
	EGRESS_STALLED_PROP_STAT 11 11
regBIFL_RAS_VWR_FROM_IOHUB 0 0xe7ff 1 0 5
	BIFL_RAS_IH_INTR_TRIG 0 0
regBIF_BIF256_CI256_RC3X4_USB4_CPM_CONTROL 0 0x420118 6 0 5
	LCLK_DYN_GATE_ENABLE 0 0
	TXCLK_DYN_GATE_ENABLE 1 1
	TXCLK_LCNT_GATE_ENABLE 5 5
	TXCLK_REGS_GATE_ENABLE 6 6
	TXCLK_PRBS_GATE_ENABLE 7 7
	REFCLK_REGS_GATE_ENABLE 8 8
regBIF_BIF256_CI256_RC3X4_USB4_PCIE_CNTL2 0 0x42001c 1 0 5
	SLV_MEM_LS_EN 16 16
regBIF_BIF256_CI256_RC3X4_USB4_PCIE_MST_CTRL_3 0 0x4201c6 14 0 5
	CI_SWUS_MAX_PAYLOAD_SIZE_MODE 8 8
	CI_SWUS_PRIV_MAX_PAYLOAD_SIZE 9 10
	CI_10BIT_TAG_EN_OVERRIDE 11 12
	CI_SWUS_10BIT_TAG_EN_OVERRIDE 13 14
	MST_DROP_SYNC_FLOOD_EN 15 15
	CI_MAX_PAYLOAD_SIZE_MODE 16 16
	CI_PRIV_MAX_PAYLOAD_SIZE 17 19
	CI_MAX_READ_REQUEST_SIZE_MODE 20 20
	CI_PRIV_MAX_READ_REQUEST_SIZE 21 23
	CI_MAX_READ_SAFE_MODE 24 24
	CI_EXTENDED_TAG_EN_OVERRIDE 25 26
	CI_SWUS_MAX_READ_REQUEST_SIZE_MODE 27 27
	CI_SWUS_MAX_READ_REQUEST_SIZE_PRIV 28 29
	CI_SWUS_EXTENDED_TAG_EN_OVERRIDE 30 31
regBIF_BIF256_CI256_RC3X4_USB4_PCIE_TX_POWER_CTRL_1 0 0x420187 2 0 5
	MST_MEM_LS_EN 0 0
	REPLAY_MEM_LS_EN 3 3
regBIF_BX0_BACO_CNTL 0 0x8e2b 9 0 5
	BACO_EN 0 0
	BACO_BIF_LCLK_SWITCH 1 1
	BACO_DUMMY_EN 2 2
	BACO_POWER_OFF 3 3
	BACO_DSTATE_BYPASS 5 5
	BACO_RST_INTR_MASK 6 6
	BACO_MODE 8 8
	RCU_BIF_CONFIG_DONE 9 9
	BACO_AUTO_EXIT 31 31
regBIF_BX0_BIF_BACO_EXIT_TIME0 0 0x8e2c 1 0 5
	BACO_EXIT_PXEN_CLR_TIMER 0 19
regBIF_BX0_BIF_BACO_EXIT_TIMER1 0 0x8e2d 7 0 5
	BACO_EXIT_SIDEBAND_TIMER 0 19
	BACO_HW_AUTO_FLUSH_EN 24 24
	BACO_HW_EXIT_DIS 26 26
	PX_EN_OE_IN_PX_EN_HIGH 27 27
	PX_EN_OE_IN_PX_EN_LOW 28 28
	BACO_MODE_SEL 29 30
	AUTO_BACO_EXIT_CLR_BY_HW_DIS 31 31
regBIF_BX0_BIF_BACO_EXIT_TIMER2 0 0x8e2e 1 0 5
	BACO_EXIT_LCLK_BAK_TIMER 0 19
regBIF_BX0_BIF_BACO_EXIT_TIMER3 0 0x8e2f 1 0 5
	BACO_EXIT_DUMMY_EN_CLR_TIMER 0 19
regBIF_BX0_BIF_BACO_EXIT_TIMER4 0 0x8e30 1 0 5
	BACO_EXIT_BACO_EN_CLR_TIMER 0 19
regBIF_BX0_BIF_CLKREQB_PAD_CNTL 0 0x8e6b 1 0 5
	CLKREQB_PAD_CNTL 0 23
regBIF_BX0_BIF_DOORBELL_CNTL 0 0x8e1d 9 0 5
	SELF_RING_DIS 0 0
	TRANS_CHECK_DIS 1 1
	UNTRANS_LBACK_EN 2 2
	NON_CONSECUTIVE_BE_ZERO_DIS 3 3
	DOORBELL_MONITOR_EN 4 4
	DB_MNTR_INTGEN_DIS 24 24
	DB_MNTR_INTGEN_MODE_0 25 25
	DB_MNTR_INTGEN_MODE_1 26 26
	DB_MNTR_INTGEN_MODE_2 27 27
regBIF_BX0_BIF_DOORBELL_INT_CNTL 0 0x8e1e 13 0 5
	DOORBELL_INTERRUPT_STATUS 0 0
	RAS_CNTLR_INTERRUPT_STATUS 1 1
	RAS_ATHUB_ERR_EVENT_INTERRUPT_STATUS 2 2
	DOORBELL_INTERRUPT_CLEAR 16 16
	RAS_CNTLR_INTERRUPT_CLEAR 17 17
	RAS_ATHUB_ERR_EVENT_INTERRUPT_CLEAR 18 18
	DOORBELL_INTERRUPT_DISABLE 24 24
	RAS_CNTLR_INTERRUPT_DISABLE 25 25
	RAS_ATHUB_ERR_EVENT_INTERRUPT_DISABLE 26 26
	SET_DB_INTR_STATUS_WHEN_RB_ENABLE 28 28
	SET_IOH_RAS_INTR_STATUS_WHEN_RB_ENABLE 29 29
	SET_ATH_RAS_INTR_STATUS_WHEN_RB_ENABLE 30 30
	TIMEOUT_ERR_EVENT_INTERRUPT_ENABLE 31 31
regBIF_BX0_BIF_FB_EN 0 0x8e20 2 0 5
	FB_READ_EN 0 0
	FB_WRITE_EN 1 1
regBIF_BX0_BIF_FEATURES_CONTROL_MISC 0 0x8e1b 10 0 5
	MST_BIF_REQ_EP_DIS 0 0
	SLV_BIF_CPL_EP_DIS 1 1
	BIF_SLV_REQ_EP_DIS 2 2
	BIF_MST_CPL_EP_DIS 3 3
	BIF_RB_MSI_VEC_NOT_ENABLED_MODE 11 11
	BIF_RB_SET_OVERFLOW_EN 12 12
	ATOMIC_ERR_INT_DIS 13 13
	BME_HDL_NONVIR_EN 15 15
	HDP_NP_OSTD_LIMIT 16 23
	DOORBELL_SELFRING_GPA_APER_CHK_48BIT_ADDR 24 24
regBIF_BX0_BIF_GFX_SDMA_GPUIOV_CFG_SIZE 0 0x8e65 1 0 5
	GFX_SDMA_GPUIOV_CFG_SIZE 0 3
regBIF_BX0_BIF_INTR_CNTL 0 0x8e21 1 0 5
	RAS_INTR_VEC_SEL 0 0
regBIF_BX0_BIF_MM_INDACCESS_CNTL 0 0x8e06 1 0 5
	MM_INDACCESS_DIS 1 1
regBIF_BX0_BIF_MST_TRANS_PENDING_VF 0 0x8e29 1 0 5
	BIF_MST_TRANS_PENDING 0 30
regBIF_BX0_BIF_PERSTB_PAD_CNTL 0 0x8e68 1 0 5
	PERSTB_PAD_CNTL 0 15
regBIF_BX0_BIF_PWRBRK_PAD_CNTL 0 0x8e6c 1 0 5
	PWRBRK_PAD_CNTL 0 7
regBIF_BX0_BIF_PX_EN_PAD_CNTL 0 0x8e69 1 0 5
	PX_EN_PAD_CNTL 0 7
regBIF_BX0_BIF_RB_BASE 0 0x8e50 1 0 5
	ADDR 0 31
regBIF_BX0_BIF_RB_CNTL 0 0x8e4f 9 0 5
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_WRITEBACK_ENABLE 8 8
	WPTR_WRITEBACK_TIMER 9 13
	BIF_RB_TRAN 17 17
	RB_INTR_FIX_PRIORITY 26 28
	RB_INTR_ARB_MODE 29 29
	RB_RST_BY_FLR_DISABLE 30 30
	WPTR_OVERFLOW_CLEAR 31 31
regBIF_BX0_BIF_RB_RPTR 0 0x8e51 1 0 5
	OFFSET 2 17
regBIF_BX0_BIF_RB_WPTR 0 0x8e52 2 0 5
	BIF_RB_OVERFLOW 0 0
	OFFSET 2 17
regBIF_BX0_BIF_RB_WPTR_ADDR_HI 0 0x8e53 1 0 5
	ADDR 0 7
regBIF_BX0_BIF_RB_WPTR_ADDR_LO 0 0x8e54 1 0 5
	ADDR 2 31
regBIF_BX0_BIF_REFPADKIN_PAD_CNTL 0 0x8e6a 1 0 5
	REFPADKIN_PAD_CNTL 0 7
regBIF_BX0_BIF_RLC_INTR_CNTL 0 0x8060 4 0 5
	RLC_CMD_COMPLETE 0 0
	RLC_HANG_SELF_RECOVERED 1 1
	RLC_HANG_NEED_FLR 2 2
	RLC_VM_BUSY_TRANSITION 3 3
regBIF_BX0_BIF_SCRATCH0 0 0x8e08 1 0 5
	BIF_SCRATCH0 0 31
regBIF_BX0_BIF_SCRATCH1 0 0x8e09 1 0 5
	BIF_SCRATCH1 0 31
regBIF_BX0_BIF_SLV_TRANS_PENDING_VF 0 0x8e2a 1 0 5
	BIF_SLV_TRANS_PENDING 0 30
regBIF_BX0_BIF_UVD_INTR_CNTL 0 0x8062 5 0 5
	UVD_CMD_COMPLETE 0 0
	UVD_HANG_SELF_RECOVERED 1 1
	UVD_HANG_NEED_FLR 2 2
	UVD_VM_BUSY_TRANSITION 3 3
	UVD_INST_SEL 28 31
regBIF_BX0_BIF_VCE_INTR_CNTL 0 0x8061 4 0 5
	VCE_CMD_COMPLETE 0 0
	VCE_HANG_SELF_RECOVERED 1 1
	VCE_HANG_NEED_FLR 2 2
	VCE_VM_BUSY_TRANSITION 3 3
regBIF_BX0_BIOS_SCRATCH_0 0 0x804c 1 0 5
	BIOS_SCRATCH_0 0 31
regBIF_BX0_BIOS_SCRATCH_1 0 0x804d 1 0 5
	BIOS_SCRATCH_1 0 31
regBIF_BX0_BIOS_SCRATCH_10 0 0x8056 1 0 5
	BIOS_SCRATCH_10 0 31
regBIF_BX0_BIOS_SCRATCH_11 0 0x8057 1 0 5
	BIOS_SCRATCH_11 0 31
regBIF_BX0_BIOS_SCRATCH_12 0 0x8058 1 0 5
	BIOS_SCRATCH_12 0 31
regBIF_BX0_BIOS_SCRATCH_13 0 0x8059 1 0 5
	BIOS_SCRATCH_13 0 31
regBIF_BX0_BIOS_SCRATCH_14 0 0x805a 1 0 5
	BIOS_SCRATCH_14 0 31
regBIF_BX0_BIOS_SCRATCH_15 0 0x805b 1 0 5
	BIOS_SCRATCH_15 0 31
regBIF_BX0_BIOS_SCRATCH_2 0 0x804e 1 0 5
	BIOS_SCRATCH_2 0 31
regBIF_BX0_BIOS_SCRATCH_3 0 0x804f 1 0 5
	BIOS_SCRATCH_3 0 31
regBIF_BX0_BIOS_SCRATCH_4 0 0x8050 1 0 5
	BIOS_SCRATCH_4 0 31
regBIF_BX0_BIOS_SCRATCH_5 0 0x8051 1 0 5
	BIOS_SCRATCH_5 0 31
regBIF_BX0_BIOS_SCRATCH_6 0 0x8052 1 0 5
	BIOS_SCRATCH_6 0 31
regBIF_BX0_BIOS_SCRATCH_7 0 0x8053 1 0 5
	BIOS_SCRATCH_7 0 31
regBIF_BX0_BIOS_SCRATCH_8 0 0x8054 1 0 5
	BIOS_SCRATCH_8 0 31
regBIF_BX0_BIOS_SCRATCH_9 0 0x8055 1 0 5
	BIOS_SCRATCH_9 0 31
regBIF_BX0_BUS_CNTL 0 0x8e07 15 0 5
	VGA_REG_COHERENCY_DIS 6 6
	VGA_MEM_COHERENCY_DIS 7 7
	SET_AZ_TC 10 12
	SET_MC_TC 13 15
	ZERO_BE_WR_EN 16 16
	ZERO_BE_RD_EN 17 17
	RD_STALL_IO_WR 18 18
	HDP_FB_FLUSH_STALL_DOORBELL_DIS 24 24
	PRECEEDINGWR_STALL_VGA_FB_FLUSH_DIS 25 25
	PRECEEDINGWR_STALL_VGA_REG_FLUSH_DIS 26 26
	MMDAT_RD_HDP_TRIGGER_HDP_FB_FLUSH_DIS 27 27
	HDP_FB_FLUSH_STALL_MMDAT_RD_HDP_DIS 28 28
	HDP_REG_FLUSH_VF_MASK_EN 29 29
	VGAFB_ZERO_BE_WR_EN 30 30
	VGAFB_ZERO_BE_RD_EN 31 31
regBIF_BX0_BX_RESET_CNTL 0 0x8e10 1 0 5
	LINK_TRAIN_EN 0 0
regBIF_BX0_BX_RESET_EN 0 0x8e0d 1 0 5
	RESET_ON_VFENABLE_LOW_EN 16 16
regBIF_BX0_CLKREQB_PAD_CNTL 0 0x8e18 13 0 5
	CLKREQB_PAD_A 0 0
	CLKREQB_PAD_SEL 1 1
	CLKREQB_PAD_MODE 2 2
	CLKREQB_PAD_SPARE 3 4
	CLKREQB_PAD_SN0 5 5
	CLKREQB_PAD_SN1 6 6
	CLKREQB_PAD_SN2 7 7
	CLKREQB_PAD_SN3 8 8
	CLKREQB_PAD_SLEWN 9 9
	CLKREQB_PAD_WAKE 10 10
	CLKREQB_PAD_SCHMEN 11 11
	CLKREQB_PAD_CNTL_EN 12 12
	CLKREQB_PAD_Y 13 13
regBIF_BX0_GFX_MMIOREG_CAM_ADDR0 0 0x8080 1 0 5
	CAM_ADDR0 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR1 0 0x8082 1 0 5
	CAM_ADDR1 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR2 0 0x8084 1 0 5
	CAM_ADDR2 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR3 0 0x8086 1 0 5
	CAM_ADDR3 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR4 0 0x8088 1 0 5
	CAM_ADDR4 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR5 0 0x808a 1 0 5
	CAM_ADDR5 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR6 0 0x808c 1 0 5
	CAM_ADDR6 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR7 0 0x808e 1 0 5
	CAM_ADDR7 0 19
regBIF_BX0_GFX_MMIOREG_CAM_CNTL 0 0x8090 1 0 5
	CAM_ENABLE 0 7
regBIF_BX0_GFX_MMIOREG_CAM_ONE_CPL 0 0x8092 1 0 5
	CAM_ONE_CPL 0 31
regBIF_BX0_GFX_MMIOREG_CAM_PROGRAMMABLE_CPL 0 0x8093 1 0 5
	CAM_PROGRAMMABLE_CPL 0 31
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR0 0 0x8081 1 0 5
	CAM_REMAP_ADDR0 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR1 0 0x8083 1 0 5
	CAM_REMAP_ADDR1 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR2 0 0x8085 1 0 5
	CAM_REMAP_ADDR2 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR3 0 0x8087 1 0 5
	CAM_REMAP_ADDR3 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR4 0 0x8089 1 0 5
	CAM_REMAP_ADDR4 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR5 0 0x808b 1 0 5
	CAM_REMAP_ADDR5 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR6 0 0x808d 1 0 5
	CAM_REMAP_ADDR6 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR7 0 0x808f 1 0 5
	CAM_REMAP_ADDR7 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ZERO_CPL 0 0x8091 1 0 5
	CAM_ZERO_CPL 0 31
regBIF_BX0_GFX_RST_CNTL 0 0x8e4a 1 0 5
	GFX_RST_FINISH_INDICATION 0 0
regBIF_BX0_HDP_ATOMIC_CONTROL_MISC 0 0x8e1c 1 0 5
	HDP_NP_ATOMIC_OSTD_LIMIT 0 7
regBIF_BX0_INTERRUPT_CNTL 0 0x8e11 9 0 5
	IH_DUMMY_RD_OVERRIDE 0 0
	IH_DUMMY_RD_EN 1 1
	IH_REQ_NONSNOOP_EN 3 3
	IH_INTR_DLY_CNTR 4 7
	GEN_IH_INT_EN 8 8
	BIF_RB_REQ_NONSNOOP_EN 15 15
	DUMMYRD_BYPASS_IN_MSI_EN 16 16
	ALWAYS_SEND_INTPKT_AFTER_DUMMYRD_DIS 17 17
	BIF_RB_REQ_RELAX_ORDER_EN 18 18
regBIF_BX0_INTERRUPT_CNTL2 0 0x8e12 1 0 5
	IH_DUMMY_RD_ADDR 0 31
regBIF_BX0_MAILBOX_INDEX 0 0x8e55 1 0 5
	MAILBOX_INDEX 0 4
regBIF_BX0_MEM_TYPE_CNTL 0 0x8e31 1 0 5
	BF_MEM_PHY_G5_G3 0 0
regBIF_BX0_MM_CFGREGS_CNTL 0 0x8e0e 3 0 5
	MM_CFG_FUNC_SEL 0 2
	MM_CFG_DEV_SEL 6 7
	MM_WR_TO_CFG_EN 31 31
regBIF_BX0_NBIF_GFX_ADDR_LUT_0 0 0x8e34 1 0 5
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_1 0 0x8e35 1 0 5
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_10 0 0x8e3e 1 0 5
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_11 0 0x8e3f 1 0 5
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_12 0 0x8e40 1 0 5
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_13 0 0x8e41 1 0 5
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_14 0 0x8e42 1 0 5
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_15 0 0x8e43 1 0 5
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_2 0 0x8e36 1 0 5
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_3 0 0x8e37 1 0 5
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_4 0 0x8e38 1 0 5
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_5 0 0x8e39 1 0 5
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_6 0 0x8e3a 1 0 5
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_7 0 0x8e3b 1 0 5
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_8 0 0x8e3c 1 0 5
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_9 0 0x8e3d 1 0 5
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_CNTL 0 0x8e33 3 0 5
	LUT_ENABLE 0 0
	MSI_ADDR_MODE 1 1
	LUT_BC_MODE 8 8
regBIF_BX0_PCIE_DATA 0 0x800d 1 0 5
	PCIE_DATA 0 31
regBIF_BX0_PCIE_DATA2 0 0x800f 1 0 0
	PCIE_DATA2 0 31
regBIF_BX0_PCIE_INDEX 0 0x800c 1 0 5
	PCIE_INDEX 0 31
regBIF_BX0_PCIE_INDEX2 0 0x800e 1 0 0
	PCIE_INDEX2 0 31
regBIF_BX0_REMAP_HDP_MEM_FLUSH_CNTL 0 0x8e4d 1 0 5
	ADDRESS 2 18
regBIF_BX0_REMAP_HDP_REG_FLUSH_CNTL 0 0x8e4e 1 0 5
	ADDRESS 2 18
regBIF_BX0_SBIOS_SCRATCH_0 0 0x8048 1 0 5
	SBIOS_SCRATCH_DW 0 31
regBIF_BX0_SBIOS_SCRATCH_1 0 0x8049 1 0 5
	SBIOS_SCRATCH_DW 0 31
regBIF_BX0_SBIOS_SCRATCH_2 0 0x804a 1 0 5
	SBIOS_SCRATCH_DW 0 31
regBIF_BX0_SBIOS_SCRATCH_3 0 0x804b 1 0 5
	SBIOS_SCRATCH_DW 0 31
regBIF_BX1_BACO_CNTL 0 0x10b 9 0 2
	BACO_EN 0 0
	BACO_BIF_LCLK_SWITCH 1 1
	BACO_DUMMY_EN 2 2
	BACO_POWER_OFF 3 3
	BACO_DSTATE_BYPASS 5 5
	BACO_RST_INTR_MASK 6 6
	BACO_MODE 8 8
	RCU_BIF_CONFIG_DONE 9 9
	BACO_AUTO_EXIT 31 31
regBIF_BX1_BIF_BACO_EXIT_TIME0 0 0x10c 1 0 2
	BACO_EXIT_PXEN_CLR_TIMER 0 19
regBIF_BX1_BIF_BACO_EXIT_TIMER1 0 0x10d 7 0 2
	BACO_EXIT_SIDEBAND_TIMER 0 19
	BACO_HW_AUTO_FLUSH_EN 24 24
	BACO_HW_EXIT_DIS 26 26
	PX_EN_OE_IN_PX_EN_HIGH 27 27
	PX_EN_OE_IN_PX_EN_LOW 28 28
	BACO_MODE_SEL 29 30
	AUTO_BACO_EXIT_CLR_BY_HW_DIS 31 31
regBIF_BX1_BIF_BACO_EXIT_TIMER2 0 0x10e 1 0 2
	BACO_EXIT_LCLK_BAK_TIMER 0 19
regBIF_BX1_BIF_BACO_EXIT_TIMER3 0 0x10f 1 0 2
	BACO_EXIT_DUMMY_EN_CLR_TIMER 0 19
regBIF_BX1_BIF_BACO_EXIT_TIMER4 0 0x110 1 0 2
	BACO_EXIT_BACO_EN_CLR_TIMER 0 19
regBIF_BX1_BIF_CLKREQB_PAD_CNTL 0 0x14b 1 0 2
	CLKREQB_PAD_CNTL 0 23
regBIF_BX1_BIF_DOORBELL_CNTL 0 0xfd 9 0 2
	SELF_RING_DIS 0 0
	TRANS_CHECK_DIS 1 1
	UNTRANS_LBACK_EN 2 2
	NON_CONSECUTIVE_BE_ZERO_DIS 3 3
	DOORBELL_MONITOR_EN 4 4
	DB_MNTR_INTGEN_DIS 24 24
	DB_MNTR_INTGEN_MODE_0 25 25
	DB_MNTR_INTGEN_MODE_1 26 26
	DB_MNTR_INTGEN_MODE_2 27 27
regBIF_BX1_BIF_DOORBELL_INT_CNTL 0 0xfe 13 0 2
	DOORBELL_INTERRUPT_STATUS 0 0
	RAS_CNTLR_INTERRUPT_STATUS 1 1
	RAS_ATHUB_ERR_EVENT_INTERRUPT_STATUS 2 2
	DOORBELL_INTERRUPT_CLEAR 16 16
	RAS_CNTLR_INTERRUPT_CLEAR 17 17
	RAS_ATHUB_ERR_EVENT_INTERRUPT_CLEAR 18 18
	DOORBELL_INTERRUPT_DISABLE 24 24
	RAS_CNTLR_INTERRUPT_DISABLE 25 25
	RAS_ATHUB_ERR_EVENT_INTERRUPT_DISABLE 26 26
	SET_DB_INTR_STATUS_WHEN_RB_ENABLE 28 28
	SET_IOH_RAS_INTR_STATUS_WHEN_RB_ENABLE 29 29
	SET_ATH_RAS_INTR_STATUS_WHEN_RB_ENABLE 30 30
	TIMEOUT_ERR_EVENT_INTERRUPT_ENABLE 31 31
regBIF_BX1_BIF_FB_EN 0 0x100 2 0 2
	FB_READ_EN 0 0
	FB_WRITE_EN 1 1
regBIF_BX1_BIF_FEATURES_CONTROL_MISC 0 0xfb 10 0 2
	MST_BIF_REQ_EP_DIS 0 0
	SLV_BIF_CPL_EP_DIS 1 1
	BIF_SLV_REQ_EP_DIS 2 2
	BIF_MST_CPL_EP_DIS 3 3
	BIF_RB_MSI_VEC_NOT_ENABLED_MODE 11 11
	BIF_RB_SET_OVERFLOW_EN 12 12
	ATOMIC_ERR_INT_DIS 13 13
	BME_HDL_NONVIR_EN 15 15
	HDP_NP_OSTD_LIMIT 16 23
	DOORBELL_SELFRING_GPA_APER_CHK_48BIT_ADDR 24 24
regBIF_BX1_BIF_GFX_SDMA_GPUIOV_CFG_SIZE 0 0x145 1 0 2
	GFX_SDMA_GPUIOV_CFG_SIZE 0 3
regBIF_BX1_BIF_INTR_CNTL 0 0x101 1 0 2
	RAS_INTR_VEC_SEL 0 0
regBIF_BX1_BIF_MM_INDACCESS_CNTL 0 0xe6 1 0 2
	MM_INDACCESS_DIS 1 1
regBIF_BX1_BIF_MST_TRANS_PENDING_VF 0 0x109 1 0 2
	BIF_MST_TRANS_PENDING 0 30
regBIF_BX1_BIF_PERSTB_PAD_CNTL 0 0x148 1 0 2
	PERSTB_PAD_CNTL 0 15
regBIF_BX1_BIF_PWRBRK_PAD_CNTL 0 0x14c 1 0 2
	PWRBRK_PAD_CNTL 0 7
regBIF_BX1_BIF_PX_EN_PAD_CNTL 0 0x149 1 0 2
	PX_EN_PAD_CNTL 0 7
regBIF_BX1_BIF_RB_BASE 0 0x130 1 0 2
	ADDR 0 31
regBIF_BX1_BIF_RB_CNTL 0 0x12f 9 0 2
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_WRITEBACK_ENABLE 8 8
	WPTR_WRITEBACK_TIMER 9 13
	BIF_RB_TRAN 17 17
	RB_INTR_FIX_PRIORITY 26 28
	RB_INTR_ARB_MODE 29 29
	RB_RST_BY_FLR_DISABLE 30 30
	WPTR_OVERFLOW_CLEAR 31 31
regBIF_BX1_BIF_RB_RPTR 0 0x131 1 0 2
	OFFSET 2 17
regBIF_BX1_BIF_RB_WPTR 0 0x132 2 0 2
	BIF_RB_OVERFLOW 0 0
	OFFSET 2 17
regBIF_BX1_BIF_RB_WPTR_ADDR_HI 0 0x133 1 0 2
	ADDR 0 7
regBIF_BX1_BIF_RB_WPTR_ADDR_LO 0 0x134 1 0 2
	ADDR 2 31
regBIF_BX1_BIF_REFPADKIN_PAD_CNTL 0 0x14a 1 0 2
	REFPADKIN_PAD_CNTL 0 7
regBIF_BX1_BIF_RLC_INTR_CNTL 0 0x4c 4 0 1
	RLC_CMD_COMPLETE 0 0
	RLC_HANG_SELF_RECOVERED 1 1
	RLC_HANG_NEED_FLR 2 2
	RLC_VM_BUSY_TRANSITION 3 3
regBIF_BX1_BIF_SCRATCH0 0 0xe8 1 0 2
	BIF_SCRATCH0 0 31
regBIF_BX1_BIF_SCRATCH1 0 0xe9 1 0 2
	BIF_SCRATCH1 0 31
regBIF_BX1_BIF_SLV_TRANS_PENDING_VF 0 0x10a 1 0 2
	BIF_SLV_TRANS_PENDING 0 30
regBIF_BX1_BIF_UVD_INTR_CNTL 0 0x4e 5 0 1
	UVD_CMD_COMPLETE 0 0
	UVD_HANG_SELF_RECOVERED 1 1
	UVD_HANG_NEED_FLR 2 2
	UVD_VM_BUSY_TRANSITION 3 3
	UVD_INST_SEL 28 31
regBIF_BX1_BIF_VCE_INTR_CNTL 0 0x4d 4 0 1
	VCE_CMD_COMPLETE 0 0
	VCE_HANG_SELF_RECOVERED 1 1
	VCE_HANG_NEED_FLR 2 2
	VCE_VM_BUSY_TRANSITION 3 3
regBIF_BX1_BIOS_SCRATCH_0 0 0x38 1 0 1
	BIOS_SCRATCH_0 0 31
regBIF_BX1_BIOS_SCRATCH_1 0 0x39 1 0 1
	BIOS_SCRATCH_1 0 31
regBIF_BX1_BIOS_SCRATCH_10 0 0x42 1 0 1
	BIOS_SCRATCH_10 0 31
regBIF_BX1_BIOS_SCRATCH_11 0 0x43 1 0 1
	BIOS_SCRATCH_11 0 31
regBIF_BX1_BIOS_SCRATCH_12 0 0x44 1 0 1
	BIOS_SCRATCH_12 0 31
regBIF_BX1_BIOS_SCRATCH_13 0 0x45 1 0 1
	BIOS_SCRATCH_13 0 31
regBIF_BX1_BIOS_SCRATCH_14 0 0x46 1 0 1
	BIOS_SCRATCH_14 0 31
regBIF_BX1_BIOS_SCRATCH_15 0 0x47 1 0 1
	BIOS_SCRATCH_15 0 31
regBIF_BX1_BIOS_SCRATCH_2 0 0x3a 1 0 1
	BIOS_SCRATCH_2 0 31
regBIF_BX1_BIOS_SCRATCH_3 0 0x3b 1 0 1
	BIOS_SCRATCH_3 0 31
regBIF_BX1_BIOS_SCRATCH_4 0 0x3c 1 0 1
	BIOS_SCRATCH_4 0 31
regBIF_BX1_BIOS_SCRATCH_5 0 0x3d 1 0 1
	BIOS_SCRATCH_5 0 31
regBIF_BX1_BIOS_SCRATCH_6 0 0x3e 1 0 1
	BIOS_SCRATCH_6 0 31
regBIF_BX1_BIOS_SCRATCH_7 0 0x3f 1 0 1
	BIOS_SCRATCH_7 0 31
regBIF_BX1_BIOS_SCRATCH_8 0 0x40 1 0 1
	BIOS_SCRATCH_8 0 31
regBIF_BX1_BIOS_SCRATCH_9 0 0x41 1 0 1
	BIOS_SCRATCH_9 0 31
regBIF_BX1_BUS_CNTL 0 0xe7 15 0 2
	VGA_REG_COHERENCY_DIS 6 6
	VGA_MEM_COHERENCY_DIS 7 7
	SET_AZ_TC 10 12
	SET_MC_TC 13 15
	ZERO_BE_WR_EN 16 16
	ZERO_BE_RD_EN 17 17
	RD_STALL_IO_WR 18 18
	HDP_FB_FLUSH_STALL_DOORBELL_DIS 24 24
	PRECEEDINGWR_STALL_VGA_FB_FLUSH_DIS 25 25
	PRECEEDINGWR_STALL_VGA_REG_FLUSH_DIS 26 26
	MMDAT_RD_HDP_TRIGGER_HDP_FB_FLUSH_DIS 27 27
	HDP_FB_FLUSH_STALL_MMDAT_RD_HDP_DIS 28 28
	HDP_REG_FLUSH_VF_MASK_EN 29 29
	VGAFB_ZERO_BE_WR_EN 30 30
	VGAFB_ZERO_BE_RD_EN 31 31
regBIF_BX1_BX_RESET_CNTL 0 0xf0 1 0 2
	LINK_TRAIN_EN 0 0
regBIF_BX1_BX_RESET_EN 0 0xed 1 0 2
	RESET_ON_VFENABLE_LOW_EN 16 16
regBIF_BX1_CLKREQB_PAD_CNTL 0 0xf8 13 0 2
	CLKREQB_PAD_A 0 0
	CLKREQB_PAD_SEL 1 1
	CLKREQB_PAD_MODE 2 2
	CLKREQB_PAD_SPARE 3 4
	CLKREQB_PAD_SN0 5 5
	CLKREQB_PAD_SN1 6 6
	CLKREQB_PAD_SN2 7 7
	CLKREQB_PAD_SN3 8 8
	CLKREQB_PAD_SLEWN 9 9
	CLKREQB_PAD_WAKE 10 10
	CLKREQB_PAD_SCHMEN 11 11
	CLKREQB_PAD_CNTL_EN 12 12
	CLKREQB_PAD_Y 13 13
regBIF_BX1_GFX_MMIOREG_CAM_ADDR0 0 0x6c 1 0 1
	CAM_ADDR0 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR1 0 0x6e 1 0 1
	CAM_ADDR1 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR2 0 0x70 1 0 1
	CAM_ADDR2 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR3 0 0x72 1 0 1
	CAM_ADDR3 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR4 0 0x74 1 0 1
	CAM_ADDR4 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR5 0 0x76 1 0 1
	CAM_ADDR5 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR6 0 0x78 1 0 1
	CAM_ADDR6 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR7 0 0x7a 1 0 1
	CAM_ADDR7 0 19
regBIF_BX1_GFX_MMIOREG_CAM_CNTL 0 0x7c 1 0 1
	CAM_ENABLE 0 7
regBIF_BX1_GFX_MMIOREG_CAM_ONE_CPL 0 0x7e 1 0 1
	CAM_ONE_CPL 0 31
regBIF_BX1_GFX_MMIOREG_CAM_PROGRAMMABLE_CPL 0 0x7f 1 0 1
	CAM_PROGRAMMABLE_CPL 0 31
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR0 0 0x6d 1 0 1
	CAM_REMAP_ADDR0 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR1 0 0x6f 1 0 1
	CAM_REMAP_ADDR1 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR2 0 0x71 1 0 1
	CAM_REMAP_ADDR2 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR3 0 0x73 1 0 1
	CAM_REMAP_ADDR3 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR4 0 0x75 1 0 1
	CAM_REMAP_ADDR4 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR5 0 0x77 1 0 1
	CAM_REMAP_ADDR5 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR6 0 0x79 1 0 1
	CAM_REMAP_ADDR6 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR7 0 0x7b 1 0 1
	CAM_REMAP_ADDR7 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ZERO_CPL 0 0x7d 1 0 1
	CAM_ZERO_CPL 0 31
regBIF_BX1_GFX_RST_CNTL 0 0x12a 1 0 2
	GFX_RST_FINISH_INDICATION 0 0
regBIF_BX1_HDP_ATOMIC_CONTROL_MISC 0 0xfc 1 0 2
	HDP_NP_ATOMIC_OSTD_LIMIT 0 7
regBIF_BX1_INTERRUPT_CNTL 0 0xf1 9 0 2
	IH_DUMMY_RD_OVERRIDE 0 0
	IH_DUMMY_RD_EN 1 1
	IH_REQ_NONSNOOP_EN 3 3
	IH_INTR_DLY_CNTR 4 7
	GEN_IH_INT_EN 8 8
	BIF_RB_REQ_NONSNOOP_EN 15 15
	DUMMYRD_BYPASS_IN_MSI_EN 16 16
	ALWAYS_SEND_INTPKT_AFTER_DUMMYRD_DIS 17 17
	BIF_RB_REQ_RELAX_ORDER_EN 18 18
regBIF_BX1_INTERRUPT_CNTL2 0 0xf2 1 0 2
	IH_DUMMY_RD_ADDR 0 31
regBIF_BX1_MAILBOX_INDEX 0 0x135 1 0 2
	MAILBOX_INDEX 0 4
regBIF_BX1_MEM_TYPE_CNTL 0 0x111 1 0 2
	BF_MEM_PHY_G5_G3 0 0
regBIF_BX1_MM_CFGREGS_CNTL 0 0xee 3 0 2
	MM_CFG_FUNC_SEL 0 2
	MM_CFG_DEV_SEL 6 7
	MM_WR_TO_CFG_EN 31 31
regBIF_BX1_NBIF_GFX_ADDR_LUT_0 0 0x114 1 0 2
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_1 0 0x115 1 0 2
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_10 0 0x11e 1 0 2
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_11 0 0x11f 1 0 2
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_12 0 0x120 1 0 2
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_13 0 0x121 1 0 2
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_14 0 0x122 1 0 2
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_15 0 0x123 1 0 2
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_2 0 0x116 1 0 2
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_3 0 0x117 1 0 2
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_4 0 0x118 1 0 2
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_5 0 0x119 1 0 2
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_6 0 0x11a 1 0 2
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_7 0 0x11b 1 0 2
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_8 0 0x11c 1 0 2
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_9 0 0x11d 1 0 2
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_CNTL 0 0x113 3 0 2
	LUT_ENABLE 0 0
	MSI_ADDR_MODE 1 1
	LUT_BC_MODE 8 8
regBIF_BX1_PCIE_DATA 0 0xd 1 0 0
	PCIE_DATA 0 31
regBIF_BX1_PCIE_DATA2 0 0xf 1 0 0
	PCIE_DATA2 0 31
regBIF_BX1_PCIE_INDEX 0 0xc 1 0 0
	PCIE_INDEX 0 31
regBIF_BX1_PCIE_INDEX2 0 0xe 1 0 0
	PCIE_INDEX2 0 31
regBIF_BX1_REMAP_HDP_MEM_FLUSH_CNTL 0 0x12d 1 0 2
	ADDRESS 2 18
regBIF_BX1_REMAP_HDP_REG_FLUSH_CNTL 0 0x12e 1 0 2
	ADDRESS 2 18
regBIF_BX1_SBIOS_SCRATCH_0 0 0x34 1 0 1
	SBIOS_SCRATCH_DW 0 31
regBIF_BX1_SBIOS_SCRATCH_1 0 0x35 1 0 1
	SBIOS_SCRATCH_DW 0 31
regBIF_BX1_SBIOS_SCRATCH_2 0 0x36 1 0 1
	SBIOS_SCRATCH_DW 0 31
regBIF_BX1_SBIOS_SCRATCH_3 0 0x37 1 0 1
	SBIOS_SCRATCH_DW 0 31
regBIF_BX2_BACO_CNTL 0 0x2ffc0e2b 9 0 5
	BACO_EN 0 0
	BACO_BIF_LCLK_SWITCH 1 1
	BACO_DUMMY_EN 2 2
	BACO_POWER_OFF 3 3
	BACO_DSTATE_BYPASS 5 5
	BACO_RST_INTR_MASK 6 6
	BACO_MODE 8 8
	RCU_BIF_CONFIG_DONE 9 9
	BACO_AUTO_EXIT 31 31
regBIF_BX2_BIF_BACO_EXIT_TIME0 0 0x2ffc0e2c 1 0 5
	BACO_EXIT_PXEN_CLR_TIMER 0 19
regBIF_BX2_BIF_BACO_EXIT_TIMER1 0 0x2ffc0e2d 7 0 5
	BACO_EXIT_SIDEBAND_TIMER 0 19
	BACO_HW_AUTO_FLUSH_EN 24 24
	BACO_HW_EXIT_DIS 26 26
	PX_EN_OE_IN_PX_EN_HIGH 27 27
	PX_EN_OE_IN_PX_EN_LOW 28 28
	BACO_MODE_SEL 29 30
	AUTO_BACO_EXIT_CLR_BY_HW_DIS 31 31
regBIF_BX2_BIF_BACO_EXIT_TIMER2 0 0x2ffc0e2e 1 0 5
	BACO_EXIT_LCLK_BAK_TIMER 0 19
regBIF_BX2_BIF_BACO_EXIT_TIMER3 0 0x2ffc0e2f 1 0 5
	BACO_EXIT_DUMMY_EN_CLR_TIMER 0 19
regBIF_BX2_BIF_BACO_EXIT_TIMER4 0 0x2ffc0e30 1 0 5
	BACO_EXIT_BACO_EN_CLR_TIMER 0 19
regBIF_BX2_BIF_CLKREQB_PAD_CNTL 0 0x2ffc0e6b 1 0 5
	CLKREQB_PAD_CNTL 0 23
regBIF_BX2_BIF_DOORBELL_CNTL 0 0x2ffc0e1d 9 0 5
	SELF_RING_DIS 0 0
	TRANS_CHECK_DIS 1 1
	UNTRANS_LBACK_EN 2 2
	NON_CONSECUTIVE_BE_ZERO_DIS 3 3
	DOORBELL_MONITOR_EN 4 4
	DB_MNTR_INTGEN_DIS 24 24
	DB_MNTR_INTGEN_MODE_0 25 25
	DB_MNTR_INTGEN_MODE_1 26 26
	DB_MNTR_INTGEN_MODE_2 27 27
regBIF_BX2_BIF_DOORBELL_INT_CNTL 0 0x2ffc0e1e 13 0 5
	DOORBELL_INTERRUPT_STATUS 0 0
	RAS_CNTLR_INTERRUPT_STATUS 1 1
	RAS_ATHUB_ERR_EVENT_INTERRUPT_STATUS 2 2
	DOORBELL_INTERRUPT_CLEAR 16 16
	RAS_CNTLR_INTERRUPT_CLEAR 17 17
	RAS_ATHUB_ERR_EVENT_INTERRUPT_CLEAR 18 18
	DOORBELL_INTERRUPT_DISABLE 24 24
	RAS_CNTLR_INTERRUPT_DISABLE 25 25
	RAS_ATHUB_ERR_EVENT_INTERRUPT_DISABLE 26 26
	SET_DB_INTR_STATUS_WHEN_RB_ENABLE 28 28
	SET_IOH_RAS_INTR_STATUS_WHEN_RB_ENABLE 29 29
	SET_ATH_RAS_INTR_STATUS_WHEN_RB_ENABLE 30 30
	TIMEOUT_ERR_EVENT_INTERRUPT_ENABLE 31 31
regBIF_BX2_BIF_FB_EN 0 0x2ffc0e20 2 0 5
	FB_READ_EN 0 0
	FB_WRITE_EN 1 1
regBIF_BX2_BIF_FEATURES_CONTROL_MISC 0 0x2ffc0e1b 10 0 5
	MST_BIF_REQ_EP_DIS 0 0
	SLV_BIF_CPL_EP_DIS 1 1
	BIF_SLV_REQ_EP_DIS 2 2
	BIF_MST_CPL_EP_DIS 3 3
	BIF_RB_MSI_VEC_NOT_ENABLED_MODE 11 11
	BIF_RB_SET_OVERFLOW_EN 12 12
	ATOMIC_ERR_INT_DIS 13 13
	BME_HDL_NONVIR_EN 15 15
	HDP_NP_OSTD_LIMIT 16 23
	DOORBELL_SELFRING_GPA_APER_CHK_48BIT_ADDR 24 24
regBIF_BX2_BIF_GFX_SDMA_GPUIOV_CFG_SIZE 0 0x2ffc0e65 1 0 5
	GFX_SDMA_GPUIOV_CFG_SIZE 0 3
regBIF_BX2_BIF_INTR_CNTL 0 0x2ffc0e21 1 0 5
	RAS_INTR_VEC_SEL 0 0
regBIF_BX2_BIF_MM_INDACCESS_CNTL 0 0x2ffc0e06 1 0 5
	MM_INDACCESS_DIS 1 1
regBIF_BX2_BIF_MST_TRANS_PENDING_VF 0 0x2ffc0e29 1 0 5
	BIF_MST_TRANS_PENDING 0 30
regBIF_BX2_BIF_PERSTB_PAD_CNTL 0 0x2ffc0e68 1 0 5
	PERSTB_PAD_CNTL 0 15
regBIF_BX2_BIF_PWRBRK_PAD_CNTL 0 0x2ffc0e6c 1 0 5
	PWRBRK_PAD_CNTL 0 7
regBIF_BX2_BIF_PX_EN_PAD_CNTL 0 0x2ffc0e69 1 0 5
	PX_EN_PAD_CNTL 0 7
regBIF_BX2_BIF_RB_BASE 0 0x2ffc0e50 1 0 5
	ADDR 0 31
regBIF_BX2_BIF_RB_CNTL 0 0x2ffc0e4f 9 0 5
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_WRITEBACK_ENABLE 8 8
	WPTR_WRITEBACK_TIMER 9 13
	BIF_RB_TRAN 17 17
	RB_INTR_FIX_PRIORITY 26 28
	RB_INTR_ARB_MODE 29 29
	RB_RST_BY_FLR_DISABLE 30 30
	WPTR_OVERFLOW_CLEAR 31 31
regBIF_BX2_BIF_RB_RPTR 0 0x2ffc0e51 1 0 5
	OFFSET 2 17
regBIF_BX2_BIF_RB_WPTR 0 0x2ffc0e52 2 0 5
	BIF_RB_OVERFLOW 0 0
	OFFSET 2 17
regBIF_BX2_BIF_RB_WPTR_ADDR_HI 0 0x2ffc0e53 1 0 5
	ADDR 0 7
regBIF_BX2_BIF_RB_WPTR_ADDR_LO 0 0x2ffc0e54 1 0 5
	ADDR 2 31
regBIF_BX2_BIF_REFPADKIN_PAD_CNTL 0 0x2ffc0e6a 1 0 5
	REFPADKIN_PAD_CNTL 0 7
regBIF_BX2_BIF_RLC_INTR_CNTL 0 0x2ffc0060 4 0 5
	RLC_CMD_COMPLETE 0 0
	RLC_HANG_SELF_RECOVERED 1 1
	RLC_HANG_NEED_FLR 2 2
	RLC_VM_BUSY_TRANSITION 3 3
regBIF_BX2_BIF_SCRATCH0 0 0x2ffc0e08 1 0 5
	BIF_SCRATCH0 0 31
regBIF_BX2_BIF_SCRATCH1 0 0x2ffc0e09 1 0 5
	BIF_SCRATCH1 0 31
regBIF_BX2_BIF_SLV_TRANS_PENDING_VF 0 0x2ffc0e2a 1 0 5
	BIF_SLV_TRANS_PENDING 0 30
regBIF_BX2_BIF_UVD_INTR_CNTL 0 0x2ffc0062 5 0 5
	UVD_CMD_COMPLETE 0 0
	UVD_HANG_SELF_RECOVERED 1 1
	UVD_HANG_NEED_FLR 2 2
	UVD_VM_BUSY_TRANSITION 3 3
	UVD_INST_SEL 28 31
regBIF_BX2_BIF_VCE_INTR_CNTL 0 0x2ffc0061 4 0 5
	VCE_CMD_COMPLETE 0 0
	VCE_HANG_SELF_RECOVERED 1 1
	VCE_HANG_NEED_FLR 2 2
	VCE_VM_BUSY_TRANSITION 3 3
regBIF_BX2_BIOS_SCRATCH_0 0 0x2ffc004c 1 0 5
	BIOS_SCRATCH_0 0 31
regBIF_BX2_BIOS_SCRATCH_1 0 0x2ffc004d 1 0 5
	BIOS_SCRATCH_1 0 31
regBIF_BX2_BIOS_SCRATCH_10 0 0x2ffc0056 1 0 5
	BIOS_SCRATCH_10 0 31
regBIF_BX2_BIOS_SCRATCH_11 0 0x2ffc0057 1 0 5
	BIOS_SCRATCH_11 0 31
regBIF_BX2_BIOS_SCRATCH_12 0 0x2ffc0058 1 0 5
	BIOS_SCRATCH_12 0 31
regBIF_BX2_BIOS_SCRATCH_13 0 0x2ffc0059 1 0 5
	BIOS_SCRATCH_13 0 31
regBIF_BX2_BIOS_SCRATCH_14 0 0x2ffc005a 1 0 5
	BIOS_SCRATCH_14 0 31
regBIF_BX2_BIOS_SCRATCH_15 0 0x2ffc005b 1 0 5
	BIOS_SCRATCH_15 0 31
regBIF_BX2_BIOS_SCRATCH_2 0 0x2ffc004e 1 0 5
	BIOS_SCRATCH_2 0 31
regBIF_BX2_BIOS_SCRATCH_3 0 0x2ffc004f 1 0 5
	BIOS_SCRATCH_3 0 31
regBIF_BX2_BIOS_SCRATCH_4 0 0x2ffc0050 1 0 5
	BIOS_SCRATCH_4 0 31
regBIF_BX2_BIOS_SCRATCH_5 0 0x2ffc0051 1 0 5
	BIOS_SCRATCH_5 0 31
regBIF_BX2_BIOS_SCRATCH_6 0 0x2ffc0052 1 0 5
	BIOS_SCRATCH_6 0 31
regBIF_BX2_BIOS_SCRATCH_7 0 0x2ffc0053 1 0 5
	BIOS_SCRATCH_7 0 31
regBIF_BX2_BIOS_SCRATCH_8 0 0x2ffc0054 1 0 5
	BIOS_SCRATCH_8 0 31
regBIF_BX2_BIOS_SCRATCH_9 0 0x2ffc0055 1 0 5
	BIOS_SCRATCH_9 0 31
regBIF_BX2_BUS_CNTL 0 0x2ffc0e07 15 0 5
	VGA_REG_COHERENCY_DIS 6 6
	VGA_MEM_COHERENCY_DIS 7 7
	SET_AZ_TC 10 12
	SET_MC_TC 13 15
	ZERO_BE_WR_EN 16 16
	ZERO_BE_RD_EN 17 17
	RD_STALL_IO_WR 18 18
	HDP_FB_FLUSH_STALL_DOORBELL_DIS 24 24
	PRECEEDINGWR_STALL_VGA_FB_FLUSH_DIS 25 25
	PRECEEDINGWR_STALL_VGA_REG_FLUSH_DIS 26 26
	MMDAT_RD_HDP_TRIGGER_HDP_FB_FLUSH_DIS 27 27
	HDP_FB_FLUSH_STALL_MMDAT_RD_HDP_DIS 28 28
	HDP_REG_FLUSH_VF_MASK_EN 29 29
	VGAFB_ZERO_BE_WR_EN 30 30
	VGAFB_ZERO_BE_RD_EN 31 31
regBIF_BX2_BX_RESET_CNTL 0 0x2ffc0e10 1 0 5
	LINK_TRAIN_EN 0 0
regBIF_BX2_BX_RESET_EN 0 0x2ffc0e0d 1 0 5
	RESET_ON_VFENABLE_LOW_EN 16 16
regBIF_BX2_CLKREQB_PAD_CNTL 0 0x2ffc0e18 13 0 5
	CLKREQB_PAD_A 0 0
	CLKREQB_PAD_SEL 1 1
	CLKREQB_PAD_MODE 2 2
	CLKREQB_PAD_SPARE 3 4
	CLKREQB_PAD_SN0 5 5
	CLKREQB_PAD_SN1 6 6
	CLKREQB_PAD_SN2 7 7
	CLKREQB_PAD_SN3 8 8
	CLKREQB_PAD_SLEWN 9 9
	CLKREQB_PAD_WAKE 10 10
	CLKREQB_PAD_SCHMEN 11 11
	CLKREQB_PAD_CNTL_EN 12 12
	CLKREQB_PAD_Y 13 13
regBIF_BX2_GFX_MMIOREG_CAM_ADDR0 0 0x2ffc0080 1 0 5
	CAM_ADDR0 0 19
regBIF_BX2_GFX_MMIOREG_CAM_ADDR1 0 0x2ffc0082 1 0 5
	CAM_ADDR1 0 19
regBIF_BX2_GFX_MMIOREG_CAM_ADDR2 0 0x2ffc0084 1 0 5
	CAM_ADDR2 0 19
regBIF_BX2_GFX_MMIOREG_CAM_ADDR3 0 0x2ffc0086 1 0 5
	CAM_ADDR3 0 19
regBIF_BX2_GFX_MMIOREG_CAM_ADDR4 0 0x2ffc0088 1 0 5
	CAM_ADDR4 0 19
regBIF_BX2_GFX_MMIOREG_CAM_ADDR5 0 0x2ffc008a 1 0 5
	CAM_ADDR5 0 19
regBIF_BX2_GFX_MMIOREG_CAM_ADDR6 0 0x2ffc008c 1 0 5
	CAM_ADDR6 0 19
regBIF_BX2_GFX_MMIOREG_CAM_ADDR7 0 0x2ffc008e 1 0 5
	CAM_ADDR7 0 19
regBIF_BX2_GFX_MMIOREG_CAM_CNTL 0 0x2ffc0090 1 0 5
	CAM_ENABLE 0 7
regBIF_BX2_GFX_MMIOREG_CAM_ONE_CPL 0 0x2ffc0092 1 0 5
	CAM_ONE_CPL 0 31
regBIF_BX2_GFX_MMIOREG_CAM_PROGRAMMABLE_CPL 0 0x2ffc0093 1 0 5
	CAM_PROGRAMMABLE_CPL 0 31
regBIF_BX2_GFX_MMIOREG_CAM_REMAP_ADDR0 0 0x2ffc0081 1 0 5
	CAM_REMAP_ADDR0 0 19
regBIF_BX2_GFX_MMIOREG_CAM_REMAP_ADDR1 0 0x2ffc0083 1 0 5
	CAM_REMAP_ADDR1 0 19
regBIF_BX2_GFX_MMIOREG_CAM_REMAP_ADDR2 0 0x2ffc0085 1 0 5
	CAM_REMAP_ADDR2 0 19
regBIF_BX2_GFX_MMIOREG_CAM_REMAP_ADDR3 0 0x2ffc0087 1 0 5
	CAM_REMAP_ADDR3 0 19
regBIF_BX2_GFX_MMIOREG_CAM_REMAP_ADDR4 0 0x2ffc0089 1 0 5
	CAM_REMAP_ADDR4 0 19
regBIF_BX2_GFX_MMIOREG_CAM_REMAP_ADDR5 0 0x2ffc008b 1 0 5
	CAM_REMAP_ADDR5 0 19
regBIF_BX2_GFX_MMIOREG_CAM_REMAP_ADDR6 0 0x2ffc008d 1 0 5
	CAM_REMAP_ADDR6 0 19
regBIF_BX2_GFX_MMIOREG_CAM_REMAP_ADDR7 0 0x2ffc008f 1 0 5
	CAM_REMAP_ADDR7 0 19
regBIF_BX2_GFX_MMIOREG_CAM_ZERO_CPL 0 0x2ffc0091 1 0 5
	CAM_ZERO_CPL 0 31
regBIF_BX2_GFX_RST_CNTL 0 0x2ffc0e4a 1 0 5
	GFX_RST_FINISH_INDICATION 0 0
regBIF_BX2_HDP_ATOMIC_CONTROL_MISC 0 0x2ffc0e1c 1 0 5
	HDP_NP_ATOMIC_OSTD_LIMIT 0 7
regBIF_BX2_INTERRUPT_CNTL 0 0x2ffc0e11 9 0 5
	IH_DUMMY_RD_OVERRIDE 0 0
	IH_DUMMY_RD_EN 1 1
	IH_REQ_NONSNOOP_EN 3 3
	IH_INTR_DLY_CNTR 4 7
	GEN_IH_INT_EN 8 8
	BIF_RB_REQ_NONSNOOP_EN 15 15
	DUMMYRD_BYPASS_IN_MSI_EN 16 16
	ALWAYS_SEND_INTPKT_AFTER_DUMMYRD_DIS 17 17
	BIF_RB_REQ_RELAX_ORDER_EN 18 18
regBIF_BX2_INTERRUPT_CNTL2 0 0x2ffc0e12 1 0 5
	IH_DUMMY_RD_ADDR 0 31
regBIF_BX2_MAILBOX_INDEX 0 0x2ffc0e55 1 0 5
	MAILBOX_INDEX 0 4
regBIF_BX2_MEM_TYPE_CNTL 0 0x2ffc0e31 1 0 5
	BF_MEM_PHY_G5_G3 0 0
regBIF_BX2_MM_CFGREGS_CNTL 0 0x2ffc0e0e 3 0 5
	MM_CFG_FUNC_SEL 0 2
	MM_CFG_DEV_SEL 6 7
	MM_WR_TO_CFG_EN 31 31
regBIF_BX2_NBIF_GFX_ADDR_LUT_0 0 0x2ffc0e34 1 0 5
	ADDR 0 23
regBIF_BX2_NBIF_GFX_ADDR_LUT_1 0 0x2ffc0e35 1 0 5
	ADDR 0 23
regBIF_BX2_NBIF_GFX_ADDR_LUT_10 0 0x2ffc0e3e 1 0 5
	ADDR 0 23
regBIF_BX2_NBIF_GFX_ADDR_LUT_11 0 0x2ffc0e3f 1 0 5
	ADDR 0 23
regBIF_BX2_NBIF_GFX_ADDR_LUT_12 0 0x2ffc0e40 1 0 5
	ADDR 0 23
regBIF_BX2_NBIF_GFX_ADDR_LUT_13 0 0x2ffc0e41 1 0 5
	ADDR 0 23
regBIF_BX2_NBIF_GFX_ADDR_LUT_14 0 0x2ffc0e42 1 0 5
	ADDR 0 23
regBIF_BX2_NBIF_GFX_ADDR_LUT_15 0 0x2ffc0e43 1 0 5
	ADDR 0 23
regBIF_BX2_NBIF_GFX_ADDR_LUT_2 0 0x2ffc0e36 1 0 5
	ADDR 0 23
regBIF_BX2_NBIF_GFX_ADDR_LUT_3 0 0x2ffc0e37 1 0 5
	ADDR 0 23
regBIF_BX2_NBIF_GFX_ADDR_LUT_4 0 0x2ffc0e38 1 0 5
	ADDR 0 23
regBIF_BX2_NBIF_GFX_ADDR_LUT_5 0 0x2ffc0e39 1 0 5
	ADDR 0 23
regBIF_BX2_NBIF_GFX_ADDR_LUT_6 0 0x2ffc0e3a 1 0 5
	ADDR 0 23
regBIF_BX2_NBIF_GFX_ADDR_LUT_7 0 0x2ffc0e3b 1 0 5
	ADDR 0 23
regBIF_BX2_NBIF_GFX_ADDR_LUT_8 0 0x2ffc0e3c 1 0 5
	ADDR 0 23
regBIF_BX2_NBIF_GFX_ADDR_LUT_9 0 0x2ffc0e3d 1 0 5
	ADDR 0 23
regBIF_BX2_NBIF_GFX_ADDR_LUT_CNTL 0 0x2ffc0e33 3 0 5
	LUT_ENABLE 0 0
	MSI_ADDR_MODE 1 1
	LUT_BC_MODE 8 8
regBIF_BX2_PCIE_DATA 0 0x2ffc000d 1 0 5
	PCIE_DATA 0 31
regBIF_BX2_PCIE_DATA2 0 0x2ffc000f 1 0 5
	PCIE_DATA2 0 31
regBIF_BX2_PCIE_INDEX 0 0x2ffc000c 1 0 5
	PCIE_INDEX 0 31
regBIF_BX2_PCIE_INDEX2 0 0x2ffc000e 1 0 5
	PCIE_INDEX2 0 31
regBIF_BX2_REMAP_HDP_MEM_FLUSH_CNTL 0 0x2ffc0e4d 1 0 5
	ADDRESS 2 18
regBIF_BX2_REMAP_HDP_REG_FLUSH_CNTL 0 0x2ffc0e4e 1 0 5
	ADDRESS 2 18
regBIF_BX2_SBIOS_SCRATCH_0 0 0x2ffc0048 1 0 5
	SBIOS_SCRATCH_DW 0 31
regBIF_BX2_SBIOS_SCRATCH_1 0 0x2ffc0049 1 0 5
	SBIOS_SCRATCH_DW 0 31
regBIF_BX2_SBIOS_SCRATCH_2 0 0x2ffc004a 1 0 5
	SBIOS_SCRATCH_DW 0 31
regBIF_BX2_SBIOS_SCRATCH_3 0 0x2ffc004b 1 0 5
	SBIOS_SCRATCH_DW 0 31
regBIF_BX_PF0_BIF_BME_STATUS 0 0x8e0b 2 0 5
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_PF0_BIF_TRANS_PENDING 0 0x8e28 2 0 5
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_PF0_BIF_VMHV_MAILBOX 0 0x8e60 8 0 5
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0x8e13 1 0 5
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0x8e14 1 0 5
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_CNTL 0 0x8e15 3 0 5
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_PF0_GPU_HDP_FLUSH_DONE 0 0x8e27 32 0 5
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF0_GPU_HDP_FLUSH_ONLY_REQ 0 0x8e24 32 0 5
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF0_GPU_HDP_FLUSH_REQ 0 0x8e26 32 0 5
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF0_GPU_HDP_INVALIDATE_ONLY_REQ 0 0x8e25 32 0 5
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF0_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0x8e17 1 0 5
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_PF0_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0x8e19 1 0 5
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_PF0_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0x8e1a 1 0 5
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_PF0_HDP_REG_COHERENCY_FLUSH_CNTL 0 0x8e16 1 0 5
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_PF0_MAILBOX_CONTROL 0 0x8e5e 4 0 5
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_PF0_MAILBOX_INT_CNTL 0 0x8e5f 2 0 5
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_PF0_MAILBOX_MSGBUF_RCV_DW0 0 0x8e5a 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MAILBOX_MSGBUF_RCV_DW1 0 0x8e5b 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MAILBOX_MSGBUF_RCV_DW2 0 0x8e5c 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MAILBOX_MSGBUF_RCV_DW3 0 0x8e5d 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW0 0 0x8e56 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW1 0 0x8e57 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW2 0 0x8e58 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW3 0 0x8e59 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MM_DATA 0 0x8001 1 0 5
	MM_DATA 0 31
regBIF_BX_PF0_MM_INDEX 0 0x8000 2 0 5
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_PF0_MM_INDEX_HI 0 0x8006 1 0 5
	MM_OFFSET_HI 0 31
regBIF_BX_PF0_NBIF_GFX_ADDR_LUT_BYPASS 0 0x8e32 1 0 5
	LUT_BYPASS 0 0
regBIF_BX_PF0_RSMU_DATA 0 0x8015 1 0 5
	RSMU_DATA 0 31
regBIF_BX_PF0_RSMU_INDEX 0 0x8014 1 0 5
	RSMU_INDEX 0 31
regBIF_BX_PF1_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_PF1_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_PF1_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_PF1_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_PF1_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_PF1_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_PF1_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF1_GPU_HDP_FLUSH_ONLY_REQ 0 0x104 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF1_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF1_GPU_HDP_INVALIDATE_ONLY_REQ 0 0x105 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF1_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_PF1_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_PF1_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_PF1_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_PF1_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_PF1_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_PF1_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_PF1_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_PF1_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_PF1_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_PF1_RSMU_DATA 0 0x1 0 0 1
regBIF_BX_PF1_RSMU_INDEX 0 0x0 0 0 1
regBIF_BX_PF2_BIF_BME_STATUS 0 0x2ffc0e0b 2 0 5
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_PF2_BIF_TRANS_PENDING 0 0x2ffc0e28 2 0 5
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_PF2_BIF_VMHV_MAILBOX 0 0x2ffc0e60 8 0 5
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_PF2_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0x2ffc0e13 1 0 5
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_PF2_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0x2ffc0e14 1 0 5
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_PF2_DOORBELL_SELFRING_GPA_APER_CNTL 0 0x2ffc0e15 3 0 5
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_PF2_GPU_HDP_FLUSH_DONE 0 0x2ffc0e27 32 0 5
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF2_GPU_HDP_FLUSH_ONLY_REQ 0 0x2ffc0e24 32 0 5
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF2_GPU_HDP_FLUSH_REQ 0 0x2ffc0e26 32 0 5
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF2_GPU_HDP_INVALIDATE_ONLY_REQ 0 0x2ffc0e25 32 0 5
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF2_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0x2ffc0e17 1 0 5
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_PF2_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0x2ffc0e19 1 0 5
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_PF2_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0x2ffc0e1a 1 0 5
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_PF2_HDP_REG_COHERENCY_FLUSH_CNTL 0 0x2ffc0e16 1 0 5
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_PF2_MAILBOX_CONTROL 0 0x2ffc0e5e 4 0 5
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_PF2_MAILBOX_INT_CNTL 0 0x2ffc0e5f 2 0 5
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_PF2_MAILBOX_MSGBUF_RCV_DW0 0 0x2ffc0e5a 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF2_MAILBOX_MSGBUF_RCV_DW1 0 0x2ffc0e5b 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF2_MAILBOX_MSGBUF_RCV_DW2 0 0x2ffc0e5c 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF2_MAILBOX_MSGBUF_RCV_DW3 0 0x2ffc0e5d 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF2_MAILBOX_MSGBUF_TRN_DW0 0 0x2ffc0e56 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF2_MAILBOX_MSGBUF_TRN_DW1 0 0x2ffc0e57 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF2_MAILBOX_MSGBUF_TRN_DW2 0 0x2ffc0e58 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF2_MAILBOX_MSGBUF_TRN_DW3 0 0x2ffc0e59 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF2_MM_DATA 0 0x2ffc0001 1 0 5
	MM_DATA 0 31
regBIF_BX_PF2_MM_INDEX 0 0x2ffc0000 2 0 5
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_PF2_MM_INDEX_HI 0 0x2ffc0006 1 0 5
	MM_OFFSET_HI 0 31
regBIF_BX_PF2_NBIF_GFX_ADDR_LUT_BYPASS 0 0x2ffc0e32 1 0 5
	LUT_BYPASS 0 0
regBIF_CFG_DEV0_EPF0_0_ADAPTER_ID 0 0x1000b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF0_0_ADAPTER_ID_W 0 0x10013 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF0_0_BASE_ADDR_1 0 0x10004 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_BASE_ADDR_2 0 0x10005 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_BASE_ADDR_3 0 0x10006 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_BASE_ADDR_4 0 0x10007 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_BASE_ADDR_5 0 0x10008 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_BASE_ADDR_6 0 0x10009 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_BASE_CLASS 0 0x10002 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF0_0_BIST 0 0x10003 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF0_0_CACHE_LINE 0 0x10003 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF0_0_CAP_PTR 0 0x1000d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF0_0_COMMAND 0 0x10001 10 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF0_0_DATA_LINK_FEATURE_CAP 0 0x10101 2 0 5
	LOCAL_DLF_SUPPORTED 0 22
	DLF_EXCHANGE_ENABLE 31 31
regBIF_CFG_DEV0_EPF0_0_DATA_LINK_FEATURE_STATUS 0 0x10102 2 0 5
	REMOTE_DLF_SUPPORTED 0 22
	REMOTE_DLF_SUPPORTED_VALID 31 31
regBIF_CFG_DEV0_EPF0_0_DEVICE_CAP 0 0x1001a 9 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF0_0_DEVICE_CAP2 0 0x10022 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_0_DEVICE_CNTL 0 0x1001b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF0_0_DEVICE_CNTL2 0 0x10023 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF0_0_DEVICE_ID 0 0x10000 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF0_0_DEVICE_STATUS 0 0x1001b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF0_0_DEVICE_STATUS2 0 0x10023 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF0_0_HEADER 0 0x10003 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF0_0_INTERRUPT_LINE 0 0x1000f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF0_0_INTERRUPT_PIN 0 0x1000f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF0_0_LANE_0_EQUALIZATION_CNTL_16GT 0 0x1010c 2 0 5
	LANE_0_DSP_16GT_TX_PRESET 0 3
	LANE_0_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_0_MARGINING_LANE_CNTL 0 0x10116 4 0 5
	LANE_0_RECEIVER_NUMBER 0 2
	LANE_0_MARGIN_TYPE 3 5
	LANE_0_USAGE_MODEL 6 6
	LANE_0_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_0_MARGINING_LANE_STATUS 0 0x10116 4 0 5
	LANE_0_RECEIVER_NUMBER_STATUS 0 2
	LANE_0_MARGIN_TYPE_STATUS 3 5
	LANE_0_USAGE_MODEL_STATUS 6 6
	LANE_0_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_10_EQUALIZATION_CNTL_16GT 0 0x1010e 2 0 5
	LANE_10_DSP_16GT_TX_PRESET 0 3
	LANE_10_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_10_MARGINING_LANE_CNTL 0 0x10120 4 0 5
	LANE_10_RECEIVER_NUMBER 0 2
	LANE_10_MARGIN_TYPE 3 5
	LANE_10_USAGE_MODEL 6 6
	LANE_10_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_10_MARGINING_LANE_STATUS 0 0x10120 4 0 5
	LANE_10_RECEIVER_NUMBER_STATUS 0 2
	LANE_10_MARGIN_TYPE_STATUS 3 5
	LANE_10_USAGE_MODEL_STATUS 6 6
	LANE_10_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_11_EQUALIZATION_CNTL_16GT 0 0x1010e 2 0 5
	LANE_11_DSP_16GT_TX_PRESET 0 3
	LANE_11_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_11_MARGINING_LANE_CNTL 0 0x10121 4 0 5
	LANE_11_RECEIVER_NUMBER 0 2
	LANE_11_MARGIN_TYPE 3 5
	LANE_11_USAGE_MODEL 6 6
	LANE_11_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_11_MARGINING_LANE_STATUS 0 0x10121 4 0 5
	LANE_11_RECEIVER_NUMBER_STATUS 0 2
	LANE_11_MARGIN_TYPE_STATUS 3 5
	LANE_11_USAGE_MODEL_STATUS 6 6
	LANE_11_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_12_EQUALIZATION_CNTL_16GT 0 0x1010f 2 0 5
	LANE_12_DSP_16GT_TX_PRESET 0 3
	LANE_12_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_12_MARGINING_LANE_CNTL 0 0x10122 4 0 5
	LANE_12_RECEIVER_NUMBER 0 2
	LANE_12_MARGIN_TYPE 3 5
	LANE_12_USAGE_MODEL 6 6
	LANE_12_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_12_MARGINING_LANE_STATUS 0 0x10122 4 0 5
	LANE_12_RECEIVER_NUMBER_STATUS 0 2
	LANE_12_MARGIN_TYPE_STATUS 3 5
	LANE_12_USAGE_MODEL_STATUS 6 6
	LANE_12_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_13_EQUALIZATION_CNTL_16GT 0 0x1010f 2 0 5
	LANE_13_DSP_16GT_TX_PRESET 0 3
	LANE_13_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_13_MARGINING_LANE_CNTL 0 0x10123 4 0 5
	LANE_13_RECEIVER_NUMBER 0 2
	LANE_13_MARGIN_TYPE 3 5
	LANE_13_USAGE_MODEL 6 6
	LANE_13_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_13_MARGINING_LANE_STATUS 0 0x10123 4 0 5
	LANE_13_RECEIVER_NUMBER_STATUS 0 2
	LANE_13_MARGIN_TYPE_STATUS 3 5
	LANE_13_USAGE_MODEL_STATUS 6 6
	LANE_13_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_14_EQUALIZATION_CNTL_16GT 0 0x1010f 2 0 5
	LANE_14_DSP_16GT_TX_PRESET 0 3
	LANE_14_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_14_MARGINING_LANE_CNTL 0 0x10124 4 0 5
	LANE_14_RECEIVER_NUMBER 0 2
	LANE_14_MARGIN_TYPE 3 5
	LANE_14_USAGE_MODEL 6 6
	LANE_14_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_14_MARGINING_LANE_STATUS 0 0x10124 4 0 5
	LANE_14_RECEIVER_NUMBER_STATUS 0 2
	LANE_14_MARGIN_TYPE_STATUS 3 5
	LANE_14_USAGE_MODEL_STATUS 6 6
	LANE_14_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_15_EQUALIZATION_CNTL_16GT 0 0x1010f 2 0 5
	LANE_15_DSP_16GT_TX_PRESET 0 3
	LANE_15_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_15_MARGINING_LANE_CNTL 0 0x10125 4 0 5
	LANE_15_RECEIVER_NUMBER 0 2
	LANE_15_MARGIN_TYPE 3 5
	LANE_15_USAGE_MODEL 6 6
	LANE_15_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_15_MARGINING_LANE_STATUS 0 0x10125 4 0 5
	LANE_15_RECEIVER_NUMBER_STATUS 0 2
	LANE_15_MARGIN_TYPE_STATUS 3 5
	LANE_15_USAGE_MODEL_STATUS 6 6
	LANE_15_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_1_EQUALIZATION_CNTL_16GT 0 0x1010c 2 0 5
	LANE_1_DSP_16GT_TX_PRESET 0 3
	LANE_1_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_1_MARGINING_LANE_CNTL 0 0x10117 4 0 5
	LANE_1_RECEIVER_NUMBER 0 2
	LANE_1_MARGIN_TYPE 3 5
	LANE_1_USAGE_MODEL 6 6
	LANE_1_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_1_MARGINING_LANE_STATUS 0 0x10117 4 0 5
	LANE_1_RECEIVER_NUMBER_STATUS 0 2
	LANE_1_MARGIN_TYPE_STATUS 3 5
	LANE_1_USAGE_MODEL_STATUS 6 6
	LANE_1_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_2_EQUALIZATION_CNTL_16GT 0 0x1010c 2 0 5
	LANE_2_DSP_16GT_TX_PRESET 0 3
	LANE_2_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_2_MARGINING_LANE_CNTL 0 0x10118 4 0 5
	LANE_2_RECEIVER_NUMBER 0 2
	LANE_2_MARGIN_TYPE 3 5
	LANE_2_USAGE_MODEL 6 6
	LANE_2_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_2_MARGINING_LANE_STATUS 0 0x10118 4 0 5
	LANE_2_RECEIVER_NUMBER_STATUS 0 2
	LANE_2_MARGIN_TYPE_STATUS 3 5
	LANE_2_USAGE_MODEL_STATUS 6 6
	LANE_2_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_3_EQUALIZATION_CNTL_16GT 0 0x1010c 2 0 5
	LANE_3_DSP_16GT_TX_PRESET 0 3
	LANE_3_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_3_MARGINING_LANE_CNTL 0 0x10119 4 0 5
	LANE_3_RECEIVER_NUMBER 0 2
	LANE_3_MARGIN_TYPE 3 5
	LANE_3_USAGE_MODEL 6 6
	LANE_3_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_3_MARGINING_LANE_STATUS 0 0x10119 4 0 5
	LANE_3_RECEIVER_NUMBER_STATUS 0 2
	LANE_3_MARGIN_TYPE_STATUS 3 5
	LANE_3_USAGE_MODEL_STATUS 6 6
	LANE_3_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_4_EQUALIZATION_CNTL_16GT 0 0x1010d 2 0 5
	LANE_4_DSP_16GT_TX_PRESET 0 3
	LANE_4_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_4_MARGINING_LANE_CNTL 0 0x1011a 4 0 5
	LANE_4_RECEIVER_NUMBER 0 2
	LANE_4_MARGIN_TYPE 3 5
	LANE_4_USAGE_MODEL 6 6
	LANE_4_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_4_MARGINING_LANE_STATUS 0 0x1011a 4 0 5
	LANE_4_RECEIVER_NUMBER_STATUS 0 2
	LANE_4_MARGIN_TYPE_STATUS 3 5
	LANE_4_USAGE_MODEL_STATUS 6 6
	LANE_4_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_5_EQUALIZATION_CNTL_16GT 0 0x1010d 2 0 5
	LANE_5_DSP_16GT_TX_PRESET 0 3
	LANE_5_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_5_MARGINING_LANE_CNTL 0 0x1011b 4 0 5
	LANE_5_RECEIVER_NUMBER 0 2
	LANE_5_MARGIN_TYPE 3 5
	LANE_5_USAGE_MODEL 6 6
	LANE_5_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_5_MARGINING_LANE_STATUS 0 0x1011b 4 0 5
	LANE_5_RECEIVER_NUMBER_STATUS 0 2
	LANE_5_MARGIN_TYPE_STATUS 3 5
	LANE_5_USAGE_MODEL_STATUS 6 6
	LANE_5_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_6_EQUALIZATION_CNTL_16GT 0 0x1010d 2 0 5
	LANE_6_DSP_16GT_TX_PRESET 0 3
	LANE_6_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_6_MARGINING_LANE_CNTL 0 0x1011c 4 0 5
	LANE_6_RECEIVER_NUMBER 0 2
	LANE_6_MARGIN_TYPE 3 5
	LANE_6_USAGE_MODEL 6 6
	LANE_6_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_6_MARGINING_LANE_STATUS 0 0x1011c 4 0 5
	LANE_6_RECEIVER_NUMBER_STATUS 0 2
	LANE_6_MARGIN_TYPE_STATUS 3 5
	LANE_6_USAGE_MODEL_STATUS 6 6
	LANE_6_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_7_EQUALIZATION_CNTL_16GT 0 0x1010d 2 0 5
	LANE_7_DSP_16GT_TX_PRESET 0 3
	LANE_7_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_7_MARGINING_LANE_CNTL 0 0x1011d 4 0 5
	LANE_7_RECEIVER_NUMBER 0 2
	LANE_7_MARGIN_TYPE 3 5
	LANE_7_USAGE_MODEL 6 6
	LANE_7_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_7_MARGINING_LANE_STATUS 0 0x1011d 4 0 5
	LANE_7_RECEIVER_NUMBER_STATUS 0 2
	LANE_7_MARGIN_TYPE_STATUS 3 5
	LANE_7_USAGE_MODEL_STATUS 6 6
	LANE_7_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_8_EQUALIZATION_CNTL_16GT 0 0x1010e 2 0 5
	LANE_8_DSP_16GT_TX_PRESET 0 3
	LANE_8_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_8_MARGINING_LANE_CNTL 0 0x1011e 4 0 5
	LANE_8_RECEIVER_NUMBER 0 2
	LANE_8_MARGIN_TYPE 3 5
	LANE_8_USAGE_MODEL 6 6
	LANE_8_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_8_MARGINING_LANE_STATUS 0 0x1011e 4 0 5
	LANE_8_RECEIVER_NUMBER_STATUS 0 2
	LANE_8_MARGIN_TYPE_STATUS 3 5
	LANE_8_USAGE_MODEL_STATUS 6 6
	LANE_8_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_9_EQUALIZATION_CNTL_16GT 0 0x1010e 2 0 5
	LANE_9_DSP_16GT_TX_PRESET 0 3
	LANE_9_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_0_LANE_9_MARGINING_LANE_CNTL 0 0x1011f 4 0 5
	LANE_9_RECEIVER_NUMBER 0 2
	LANE_9_MARGIN_TYPE 3 5
	LANE_9_USAGE_MODEL 6 6
	LANE_9_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_0_LANE_9_MARGINING_LANE_STATUS 0 0x1011f 4 0 5
	LANE_9_RECEIVER_NUMBER_STATUS 0 2
	LANE_9_MARGIN_TYPE_STATUS 3 5
	LANE_9_USAGE_MODEL_STATUS 6 6
	LANE_9_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_0_LATENCY 0 0x10003 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF0_0_LINK_CAP 0 0x1001c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF0_0_LINK_CAP2 0 0x10024 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_0_LINK_CAP_16GT 0 0x10105 1 0 5
	RESERVED 0 31
regBIF_CFG_DEV0_EPF0_0_LINK_CNTL 0 0x1001d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF0_0_LINK_CNTL2 0 0x10025 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF0_0_LINK_CNTL_16GT 0 0x10106 1 0 5
	RESERVED 0 31
regBIF_CFG_DEV0_EPF0_0_LINK_STATUS 0 0x1001d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF0_0_LINK_STATUS2 0 0x10025 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF0_0_LINK_STATUS_16GT 0 0x10107 5 0 5
	EQUALIZATION_COMPLETE_16GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_16GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_16GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_16GT 3 3
	LINK_EQUALIZATION_REQUEST_16GT 4 4
regBIF_CFG_DEV0_EPF0_0_LOCAL_PARITY_MISMATCH_STATUS_16GT 0 0x10108 1 0 5
	LOCAL_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV0_EPF0_0_MARGINING_PORT_CAP 0 0x10115 1 0 5
	MARGINING_USES_SOFTWARE 0 0
regBIF_CFG_DEV0_EPF0_0_MARGINING_PORT_STATUS 0 0x10115 2 0 5
	MARGINING_READY 0 0
	MARGINING_SOFTWARE_READY 1 1
regBIF_CFG_DEV0_EPF0_0_MAX_LATENCY 0 0x1000f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF0_0_MIN_GRANT 0 0x1000f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF0_0_MSIX_CAP_LIST 0 0x10030 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_0_MSIX_MSG_CNTL 0 0x10030 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF0_0_MSIX_PBA 0 0x10032 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_0_MSIX_TABLE 0 0x10031 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_0_MSI_CAP_LIST 0 0x10028 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_0_MSI_EXT_MSG_DATA 0 0x1002a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF0_0_MSI_EXT_MSG_DATA_64 0 0x1002b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_0_MSI_MASK 0 0x1002b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF0_0_MSI_MASK_64 0 0x1002c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF0_0_MSI_MSG_ADDR_HI 0 0x1002a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF0_0_MSI_MSG_ADDR_LO 0 0x10029 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF0_0_MSI_MSG_CNTL 0 0x10028 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF0_0_MSI_MSG_DATA 0 0x1002a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF0_0_MSI_MSG_DATA_64 0 0x1002b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_0_MSI_PENDING 0 0x1002c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF0_0_MSI_PENDING_64 0 0x1002d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_ACS_CAP 0 0x100a9 8 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV0_EPF0_0_PCIE_ACS_CNTL 0 0x100a9 7 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
regBIF_CFG_DEV0_EPF0_0_PCIE_ACS_ENH_CAP_LIST 0 0x100a8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_ADV_ERR_CAP_CNTL 0 0x1005a 7 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
regBIF_CFG_DEV0_EPF0_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x10054 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_ARI_CAP 0 0x100cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF0_0_PCIE_ARI_CNTL 0 0x100cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF0_0_PCIE_ARI_ENH_CAP_LIST 0 0x100ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_ATS_CAP 0 0x100ad 4 0 5
	INVALIDATE_Q_DEPTH 0 4
	PAGE_ALIGNED_REQUEST 5 5
	GLOBAL_INVALIDATE_SUPPORTED 6 6
	RELAXED_ORDERING_SUPPORTED 7 7
regBIF_CFG_DEV0_EPF0_0_PCIE_ATS_CNTL 0 0x100ad 2 0 5
	STU 0 4
	ATC_ENABLE 15 15
regBIF_CFG_DEV0_EPF0_0_PCIE_ATS_ENH_CAP_LIST 0 0x100ac 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR1_CAP 0 0x10081 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR1_CNTL 0 0x10082 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR2_CAP 0 0x10083 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR2_CNTL 0 0x10084 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR3_CAP 0 0x10085 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR3_CNTL 0 0x10086 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR4_CAP 0 0x10087 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR4_CNTL 0 0x10088 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR5_CAP 0 0x10089 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR5_CNTL 0 0x1008a 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR6_CAP 0 0x1008b 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR6_CNTL 0 0x1008c 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_BAR_ENH_CAP_LIST 0 0x10080 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_CAP 0 0x10019 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF0_0_PCIE_CAP_LIST 0 0x10019 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_0_PCIE_CORR_ERR_MASK 0 0x10059 7 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
regBIF_CFG_DEV0_EPF0_0_PCIE_CORR_ERR_STATUS 0 0x10058 7 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
regBIF_CFG_DEV0_EPF0_0_PCIE_DEV_SERIAL_NUM_DW1 0 0x10051 1 0 5
	SERIAL_NUMBER_LO 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_DEV_SERIAL_NUM_DW2 0 0x10052 1 0 5
	SERIAL_NUMBER_HI 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 0 0x10050 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_DLF_ENH_CAP_LIST 0 0x10100 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_CAP 0 0x10095 5 0 5
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_CNTL 0 0x10097 1 0 5
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_ENH_CAP_LIST 0 0x10094 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_LATENCY_INDICATOR 0 0x10096 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_STATUS 0 0x10097 2 0 5
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x10098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x10098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x10098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x10098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x10099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x10099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x10099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x10099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_0_PCIE_HDR_LOG0 0 0x1005b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_HDR_LOG1 0 0x1005c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_HDR_LOG2 0 0x1005d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_HDR_LOG3 0 0x1005e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_0_EQUALIZATION_CNTL 0 0x1009f 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_10_EQUALIZATION_CNTL 0 0x100a4 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_11_EQUALIZATION_CNTL 0 0x100a4 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_12_EQUALIZATION_CNTL 0 0x100a5 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_13_EQUALIZATION_CNTL 0 0x100a5 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_14_EQUALIZATION_CNTL 0 0x100a6 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_15_EQUALIZATION_CNTL 0 0x100a6 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_1_EQUALIZATION_CNTL 0 0x1009f 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_2_EQUALIZATION_CNTL 0 0x100a0 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_3_EQUALIZATION_CNTL 0 0x100a0 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_4_EQUALIZATION_CNTL 0 0x100a1 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_5_EQUALIZATION_CNTL 0 0x100a1 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_6_EQUALIZATION_CNTL 0 0x100a2 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_7_EQUALIZATION_CNTL 0 0x100a2 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_8_EQUALIZATION_CNTL 0 0x100a3 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_9_EQUALIZATION_CNTL 0 0x100a3 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_0_PCIE_LANE_ERROR_STATUS 0 0x1009e 1 0 5
	LANE_ERROR_STATUS_BITS 0 15
regBIF_CFG_DEV0_EPF0_0_PCIE_LINK_CNTL3 0 0x1009d 3 0 5
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
regBIF_CFG_DEV0_EPF0_0_PCIE_LTR_CAP 0 0x100c9 4 0 5
	LTR_MAX_S_LATENCY_VALUE 0 9
	LTR_MAX_S_LATENCY_SCALE 10 12
	LTR_MAX_NS_LATENCY_VALUE 16 25
	LTR_MAX_NS_LATENCY_SCALE 26 28
regBIF_CFG_DEV0_EPF0_0_PCIE_LTR_ENH_CAP_LIST 0 0x100c8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_MARGINING_ENH_CAP_LIST 0 0x10114 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_ADDR0 0 0x100be 2 0 5
	MC_INDEX_POS 0 5
	MC_BASE_ADDR_0 12 31
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_ADDR1 0 0x100bf 1 0 5
	MC_BASE_ADDR_1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_BLOCK_ALL0 0 0x100c2 1 0 5
	MC_BLOCK_ALL_0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_BLOCK_ALL1 0 0x100c3 1 0 5
	MC_BLOCK_ALL_1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_BLOCK_UNTRANSLATED_0 0 0x100c4 1 0 5
	MC_BLOCK_UNTRANSLATED_0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_BLOCK_UNTRANSLATED_1 0 0x100c5 1 0 5
	MC_BLOCK_UNTRANSLATED_1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_CAP 0 0x100bd 3 0 5
	MC_MAX_GROUP 0 5
	MC_WIN_SIZE_REQ 8 13
	MC_ECRC_REGEN_SUPP 15 15
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_CNTL 0 0x100bd 2 0 5
	MC_NUM_GROUP 0 5
	MC_ENABLE 15 15
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_ENH_CAP_LIST 0 0x100bc 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_RCV0 0 0x100c0 1 0 5
	MC_RECEIVE_0 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_MC_RCV1 0 0x100c1 1 0 5
	MC_RECEIVE_1 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_OUTSTAND_PAGE_REQ_ALLOC 0 0x100b3 1 0 5
	OUTSTAND_PAGE_REQ_ALLOC 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_OUTSTAND_PAGE_REQ_CAPACITY 0 0x100b2 1 0 5
	OUTSTAND_PAGE_REQ_CAPACITY 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_PAGE_REQ_CNTL 0 0x100b1 2 0 5
	PRI_ENABLE 0 0
	PRI_RESET 1 1
regBIF_CFG_DEV0_EPF0_0_PCIE_PAGE_REQ_ENH_CAP_LIST 0 0x100b0 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_PAGE_REQ_STATUS 0 0x100b1 4 0 5
	RESPONSE_FAILURE 0 0
	UNEXPECTED_PAGE_REQ_GRP_INDEX 1 1
	STOPPED 8 8
	PRG_RESPONSE_PASID_REQUIRED 15 15
regBIF_CFG_DEV0_EPF0_0_PCIE_PASID_CAP 0 0x100b5 3 0 5
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV0_EPF0_0_PCIE_PASID_CNTL 0 0x100b5 3 0 5
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV0_EPF0_0_PCIE_PASID_ENH_CAP_LIST 0 0x100b4 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_PHY_16GT_ENH_CAP_LIST 0 0x10104 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_PORT_VC_CAP_REG1 0 0x10045 4 0 5
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
regBIF_CFG_DEV0_EPF0_0_PCIE_PORT_VC_CAP_REG2 0 0x10046 2 0 5
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV0_EPF0_0_PCIE_PORT_VC_CNTL 0 0x10047 2 0 5
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
regBIF_CFG_DEV0_EPF0_0_PCIE_PORT_VC_STATUS 0 0x10047 1 0 5
	VC_ARB_TABLE_STATUS 0 0
regBIF_CFG_DEV0_EPF0_0_PCIE_PWR_BUDGET_CAP 0 0x10093 1 0 5
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV0_EPF0_0_PCIE_PWR_BUDGET_DATA 0 0x10092 6 0 5
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV0_EPF0_0_PCIE_PWR_BUDGET_DATA_SELECT 0 0x10091 1 0 5
	DATA_SELECT 0 7
regBIF_CFG_DEV0_EPF0_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x10090 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_RTR_ENH_CAP_LIST 0 0x1015c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SECONDARY_ENH_CAP_LIST 0 0x1009c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_CAP 0 0x100cd 2 0 5
	SRIOV_ARI_CAP_HIERARCHY_PRESERVED 1 1
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_SUPPORTED 2 2
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_CONTROL 0 0x100ce 4 0 5
	SRIOV_VF_ENABLE 0 0
	SRIOV_VF_MSE 3 3
	SRIOV_ARI_CAP_HIERARCHY 4 4
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_ENABLE 5 5
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_ENH_CAP_LIST 0 0x100cc 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_FIRST_VF_OFFSET 0 0x100d1 1 0 5
	SRIOV_FIRST_VF_OFFSET 0 15
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_FUNC_DEP_LINK 0 0x100d0 1 0 5
	SRIOV_FUNC_DEP_LINK 0 7
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_INITIAL_VFS 0 0x100cf 1 0 5
	SRIOV_INITIAL_VFS 0 15
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_NUM_VFS 0 0x100d0 1 0 5
	SRIOV_NUM_VFS 0 15
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_STATUS 0 0x100ce 0 0 5
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_SUPPORTED_PAGE_SIZE 0 0x100d3 1 0 5
	SRIOV_SUPPORTED_PAGE_SIZE 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_SYSTEM_PAGE_SIZE 0 0x100d4 1 0 5
	SRIOV_SYSTEM_PAGE_SIZE 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_TOTAL_VFS 0 0x100cf 1 0 5
	SRIOV_TOTAL_VFS 0 15
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_0 0 0x100d5 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_1 0 0x100d6 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_2 0 0x100d7 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_3 0 0x100d8 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_4 0 0x100d9 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_5 0 0x100da 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_DEVICE_ID 0 0x100d2 1 0 5
	SRIOV_VF_DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_STRIDE 0 0x100d1 1 0 5
	SRIOV_VF_STRIDE 0 15
regBIF_CFG_DEV0_EPF0_0_PCIE_TLP_PREFIX_LOG0 0 0x10062 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_TLP_PREFIX_LOG1 0 0x10063 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_TLP_PREFIX_LOG2 0 0x10064 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_TLP_PREFIX_LOG3 0 0x10065 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_UNCORR_ERR_MASK 0 0x10056 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF0_0_PCIE_UNCORR_ERR_SEVERITY 0 0x10057 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF0_0_PCIE_UNCORR_ERR_STATUS 0 0x10055 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF0_0_PCIE_VC0_RESOURCE_CAP 0 0x10048 4 0 5
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 22
	PORT_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VC0_RESOURCE_CNTL 0 0x10049 6 0 5
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VC0_RESOURCE_STATUS 0 0x1004a 2 0 5
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
regBIF_CFG_DEV0_EPF0_0_PCIE_VC1_RESOURCE_CAP 0 0x1004b 4 0 5
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VC1_RESOURCE_CNTL 0 0x1004c 6 0 5
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VC1_RESOURCE_STATUS 0 0x1004d 2 0 5
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
regBIF_CFG_DEV0_EPF0_0_PCIE_VC_ENH_CAP_LIST 0 0x10044 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC1 0 0x10042 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC2 0 0x10043 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x10040 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV 0 0x10160 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR 0 0x10041 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR1_CAP 0 0x10131 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR1_CNTL 0 0x10132 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR2_CAP 0 0x10133 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR2_CNTL 0 0x10134 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR3_CAP 0 0x10135 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR3_CNTL 0 0x10136 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR4_CAP 0 0x10137 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR4_CNTL 0 0x10138 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR5_CAP 0 0x10139 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR5_CNTL 0 0x1013a 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR6_CAP 0 0x1013b 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR6_CNTL 0 0x1013c 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR_ENH_CAP_LIST 0 0x10130 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_0_PMI_CAP 0 0x10014 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV0_EPF0_0_PMI_CAP_LIST 0 0x10014 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_0_PMI_STATUS_CNTL 0 0x10015 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV0_EPF0_0_PROG_INTERFACE 0 0x10002 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF0_0_REVISION_ID 0 0x10002 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF0_0_ROM_BASE_ADDR 0 0x1000c 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_0_RTM1_PARITY_MISMATCH_STATUS_16GT 0 0x10109 1 0 5
	RTM1_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV0_EPF0_0_RTM2_PARITY_MISMATCH_STATUS_16GT 0 0x1010a 1 0 5
	RTM2_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV0_EPF0_0_RTR_DATA1 0 0x1015d 3 0 5
	RESET_TIME 0 11
	DLUP_TIME 12 23
	VALID 31 31
regBIF_CFG_DEV0_EPF0_0_RTR_DATA2 0 0x1015e 2 0 5
	FLR_TIME 0 11
	D3HOTD0_TIME 12 23
regBIF_CFG_DEV0_EPF0_0_STATUS 0 0x10001 10 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
regBIF_CFG_DEV0_EPF0_0_SUB_CLASS 0 0x10002 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF0_0_VENDOR_CAP_LIST 0 0x10012 3 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV0_EPF0_0_VENDOR_ID 0 0x10000 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF1_0_ADAPTER_ID 0 0x1040b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF1_0_ADAPTER_ID_W 0 0x10413 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF1_0_BASE_ADDR_1 0 0x10404 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_0_BASE_ADDR_2 0 0x10405 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_0_BASE_ADDR_3 0 0x10406 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_0_BASE_ADDR_4 0 0x10407 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_0_BASE_ADDR_5 0 0x10408 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_0_BASE_ADDR_6 0 0x10409 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_0_BASE_CLASS 0 0x10402 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF1_0_BIST 0 0x10403 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF1_0_CACHE_LINE 0 0x10403 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF1_0_CAP_PTR 0 0x1040d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF1_0_COMMAND 0 0x10401 10 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF1_0_DATA_LINK_FEATURE_CAP 0 0x10501 2 0 5
	LOCAL_DLF_SUPPORTED 0 22
	DLF_EXCHANGE_ENABLE 31 31
regBIF_CFG_DEV0_EPF1_0_DATA_LINK_FEATURE_STATUS 0 0x10502 2 0 5
	REMOTE_DLF_SUPPORTED 0 22
	REMOTE_DLF_SUPPORTED_VALID 31 31
regBIF_CFG_DEV0_EPF1_0_DEVICE_CAP 0 0x1041a 9 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF1_0_DEVICE_CAP2 0 0x10422 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF1_0_DEVICE_CNTL 0 0x1041b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF1_0_DEVICE_CNTL2 0 0x10423 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF1_0_DEVICE_ID 0 0x10400 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF1_0_DEVICE_STATUS 0 0x1041b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF1_0_DEVICE_STATUS2 0 0x10423 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF1_0_HEADER 0 0x10403 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF1_0_INTERRUPT_LINE 0 0x1040f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF1_0_INTERRUPT_PIN 0 0x1040f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF1_0_LANE_0_EQUALIZATION_CNTL_16GT 0 0x1050c 2 0 5
	LANE_0_DSP_16GT_TX_PRESET 0 3
	LANE_0_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF1_0_LANE_0_MARGINING_LANE_CNTL 0 0x10516 4 0 5
	LANE_0_RECEIVER_NUMBER 0 2
	LANE_0_MARGIN_TYPE 3 5
	LANE_0_USAGE_MODEL 6 6
	LANE_0_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_0_MARGINING_LANE_STATUS 0 0x10516 4 0 5
	LANE_0_RECEIVER_NUMBER_STATUS 0 2
	LANE_0_MARGIN_TYPE_STATUS 3 5
	LANE_0_USAGE_MODEL_STATUS 6 6
	LANE_0_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_10_EQUALIZATION_CNTL_16GT 0 0x1050e 2 0 5
	LANE_10_DSP_16GT_TX_PRESET 0 3
	LANE_10_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF1_0_LANE_10_MARGINING_LANE_CNTL 0 0x10520 4 0 5
	LANE_10_RECEIVER_NUMBER 0 2
	LANE_10_MARGIN_TYPE 3 5
	LANE_10_USAGE_MODEL 6 6
	LANE_10_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_10_MARGINING_LANE_STATUS 0 0x10520 4 0 5
	LANE_10_RECEIVER_NUMBER_STATUS 0 2
	LANE_10_MARGIN_TYPE_STATUS 3 5
	LANE_10_USAGE_MODEL_STATUS 6 6
	LANE_10_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_11_EQUALIZATION_CNTL_16GT 0 0x1050e 2 0 5
	LANE_11_DSP_16GT_TX_PRESET 0 3
	LANE_11_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF1_0_LANE_11_MARGINING_LANE_CNTL 0 0x10521 4 0 5
	LANE_11_RECEIVER_NUMBER 0 2
	LANE_11_MARGIN_TYPE 3 5
	LANE_11_USAGE_MODEL 6 6
	LANE_11_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_11_MARGINING_LANE_STATUS 0 0x10521 4 0 5
	LANE_11_RECEIVER_NUMBER_STATUS 0 2
	LANE_11_MARGIN_TYPE_STATUS 3 5
	LANE_11_USAGE_MODEL_STATUS 6 6
	LANE_11_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_12_EQUALIZATION_CNTL_16GT 0 0x1050f 2 0 5
	LANE_12_DSP_16GT_TX_PRESET 0 3
	LANE_12_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF1_0_LANE_12_MARGINING_LANE_CNTL 0 0x10522 4 0 5
	LANE_12_RECEIVER_NUMBER 0 2
	LANE_12_MARGIN_TYPE 3 5
	LANE_12_USAGE_MODEL 6 6
	LANE_12_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_12_MARGINING_LANE_STATUS 0 0x10522 4 0 5
	LANE_12_RECEIVER_NUMBER_STATUS 0 2
	LANE_12_MARGIN_TYPE_STATUS 3 5
	LANE_12_USAGE_MODEL_STATUS 6 6
	LANE_12_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_13_EQUALIZATION_CNTL_16GT 0 0x1050f 2 0 5
	LANE_13_DSP_16GT_TX_PRESET 0 3
	LANE_13_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF1_0_LANE_13_MARGINING_LANE_CNTL 0 0x10523 4 0 5
	LANE_13_RECEIVER_NUMBER 0 2
	LANE_13_MARGIN_TYPE 3 5
	LANE_13_USAGE_MODEL 6 6
	LANE_13_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_13_MARGINING_LANE_STATUS 0 0x10523 4 0 5
	LANE_13_RECEIVER_NUMBER_STATUS 0 2
	LANE_13_MARGIN_TYPE_STATUS 3 5
	LANE_13_USAGE_MODEL_STATUS 6 6
	LANE_13_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_14_EQUALIZATION_CNTL_16GT 0 0x1050f 2 0 5
	LANE_14_DSP_16GT_TX_PRESET 0 3
	LANE_14_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF1_0_LANE_14_MARGINING_LANE_CNTL 0 0x10524 4 0 5
	LANE_14_RECEIVER_NUMBER 0 2
	LANE_14_MARGIN_TYPE 3 5
	LANE_14_USAGE_MODEL 6 6
	LANE_14_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_14_MARGINING_LANE_STATUS 0 0x10524 4 0 5
	LANE_14_RECEIVER_NUMBER_STATUS 0 2
	LANE_14_MARGIN_TYPE_STATUS 3 5
	LANE_14_USAGE_MODEL_STATUS 6 6
	LANE_14_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_15_EQUALIZATION_CNTL_16GT 0 0x1050f 2 0 5
	LANE_15_DSP_16GT_TX_PRESET 0 3
	LANE_15_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF1_0_LANE_15_MARGINING_LANE_CNTL 0 0x10525 4 0 5
	LANE_15_RECEIVER_NUMBER 0 2
	LANE_15_MARGIN_TYPE 3 5
	LANE_15_USAGE_MODEL 6 6
	LANE_15_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_15_MARGINING_LANE_STATUS 0 0x10525 4 0 5
	LANE_15_RECEIVER_NUMBER_STATUS 0 2
	LANE_15_MARGIN_TYPE_STATUS 3 5
	LANE_15_USAGE_MODEL_STATUS 6 6
	LANE_15_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_1_EQUALIZATION_CNTL_16GT 0 0x1050c 2 0 5
	LANE_1_DSP_16GT_TX_PRESET 0 3
	LANE_1_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF1_0_LANE_1_MARGINING_LANE_CNTL 0 0x10517 4 0 5
	LANE_1_RECEIVER_NUMBER 0 2
	LANE_1_MARGIN_TYPE 3 5
	LANE_1_USAGE_MODEL 6 6
	LANE_1_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_1_MARGINING_LANE_STATUS 0 0x10517 4 0 5
	LANE_1_RECEIVER_NUMBER_STATUS 0 2
	LANE_1_MARGIN_TYPE_STATUS 3 5
	LANE_1_USAGE_MODEL_STATUS 6 6
	LANE_1_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_2_EQUALIZATION_CNTL_16GT 0 0x1050c 2 0 5
	LANE_2_DSP_16GT_TX_PRESET 0 3
	LANE_2_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF1_0_LANE_2_MARGINING_LANE_CNTL 0 0x10518 4 0 5
	LANE_2_RECEIVER_NUMBER 0 2
	LANE_2_MARGIN_TYPE 3 5
	LANE_2_USAGE_MODEL 6 6
	LANE_2_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_2_MARGINING_LANE_STATUS 0 0x10518 4 0 5
	LANE_2_RECEIVER_NUMBER_STATUS 0 2
	LANE_2_MARGIN_TYPE_STATUS 3 5
	LANE_2_USAGE_MODEL_STATUS 6 6
	LANE_2_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_3_EQUALIZATION_CNTL_16GT 0 0x1050c 2 0 5
	LANE_3_DSP_16GT_TX_PRESET 0 3
	LANE_3_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF1_0_LANE_3_MARGINING_LANE_CNTL 0 0x10519 4 0 5
	LANE_3_RECEIVER_NUMBER 0 2
	LANE_3_MARGIN_TYPE 3 5
	LANE_3_USAGE_MODEL 6 6
	LANE_3_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_3_MARGINING_LANE_STATUS 0 0x10519 4 0 5
	LANE_3_RECEIVER_NUMBER_STATUS 0 2
	LANE_3_MARGIN_TYPE_STATUS 3 5
	LANE_3_USAGE_MODEL_STATUS 6 6
	LANE_3_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_4_EQUALIZATION_CNTL_16GT 0 0x1050d 2 0 5
	LANE_4_DSP_16GT_TX_PRESET 0 3
	LANE_4_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF1_0_LANE_4_MARGINING_LANE_CNTL 0 0x1051a 4 0 5
	LANE_4_RECEIVER_NUMBER 0 2
	LANE_4_MARGIN_TYPE 3 5
	LANE_4_USAGE_MODEL 6 6
	LANE_4_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_4_MARGINING_LANE_STATUS 0 0x1051a 4 0 5
	LANE_4_RECEIVER_NUMBER_STATUS 0 2
	LANE_4_MARGIN_TYPE_STATUS 3 5
	LANE_4_USAGE_MODEL_STATUS 6 6
	LANE_4_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_5_EQUALIZATION_CNTL_16GT 0 0x1050d 2 0 5
	LANE_5_DSP_16GT_TX_PRESET 0 3
	LANE_5_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF1_0_LANE_5_MARGINING_LANE_CNTL 0 0x1051b 4 0 5
	LANE_5_RECEIVER_NUMBER 0 2
	LANE_5_MARGIN_TYPE 3 5
	LANE_5_USAGE_MODEL 6 6
	LANE_5_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_5_MARGINING_LANE_STATUS 0 0x1051b 4 0 5
	LANE_5_RECEIVER_NUMBER_STATUS 0 2
	LANE_5_MARGIN_TYPE_STATUS 3 5
	LANE_5_USAGE_MODEL_STATUS 6 6
	LANE_5_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_6_EQUALIZATION_CNTL_16GT 0 0x1050d 2 0 5
	LANE_6_DSP_16GT_TX_PRESET 0 3
	LANE_6_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF1_0_LANE_6_MARGINING_LANE_CNTL 0 0x1051c 4 0 5
	LANE_6_RECEIVER_NUMBER 0 2
	LANE_6_MARGIN_TYPE 3 5
	LANE_6_USAGE_MODEL 6 6
	LANE_6_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_6_MARGINING_LANE_STATUS 0 0x1051c 4 0 5
	LANE_6_RECEIVER_NUMBER_STATUS 0 2
	LANE_6_MARGIN_TYPE_STATUS 3 5
	LANE_6_USAGE_MODEL_STATUS 6 6
	LANE_6_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_7_EQUALIZATION_CNTL_16GT 0 0x1050d 2 0 5
	LANE_7_DSP_16GT_TX_PRESET 0 3
	LANE_7_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF1_0_LANE_7_MARGINING_LANE_CNTL 0 0x1051d 4 0 5
	LANE_7_RECEIVER_NUMBER 0 2
	LANE_7_MARGIN_TYPE 3 5
	LANE_7_USAGE_MODEL 6 6
	LANE_7_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_7_MARGINING_LANE_STATUS 0 0x1051d 4 0 5
	LANE_7_RECEIVER_NUMBER_STATUS 0 2
	LANE_7_MARGIN_TYPE_STATUS 3 5
	LANE_7_USAGE_MODEL_STATUS 6 6
	LANE_7_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_8_EQUALIZATION_CNTL_16GT 0 0x1050e 2 0 5
	LANE_8_DSP_16GT_TX_PRESET 0 3
	LANE_8_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF1_0_LANE_8_MARGINING_LANE_CNTL 0 0x1051e 4 0 5
	LANE_8_RECEIVER_NUMBER 0 2
	LANE_8_MARGIN_TYPE 3 5
	LANE_8_USAGE_MODEL 6 6
	LANE_8_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_8_MARGINING_LANE_STATUS 0 0x1051e 4 0 5
	LANE_8_RECEIVER_NUMBER_STATUS 0 2
	LANE_8_MARGIN_TYPE_STATUS 3 5
	LANE_8_USAGE_MODEL_STATUS 6 6
	LANE_8_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_9_EQUALIZATION_CNTL_16GT 0 0x1050e 2 0 5
	LANE_9_DSP_16GT_TX_PRESET 0 3
	LANE_9_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF1_0_LANE_9_MARGINING_LANE_CNTL 0 0x1051f 4 0 5
	LANE_9_RECEIVER_NUMBER 0 2
	LANE_9_MARGIN_TYPE 3 5
	LANE_9_USAGE_MODEL 6 6
	LANE_9_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF1_0_LANE_9_MARGINING_LANE_STATUS 0 0x1051f 4 0 5
	LANE_9_RECEIVER_NUMBER_STATUS 0 2
	LANE_9_MARGIN_TYPE_STATUS 3 5
	LANE_9_USAGE_MODEL_STATUS 6 6
	LANE_9_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF1_0_LATENCY 0 0x10403 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF1_0_LINK_CAP 0 0x1041c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF1_0_LINK_CAP2 0 0x10424 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF1_0_LINK_CAP_16GT 0 0x10505 1 0 5
	RESERVED 0 31
regBIF_CFG_DEV0_EPF1_0_LINK_CNTL 0 0x1041d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF1_0_LINK_CNTL2 0 0x10425 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF1_0_LINK_CNTL_16GT 0 0x10506 1 0 5
	RESERVED 0 31
regBIF_CFG_DEV0_EPF1_0_LINK_STATUS 0 0x1041d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF1_0_LINK_STATUS2 0 0x10425 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF1_0_LINK_STATUS_16GT 0 0x10507 5 0 5
	EQUALIZATION_COMPLETE_16GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_16GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_16GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_16GT 3 3
	LINK_EQUALIZATION_REQUEST_16GT 4 4
regBIF_CFG_DEV0_EPF1_0_LOCAL_PARITY_MISMATCH_STATUS_16GT 0 0x10508 1 0 5
	LOCAL_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV0_EPF1_0_MARGINING_PORT_CAP 0 0x10515 1 0 5
	MARGINING_USES_SOFTWARE 0 0
regBIF_CFG_DEV0_EPF1_0_MARGINING_PORT_STATUS 0 0x10515 2 0 5
	MARGINING_READY 0 0
	MARGINING_SOFTWARE_READY 1 1
regBIF_CFG_DEV0_EPF1_0_MAX_LATENCY 0 0x1040f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF1_0_MIN_GRANT 0 0x1040f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF1_0_MSIX_CAP_LIST 0 0x10430 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF1_0_MSIX_MSG_CNTL 0 0x10430 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF1_0_MSIX_PBA 0 0x10432 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF1_0_MSIX_TABLE 0 0x10431 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF1_0_MSI_CAP_LIST 0 0x10428 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF1_0_MSI_EXT_MSG_DATA 0 0x1042a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF1_0_MSI_EXT_MSG_DATA_64 0 0x1042b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF1_0_MSI_MASK 0 0x1042b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF1_0_MSI_MASK_64 0 0x1042c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF1_0_MSI_MSG_ADDR_HI 0 0x1042a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF1_0_MSI_MSG_ADDR_LO 0 0x10429 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF1_0_MSI_MSG_CNTL 0 0x10428 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF1_0_MSI_MSG_DATA 0 0x1042a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF1_0_MSI_MSG_DATA_64 0 0x1042b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF1_0_MSI_PENDING 0 0x1042c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF1_0_MSI_PENDING_64 0 0x1042d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_ACS_CAP 0 0x104a9 8 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV0_EPF1_0_PCIE_ACS_CNTL 0 0x104a9 7 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
regBIF_CFG_DEV0_EPF1_0_PCIE_ACS_ENH_CAP_LIST 0 0x104a8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_ADV_ERR_CAP_CNTL 0 0x1045a 7 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
regBIF_CFG_DEV0_EPF1_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x10454 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_ARI_CAP 0 0x104cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF1_0_PCIE_ARI_CNTL 0 0x104cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF1_0_PCIE_ARI_ENH_CAP_LIST 0 0x104ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_ATS_CAP 0 0x104ad 4 0 5
	INVALIDATE_Q_DEPTH 0 4
	PAGE_ALIGNED_REQUEST 5 5
	GLOBAL_INVALIDATE_SUPPORTED 6 6
	RELAXED_ORDERING_SUPPORTED 7 7
regBIF_CFG_DEV0_EPF1_0_PCIE_ATS_CNTL 0 0x104ad 2 0 5
	STU 0 4
	ATC_ENABLE 15 15
regBIF_CFG_DEV0_EPF1_0_PCIE_ATS_ENH_CAP_LIST 0 0x104ac 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR1_CAP 0 0x10481 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR1_CNTL 0 0x10482 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR2_CAP 0 0x10483 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR2_CNTL 0 0x10484 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR3_CAP 0 0x10485 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR3_CNTL 0 0x10486 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR4_CAP 0 0x10487 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR4_CNTL 0 0x10488 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR5_CAP 0 0x10489 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR5_CNTL 0 0x1048a 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR6_CAP 0 0x1048b 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR6_CNTL 0 0x1048c 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_0_PCIE_BAR_ENH_CAP_LIST 0 0x10480 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_CAP 0 0x10419 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF1_0_PCIE_CAP_LIST 0 0x10419 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF1_0_PCIE_CORR_ERR_MASK 0 0x10459 7 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
regBIF_CFG_DEV0_EPF1_0_PCIE_CORR_ERR_STATUS 0 0x10458 7 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
regBIF_CFG_DEV0_EPF1_0_PCIE_DEV_SERIAL_NUM_DW1 0 0x10451 1 0 5
	SERIAL_NUMBER_LO 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_DEV_SERIAL_NUM_DW2 0 0x10452 1 0 5
	SERIAL_NUMBER_HI 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 0 0x10450 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_DLF_ENH_CAP_LIST 0 0x10500 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_CAP 0 0x10495 5 0 5
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_CNTL 0 0x10497 1 0 5
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_ENH_CAP_LIST 0 0x10494 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_LATENCY_INDICATOR 0 0x10496 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_STATUS 0 0x10497 2 0 5
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x10498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x10498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x10498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x10498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x10499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x10499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x10499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x10499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG0 0 0x1045b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG1 0 0x1045c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG2 0 0x1045d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG3 0 0x1045e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_LANE_0_EQUALIZATION_CNTL 0 0x1049f 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_0_PCIE_LANE_10_EQUALIZATION_CNTL 0 0x104a4 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_0_PCIE_LANE_11_EQUALIZATION_CNTL 0 0x104a4 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_0_PCIE_LANE_12_EQUALIZATION_CNTL 0 0x104a5 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_0_PCIE_LANE_13_EQUALIZATION_CNTL 0 0x104a5 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_0_PCIE_LANE_14_EQUALIZATION_CNTL 0 0x104a6 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_0_PCIE_LANE_15_EQUALIZATION_CNTL 0 0x104a6 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_0_PCIE_LANE_1_EQUALIZATION_CNTL 0 0x1049f 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_0_PCIE_LANE_2_EQUALIZATION_CNTL 0 0x104a0 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_0_PCIE_LANE_3_EQUALIZATION_CNTL 0 0x104a0 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_0_PCIE_LANE_4_EQUALIZATION_CNTL 0 0x104a1 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_0_PCIE_LANE_5_EQUALIZATION_CNTL 0 0x104a1 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_0_PCIE_LANE_6_EQUALIZATION_CNTL 0 0x104a2 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_0_PCIE_LANE_7_EQUALIZATION_CNTL 0 0x104a2 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_0_PCIE_LANE_8_EQUALIZATION_CNTL 0 0x104a3 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_0_PCIE_LANE_9_EQUALIZATION_CNTL 0 0x104a3 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_0_PCIE_LANE_ERROR_STATUS 0 0x1049e 1 0 5
	LANE_ERROR_STATUS_BITS 0 15
regBIF_CFG_DEV0_EPF1_0_PCIE_LINK_CNTL3 0 0x1049d 3 0 5
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
regBIF_CFG_DEV0_EPF1_0_PCIE_LTR_CAP 0 0x104c9 4 0 5
	LTR_MAX_S_LATENCY_VALUE 0 9
	LTR_MAX_S_LATENCY_SCALE 10 12
	LTR_MAX_NS_LATENCY_VALUE 16 25
	LTR_MAX_NS_LATENCY_SCALE 26 28
regBIF_CFG_DEV0_EPF1_0_PCIE_LTR_ENH_CAP_LIST 0 0x104c8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_MARGINING_ENH_CAP_LIST 0 0x10514 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_MC_ADDR0 0 0x104be 2 0 5
	MC_INDEX_POS 0 5
	MC_BASE_ADDR_0 12 31
regBIF_CFG_DEV0_EPF1_0_PCIE_MC_ADDR1 0 0x104bf 1 0 5
	MC_BASE_ADDR_1 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_MC_BLOCK_ALL0 0 0x104c2 1 0 5
	MC_BLOCK_ALL_0 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_MC_BLOCK_ALL1 0 0x104c3 1 0 5
	MC_BLOCK_ALL_1 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_MC_BLOCK_UNTRANSLATED_0 0 0x104c4 1 0 5
	MC_BLOCK_UNTRANSLATED_0 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_MC_BLOCK_UNTRANSLATED_1 0 0x104c5 1 0 5
	MC_BLOCK_UNTRANSLATED_1 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_MC_CAP 0 0x104bd 3 0 5
	MC_MAX_GROUP 0 5
	MC_WIN_SIZE_REQ 8 13
	MC_ECRC_REGEN_SUPP 15 15
regBIF_CFG_DEV0_EPF1_0_PCIE_MC_CNTL 0 0x104bd 2 0 5
	MC_NUM_GROUP 0 5
	MC_ENABLE 15 15
regBIF_CFG_DEV0_EPF1_0_PCIE_MC_ENH_CAP_LIST 0 0x104bc 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_MC_RCV0 0 0x104c0 1 0 5
	MC_RECEIVE_0 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_MC_RCV1 0 0x104c1 1 0 5
	MC_RECEIVE_1 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_OUTSTAND_PAGE_REQ_ALLOC 0 0x104b3 1 0 5
	OUTSTAND_PAGE_REQ_ALLOC 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_OUTSTAND_PAGE_REQ_CAPACITY 0 0x104b2 1 0 5
	OUTSTAND_PAGE_REQ_CAPACITY 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_PAGE_REQ_CNTL 0 0x104b1 2 0 5
	PRI_ENABLE 0 0
	PRI_RESET 1 1
regBIF_CFG_DEV0_EPF1_0_PCIE_PAGE_REQ_ENH_CAP_LIST 0 0x104b0 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_PAGE_REQ_STATUS 0 0x104b1 4 0 5
	RESPONSE_FAILURE 0 0
	UNEXPECTED_PAGE_REQ_GRP_INDEX 1 1
	STOPPED 8 8
	PRG_RESPONSE_PASID_REQUIRED 15 15
regBIF_CFG_DEV0_EPF1_0_PCIE_PASID_CAP 0 0x104b5 3 0 5
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV0_EPF1_0_PCIE_PASID_CNTL 0 0x104b5 3 0 5
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV0_EPF1_0_PCIE_PASID_ENH_CAP_LIST 0 0x104b4 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_PHY_16GT_ENH_CAP_LIST 0 0x10504 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_CAP 0 0x10493 1 0 5
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_DATA 0 0x10492 6 0 5
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_DATA_SELECT 0 0x10491 1 0 5
	DATA_SELECT 0 7
regBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x10490 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_RTR_ENH_CAP_LIST 0 0x1055c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_SECONDARY_ENH_CAP_LIST 0 0x1049c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_CAP 0 0x104cd 2 0 5
	SRIOV_ARI_CAP_HIERARCHY_PRESERVED 1 1
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_SUPPORTED 2 2
regBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_CONTROL 0 0x104ce 4 0 5
	SRIOV_VF_ENABLE 0 0
	SRIOV_VF_MSE 3 3
	SRIOV_ARI_CAP_HIERARCHY 4 4
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_ENABLE 5 5
regBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_ENH_CAP_LIST 0 0x104cc 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_FIRST_VF_OFFSET 0 0x104d1 1 0 5
	SRIOV_FIRST_VF_OFFSET 0 15
regBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_FUNC_DEP_LINK 0 0x104d0 1 0 5
	SRIOV_FUNC_DEP_LINK 0 7
regBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_INITIAL_VFS 0 0x104cf 1 0 5
	SRIOV_INITIAL_VFS 0 15
regBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_NUM_VFS 0 0x104d0 1 0 5
	SRIOV_NUM_VFS 0 15
regBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_STATUS 0 0x104ce 0 0 5
regBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_SUPPORTED_PAGE_SIZE 0 0x104d3 1 0 5
	SRIOV_SUPPORTED_PAGE_SIZE 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_SYSTEM_PAGE_SIZE 0 0x104d4 1 0 5
	SRIOV_SYSTEM_PAGE_SIZE 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_TOTAL_VFS 0 0x104cf 1 0 5
	SRIOV_TOTAL_VFS 0 15
regBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_0 0 0x104d5 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_1 0 0x104d6 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_2 0 0x104d7 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_3 0 0x104d8 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_4 0 0x104d9 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_5 0 0x104da 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_DEVICE_ID 0 0x104d2 1 0 5
	SRIOV_VF_DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_STRIDE 0 0x104d1 1 0 5
	SRIOV_VF_STRIDE 0 15
regBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG0 0 0x10462 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG1 0 0x10463 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG2 0 0x10464 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG3 0 0x10465 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_UNCORR_ERR_MASK 0 0x10456 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF1_0_PCIE_UNCORR_ERR_SEVERITY 0 0x10457 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF1_0_PCIE_UNCORR_ERR_STATUS 0 0x10455 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC1 0 0x10442 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC2 0 0x10443 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x10440 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR 0 0x10441 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR1_CAP 0 0x10531 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR1_CNTL 0 0x10532 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR2_CAP 0 0x10533 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR2_CNTL 0 0x10534 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR3_CAP 0 0x10535 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR3_CNTL 0 0x10536 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR4_CAP 0 0x10537 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR4_CNTL 0 0x10538 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR5_CAP 0 0x10539 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR5_CNTL 0 0x1053a 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR6_CAP 0 0x1053b 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR6_CNTL 0 0x1053c 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR_ENH_CAP_LIST 0 0x10530 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_0_PMI_CAP 0 0x10414 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV0_EPF1_0_PMI_CAP_LIST 0 0x10414 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF1_0_PMI_STATUS_CNTL 0 0x10415 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV0_EPF1_0_PROG_INTERFACE 0 0x10402 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF1_0_REVISION_ID 0 0x10402 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF1_0_ROM_BASE_ADDR 0 0x1040c 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_0_RTM1_PARITY_MISMATCH_STATUS_16GT 0 0x10509 1 0 5
	RTM1_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV0_EPF1_0_RTM2_PARITY_MISMATCH_STATUS_16GT 0 0x1050a 1 0 5
	RTM2_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV0_EPF1_0_RTR_DATA1 0 0x1055d 3 0 5
	RESET_TIME 0 11
	DLUP_TIME 12 23
	VALID 31 31
regBIF_CFG_DEV0_EPF1_0_RTR_DATA2 0 0x1055e 2 0 5
	FLR_TIME 0 11
	D3HOTD0_TIME 12 23
regBIF_CFG_DEV0_EPF1_0_STATUS 0 0x10401 10 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
regBIF_CFG_DEV0_EPF1_0_SUB_CLASS 0 0x10402 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF1_0_VENDOR_CAP_LIST 0 0x10412 3 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV0_EPF1_0_VENDOR_ID 0 0x10400 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF2_0_ADAPTER_ID 0 0x1080b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF2_0_ADAPTER_ID_W 0 0x10813 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF2_0_BASE_ADDR_1 0 0x10804 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF2_0_BASE_ADDR_2 0 0x10805 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF2_0_BASE_ADDR_3 0 0x10806 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF2_0_BASE_ADDR_4 0 0x10807 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF2_0_BASE_ADDR_5 0 0x10808 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF2_0_BASE_ADDR_6 0 0x10809 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF2_0_BASE_CLASS 0 0x10802 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF2_0_BIST 0 0x10803 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF2_0_CACHE_LINE 0 0x10803 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF2_0_CAP_PTR 0 0x1080d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF2_0_COMMAND 0 0x10801 10 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF2_0_DBESL_DBESLD 0 0x10818 2 0 5
	DBESL 0 3
	DBESLD 4 7
regBIF_CFG_DEV0_EPF2_0_DEVICE_CAP 0 0x1081a 9 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF2_0_DEVICE_CAP2 0 0x10822 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF2_0_DEVICE_CNTL 0 0x1081b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF2_0_DEVICE_CNTL2 0 0x10823 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF2_0_DEVICE_ID 0 0x10800 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF2_0_DEVICE_STATUS 0 0x1081b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF2_0_DEVICE_STATUS2 0 0x10823 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF2_0_FLADJ 0 0x10818 2 0 5
	FLADJ 0 5
	NFC 6 6
regBIF_CFG_DEV0_EPF2_0_HEADER 0 0x10803 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF2_0_INTERRUPT_LINE 0 0x1080f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF2_0_INTERRUPT_PIN 0 0x1080f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF2_0_LATENCY 0 0x10803 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF2_0_LINK_CAP 0 0x1081c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF2_0_LINK_CAP2 0 0x10824 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF2_0_LINK_CNTL 0 0x1081d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF2_0_LINK_CNTL2 0 0x10825 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF2_0_LINK_STATUS 0 0x1081d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF2_0_LINK_STATUS2 0 0x10825 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF2_0_MAX_LATENCY 0 0x1080f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF2_0_MIN_GRANT 0 0x1080f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF2_0_MSIX_CAP_LIST 0 0x10830 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF2_0_MSIX_MSG_CNTL 0 0x10830 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF2_0_MSIX_PBA 0 0x10832 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF2_0_MSIX_TABLE 0 0x10831 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF2_0_MSI_CAP_LIST 0 0x10828 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF2_0_MSI_EXT_MSG_DATA 0 0x1082a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF2_0_MSI_EXT_MSG_DATA_64 0 0x1082b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF2_0_MSI_MASK 0 0x1082b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF2_0_MSI_MASK_64 0 0x1082c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF2_0_MSI_MSG_ADDR_HI 0 0x1082a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF2_0_MSI_MSG_ADDR_LO 0 0x10829 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF2_0_MSI_MSG_CNTL 0 0x10828 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF2_0_MSI_MSG_DATA 0 0x1082a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF2_0_MSI_MSG_DATA_64 0 0x1082b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF2_0_MSI_PENDING 0 0x1082c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF2_0_MSI_PENDING_64 0 0x1082d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF2_0_PCIE_ACS_CAP 0 0x108a9 8 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV0_EPF2_0_PCIE_ACS_CNTL 0 0x108a9 7 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
regBIF_CFG_DEV0_EPF2_0_PCIE_ACS_ENH_CAP_LIST 0 0x108a8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_0_PCIE_ADV_ERR_CAP_CNTL 0 0x1085a 7 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
regBIF_CFG_DEV0_EPF2_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x10854 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_0_PCIE_ARI_CAP 0 0x108cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF2_0_PCIE_ARI_CNTL 0 0x108cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF2_0_PCIE_ARI_ENH_CAP_LIST 0 0x108ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_0_PCIE_BAR1_CAP 0 0x10881 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF2_0_PCIE_BAR1_CNTL 0 0x10882 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF2_0_PCIE_BAR2_CAP 0 0x10883 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF2_0_PCIE_BAR2_CNTL 0 0x10884 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF2_0_PCIE_BAR3_CAP 0 0x10885 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF2_0_PCIE_BAR3_CNTL 0 0x10886 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF2_0_PCIE_BAR4_CAP 0 0x10887 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF2_0_PCIE_BAR4_CNTL 0 0x10888 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF2_0_PCIE_BAR5_CAP 0 0x10889 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF2_0_PCIE_BAR5_CNTL 0 0x1088a 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF2_0_PCIE_BAR6_CAP 0 0x1088b 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF2_0_PCIE_BAR6_CNTL 0 0x1088c 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF2_0_PCIE_BAR_ENH_CAP_LIST 0 0x10880 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_0_PCIE_CAP 0 0x10819 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF2_0_PCIE_CAP_LIST 0 0x10819 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF2_0_PCIE_CORR_ERR_MASK 0 0x10859 7 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
regBIF_CFG_DEV0_EPF2_0_PCIE_CORR_ERR_STATUS 0 0x10858 7 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
regBIF_CFG_DEV0_EPF2_0_PCIE_DPA_CAP 0 0x10895 5 0 5
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV0_EPF2_0_PCIE_DPA_CNTL 0 0x10897 1 0 5
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV0_EPF2_0_PCIE_DPA_ENH_CAP_LIST 0 0x10894 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_0_PCIE_DPA_LATENCY_INDICATOR 0 0x10896 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV0_EPF2_0_PCIE_DPA_STATUS 0 0x10897 2 0 5
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x10898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x10898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x10898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x10898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x10899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x10899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x10899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x10899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_0_PCIE_HDR_LOG0 0 0x1085b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF2_0_PCIE_HDR_LOG1 0 0x1085c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF2_0_PCIE_HDR_LOG2 0 0x1085d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF2_0_PCIE_HDR_LOG3 0 0x1085e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF2_0_PCIE_PASID_CAP 0 0x108b5 3 0 5
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV0_EPF2_0_PCIE_PASID_CNTL 0 0x108b5 3 0 5
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV0_EPF2_0_PCIE_PASID_ENH_CAP_LIST 0 0x108b4 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_0_PCIE_PWR_BUDGET_CAP 0 0x10893 1 0 5
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV0_EPF2_0_PCIE_PWR_BUDGET_DATA 0 0x10892 6 0 5
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV0_EPF2_0_PCIE_PWR_BUDGET_DATA_SELECT 0 0x10891 1 0 5
	DATA_SELECT 0 7
regBIF_CFG_DEV0_EPF2_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x10890 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_0_PCIE_RTR_ENH_CAP_LIST 0 0x1095c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_0_PCIE_TLP_PREFIX_LOG0 0 0x10862 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF2_0_PCIE_TLP_PREFIX_LOG1 0 0x10863 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF2_0_PCIE_TLP_PREFIX_LOG2 0 0x10864 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF2_0_PCIE_TLP_PREFIX_LOG3 0 0x10865 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF2_0_PCIE_UNCORR_ERR_MASK 0 0x10856 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF2_0_PCIE_UNCORR_ERR_SEVERITY 0 0x10857 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF2_0_PCIE_UNCORR_ERR_STATUS 0 0x10855 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF2_0_PCIE_VENDOR_SPECIFIC1 0 0x10842 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF2_0_PCIE_VENDOR_SPECIFIC2 0 0x10843 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF2_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x10840 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_0_PCIE_VENDOR_SPECIFIC_HDR 0 0x10841 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF2_0_PMI_CAP 0 0x10814 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV0_EPF2_0_PMI_CAP_LIST 0 0x10814 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF2_0_PMI_STATUS_CNTL 0 0x10815 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV0_EPF2_0_PROG_INTERFACE 0 0x10802 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF2_0_REVISION_ID 0 0x10802 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF2_0_ROM_BASE_ADDR 0 0x1080c 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF2_0_RTR_DATA1 0 0x1095d 3 0 5
	RESET_TIME 0 11
	DLUP_TIME 12 23
	VALID 31 31
regBIF_CFG_DEV0_EPF2_0_RTR_DATA2 0 0x1095e 2 0 5
	FLR_TIME 0 11
	D3HOTD0_TIME 12 23
regBIF_CFG_DEV0_EPF2_0_SATA_CAP_0 0 0x10834 5 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
regBIF_CFG_DEV0_EPF2_0_SATA_CAP_1 0 0x10835 3 0 5
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
regBIF_CFG_DEV0_EPF2_0_SATA_IDP_DATA 0 0x10837 1 0 5
	IDP_DATA 0 31
regBIF_CFG_DEV0_EPF2_0_SATA_IDP_INDEX 0 0x10836 3 0 5
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
regBIF_CFG_DEV0_EPF2_0_SBRN 0 0x10818 1 0 5
	SBRN 0 7
regBIF_CFG_DEV0_EPF2_0_STATUS 0 0x10801 10 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
regBIF_CFG_DEV0_EPF2_0_SUB_CLASS 0 0x10802 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF2_0_VENDOR_CAP_LIST 0 0x10812 3 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV0_EPF2_0_VENDOR_ID 0 0x10800 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF3_0_ADAPTER_ID 0 0x10c0b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF3_0_ADAPTER_ID_W 0 0x10c13 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF3_0_BASE_ADDR_1 0 0x10c04 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF3_0_BASE_ADDR_2 0 0x10c05 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF3_0_BASE_ADDR_3 0 0x10c06 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF3_0_BASE_ADDR_4 0 0x10c07 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF3_0_BASE_ADDR_5 0 0x10c08 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF3_0_BASE_ADDR_6 0 0x10c09 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF3_0_BASE_CLASS 0 0x10c02 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF3_0_BIST 0 0x10c03 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF3_0_CACHE_LINE 0 0x10c03 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF3_0_CAP_PTR 0 0x10c0d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF3_0_COMMAND 0 0x10c01 10 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF3_0_DBESL_DBESLD 0 0x10c18 2 0 5
	DBESL 0 3
	DBESLD 4 7
regBIF_CFG_DEV0_EPF3_0_DEVICE_CAP 0 0x10c1a 9 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF3_0_DEVICE_CAP2 0 0x10c22 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF3_0_DEVICE_CNTL 0 0x10c1b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF3_0_DEVICE_CNTL2 0 0x10c23 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF3_0_DEVICE_ID 0 0x10c00 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF3_0_DEVICE_STATUS 0 0x10c1b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF3_0_DEVICE_STATUS2 0 0x10c23 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF3_0_FLADJ 0 0x10c18 2 0 5
	FLADJ 0 5
	NFC 6 6
regBIF_CFG_DEV0_EPF3_0_HEADER 0 0x10c03 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF3_0_INTERRUPT_LINE 0 0x10c0f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF3_0_INTERRUPT_PIN 0 0x10c0f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF3_0_LATENCY 0 0x10c03 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF3_0_LINK_CAP 0 0x10c1c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF3_0_LINK_CAP2 0 0x10c24 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF3_0_LINK_CNTL 0 0x10c1d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF3_0_LINK_CNTL2 0 0x10c25 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF3_0_LINK_STATUS 0 0x10c1d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF3_0_LINK_STATUS2 0 0x10c25 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF3_0_MAX_LATENCY 0 0x10c0f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF3_0_MIN_GRANT 0 0x10c0f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF3_0_MSIX_CAP_LIST 0 0x10c30 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF3_0_MSIX_MSG_CNTL 0 0x10c30 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF3_0_MSIX_PBA 0 0x10c32 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF3_0_MSIX_TABLE 0 0x10c31 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF3_0_MSI_CAP_LIST 0 0x10c28 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF3_0_MSI_EXT_MSG_DATA 0 0x10c2a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF3_0_MSI_EXT_MSG_DATA_64 0 0x10c2b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF3_0_MSI_MASK 0 0x10c2b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF3_0_MSI_MASK_64 0 0x10c2c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF3_0_MSI_MSG_ADDR_HI 0 0x10c2a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF3_0_MSI_MSG_ADDR_LO 0 0x10c29 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF3_0_MSI_MSG_CNTL 0 0x10c28 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF3_0_MSI_MSG_DATA 0 0x10c2a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF3_0_MSI_MSG_DATA_64 0 0x10c2b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF3_0_MSI_PENDING 0 0x10c2c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF3_0_MSI_PENDING_64 0 0x10c2d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF3_0_PCIE_ACS_CAP 0 0x10ca9 8 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV0_EPF3_0_PCIE_ACS_CNTL 0 0x10ca9 7 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
regBIF_CFG_DEV0_EPF3_0_PCIE_ACS_ENH_CAP_LIST 0 0x10ca8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_0_PCIE_ADV_ERR_CAP_CNTL 0 0x10c5a 7 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
regBIF_CFG_DEV0_EPF3_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x10c54 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_0_PCIE_ARI_CAP 0 0x10ccb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF3_0_PCIE_ARI_CNTL 0 0x10ccb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF3_0_PCIE_ARI_ENH_CAP_LIST 0 0x10cca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_0_PCIE_BAR1_CAP 0 0x10c81 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF3_0_PCIE_BAR1_CNTL 0 0x10c82 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF3_0_PCIE_BAR2_CAP 0 0x10c83 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF3_0_PCIE_BAR2_CNTL 0 0x10c84 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF3_0_PCIE_BAR3_CAP 0 0x10c85 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF3_0_PCIE_BAR3_CNTL 0 0x10c86 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF3_0_PCIE_BAR4_CAP 0 0x10c87 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF3_0_PCIE_BAR4_CNTL 0 0x10c88 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF3_0_PCIE_BAR5_CAP 0 0x10c89 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF3_0_PCIE_BAR5_CNTL 0 0x10c8a 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF3_0_PCIE_BAR6_CAP 0 0x10c8b 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF3_0_PCIE_BAR6_CNTL 0 0x10c8c 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF3_0_PCIE_BAR_ENH_CAP_LIST 0 0x10c80 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_0_PCIE_CAP 0 0x10c19 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF3_0_PCIE_CAP_LIST 0 0x10c19 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF3_0_PCIE_CORR_ERR_MASK 0 0x10c59 7 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
regBIF_CFG_DEV0_EPF3_0_PCIE_CORR_ERR_STATUS 0 0x10c58 7 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
regBIF_CFG_DEV0_EPF3_0_PCIE_DPA_CAP 0 0x10c95 5 0 5
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV0_EPF3_0_PCIE_DPA_CNTL 0 0x10c97 1 0 5
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV0_EPF3_0_PCIE_DPA_ENH_CAP_LIST 0 0x10c94 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_0_PCIE_DPA_LATENCY_INDICATOR 0 0x10c96 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV0_EPF3_0_PCIE_DPA_STATUS 0 0x10c97 2 0 5
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x10c98 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x10c98 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x10c98 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x10c98 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x10c99 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x10c99 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x10c99 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x10c99 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_0_PCIE_HDR_LOG0 0 0x10c5b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF3_0_PCIE_HDR_LOG1 0 0x10c5c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF3_0_PCIE_HDR_LOG2 0 0x10c5d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF3_0_PCIE_HDR_LOG3 0 0x10c5e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF3_0_PCIE_PASID_CAP 0 0x10cb5 3 0 5
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV0_EPF3_0_PCIE_PASID_CNTL 0 0x10cb5 3 0 5
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV0_EPF3_0_PCIE_PASID_ENH_CAP_LIST 0 0x10cb4 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_0_PCIE_PWR_BUDGET_CAP 0 0x10c93 1 0 5
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV0_EPF3_0_PCIE_PWR_BUDGET_DATA 0 0x10c92 6 0 5
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV0_EPF3_0_PCIE_PWR_BUDGET_DATA_SELECT 0 0x10c91 1 0 5
	DATA_SELECT 0 7
regBIF_CFG_DEV0_EPF3_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x10c90 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_0_PCIE_RTR_ENH_CAP_LIST 0 0x10d5c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_0_PCIE_TLP_PREFIX_LOG0 0 0x10c62 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF3_0_PCIE_TLP_PREFIX_LOG1 0 0x10c63 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF3_0_PCIE_TLP_PREFIX_LOG2 0 0x10c64 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF3_0_PCIE_TLP_PREFIX_LOG3 0 0x10c65 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF3_0_PCIE_UNCORR_ERR_MASK 0 0x10c56 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF3_0_PCIE_UNCORR_ERR_SEVERITY 0 0x10c57 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF3_0_PCIE_UNCORR_ERR_STATUS 0 0x10c55 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF3_0_PCIE_VENDOR_SPECIFIC1 0 0x10c42 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF3_0_PCIE_VENDOR_SPECIFIC2 0 0x10c43 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF3_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x10c40 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_0_PCIE_VENDOR_SPECIFIC_HDR 0 0x10c41 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF3_0_PMI_CAP 0 0x10c14 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV0_EPF3_0_PMI_CAP_LIST 0 0x10c14 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF3_0_PMI_STATUS_CNTL 0 0x10c15 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV0_EPF3_0_PROG_INTERFACE 0 0x10c02 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF3_0_REVISION_ID 0 0x10c02 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF3_0_ROM_BASE_ADDR 0 0x10c0c 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF3_0_RTR_DATA1 0 0x10d5d 3 0 5
	RESET_TIME 0 11
	DLUP_TIME 12 23
	VALID 31 31
regBIF_CFG_DEV0_EPF3_0_RTR_DATA2 0 0x10d5e 2 0 5
	FLR_TIME 0 11
	D3HOTD0_TIME 12 23
regBIF_CFG_DEV0_EPF3_0_SATA_CAP_0 0 0x10c34 5 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
regBIF_CFG_DEV0_EPF3_0_SATA_CAP_1 0 0x10c35 3 0 5
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
regBIF_CFG_DEV0_EPF3_0_SATA_IDP_DATA 0 0x10c37 1 0 5
	IDP_DATA 0 31
regBIF_CFG_DEV0_EPF3_0_SATA_IDP_INDEX 0 0x10c36 3 0 5
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
regBIF_CFG_DEV0_EPF3_0_SBRN 0 0x10c18 1 0 5
	SBRN 0 7
regBIF_CFG_DEV0_EPF3_0_STATUS 0 0x10c01 10 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
regBIF_CFG_DEV0_EPF3_0_SUB_CLASS 0 0x10c02 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF3_0_VENDOR_CAP_LIST 0 0x10c12 3 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV0_EPF3_0_VENDOR_ID 0 0x10c00 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF4_0_ADAPTER_ID 0 0x1100b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF4_0_ADAPTER_ID_W 0 0x11013 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF4_0_BASE_ADDR_1 0 0x11004 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF4_0_BASE_ADDR_2 0 0x11005 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF4_0_BASE_ADDR_3 0 0x11006 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF4_0_BASE_ADDR_4 0 0x11007 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF4_0_BASE_ADDR_5 0 0x11008 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF4_0_BASE_ADDR_6 0 0x11009 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF4_0_BASE_CLASS 0 0x11002 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF4_0_BIST 0 0x11003 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF4_0_CACHE_LINE 0 0x11003 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF4_0_CAP_PTR 0 0x1100d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF4_0_COMMAND 0 0x11001 10 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF4_0_DBESL_DBESLD 0 0x11018 2 0 5
	DBESL 0 3
	DBESLD 4 7
regBIF_CFG_DEV0_EPF4_0_DEVICE_CAP 0 0x1101a 9 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF4_0_DEVICE_CAP2 0 0x11022 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF4_0_DEVICE_CNTL 0 0x1101b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF4_0_DEVICE_CNTL2 0 0x11023 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF4_0_DEVICE_ID 0 0x11000 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF4_0_DEVICE_STATUS 0 0x1101b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF4_0_DEVICE_STATUS2 0 0x11023 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF4_0_FLADJ 0 0x11018 2 0 5
	FLADJ 0 5
	NFC 6 6
regBIF_CFG_DEV0_EPF4_0_HEADER 0 0x11003 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF4_0_INTERRUPT_LINE 0 0x1100f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF4_0_INTERRUPT_PIN 0 0x1100f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF4_0_LATENCY 0 0x11003 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF4_0_LINK_CAP 0 0x1101c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF4_0_LINK_CAP2 0 0x11024 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF4_0_LINK_CNTL 0 0x1101d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF4_0_LINK_CNTL2 0 0x11025 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF4_0_LINK_STATUS 0 0x1101d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF4_0_LINK_STATUS2 0 0x11025 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF4_0_MAX_LATENCY 0 0x1100f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF4_0_MIN_GRANT 0 0x1100f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF4_0_MSIX_CAP_LIST 0 0x11030 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF4_0_MSIX_MSG_CNTL 0 0x11030 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF4_0_MSIX_PBA 0 0x11032 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF4_0_MSIX_TABLE 0 0x11031 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF4_0_MSI_CAP_LIST 0 0x11028 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF4_0_MSI_EXT_MSG_DATA 0 0x1102a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF4_0_MSI_EXT_MSG_DATA_64 0 0x1102b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF4_0_MSI_MASK 0 0x1102b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF4_0_MSI_MASK_64 0 0x1102c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF4_0_MSI_MSG_ADDR_HI 0 0x1102a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF4_0_MSI_MSG_ADDR_LO 0 0x11029 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF4_0_MSI_MSG_CNTL 0 0x11028 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF4_0_MSI_MSG_DATA 0 0x1102a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF4_0_MSI_MSG_DATA_64 0 0x1102b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF4_0_MSI_PENDING 0 0x1102c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF4_0_MSI_PENDING_64 0 0x1102d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF4_0_PCIE_ACS_CAP 0 0x110a9 8 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV0_EPF4_0_PCIE_ACS_CNTL 0 0x110a9 7 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
regBIF_CFG_DEV0_EPF4_0_PCIE_ACS_ENH_CAP_LIST 0 0x110a8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF4_0_PCIE_ADV_ERR_CAP_CNTL 0 0x1105a 7 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
regBIF_CFG_DEV0_EPF4_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x11054 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF4_0_PCIE_ARI_CAP 0 0x110cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF4_0_PCIE_ARI_CNTL 0 0x110cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF4_0_PCIE_ARI_ENH_CAP_LIST 0 0x110ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF4_0_PCIE_BAR1_CAP 0 0x11081 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF4_0_PCIE_BAR1_CNTL 0 0x11082 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF4_0_PCIE_BAR2_CAP 0 0x11083 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF4_0_PCIE_BAR2_CNTL 0 0x11084 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF4_0_PCIE_BAR3_CAP 0 0x11085 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF4_0_PCIE_BAR3_CNTL 0 0x11086 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF4_0_PCIE_BAR4_CAP 0 0x11087 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF4_0_PCIE_BAR4_CNTL 0 0x11088 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF4_0_PCIE_BAR5_CAP 0 0x11089 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF4_0_PCIE_BAR5_CNTL 0 0x1108a 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF4_0_PCIE_BAR6_CAP 0 0x1108b 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF4_0_PCIE_BAR6_CNTL 0 0x1108c 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF4_0_PCIE_BAR_ENH_CAP_LIST 0 0x11080 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF4_0_PCIE_CAP 0 0x11019 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF4_0_PCIE_CAP_LIST 0 0x11019 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF4_0_PCIE_CORR_ERR_MASK 0 0x11059 7 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
regBIF_CFG_DEV0_EPF4_0_PCIE_CORR_ERR_STATUS 0 0x11058 7 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
regBIF_CFG_DEV0_EPF4_0_PCIE_DPA_CAP 0 0x11095 5 0 5
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV0_EPF4_0_PCIE_DPA_CNTL 0 0x11097 1 0 5
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV0_EPF4_0_PCIE_DPA_ENH_CAP_LIST 0 0x11094 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF4_0_PCIE_DPA_LATENCY_INDICATOR 0 0x11096 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV0_EPF4_0_PCIE_DPA_STATUS 0 0x11097 2 0 5
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV0_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x11098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x11098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x11098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x11098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x11099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x11099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x11099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x11099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF4_0_PCIE_HDR_LOG0 0 0x1105b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF4_0_PCIE_HDR_LOG1 0 0x1105c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF4_0_PCIE_HDR_LOG2 0 0x1105d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF4_0_PCIE_HDR_LOG3 0 0x1105e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF4_0_PCIE_PASID_CAP 0 0x110b5 3 0 5
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV0_EPF4_0_PCIE_PASID_CNTL 0 0x110b5 3 0 5
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV0_EPF4_0_PCIE_PASID_ENH_CAP_LIST 0 0x110b4 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF4_0_PCIE_PWR_BUDGET_CAP 0 0x11093 1 0 5
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV0_EPF4_0_PCIE_PWR_BUDGET_DATA 0 0x11092 6 0 5
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV0_EPF4_0_PCIE_PWR_BUDGET_DATA_SELECT 0 0x11091 1 0 5
	DATA_SELECT 0 7
regBIF_CFG_DEV0_EPF4_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x11090 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF4_0_PCIE_RTR_ENH_CAP_LIST 0 0x1115c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF4_0_PCIE_TLP_PREFIX_LOG0 0 0x11062 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF4_0_PCIE_TLP_PREFIX_LOG1 0 0x11063 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF4_0_PCIE_TLP_PREFIX_LOG2 0 0x11064 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF4_0_PCIE_TLP_PREFIX_LOG3 0 0x11065 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF4_0_PCIE_UNCORR_ERR_MASK 0 0x11056 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF4_0_PCIE_UNCORR_ERR_SEVERITY 0 0x11057 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF4_0_PCIE_UNCORR_ERR_STATUS 0 0x11055 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF4_0_PCIE_VENDOR_SPECIFIC1 0 0x11042 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF4_0_PCIE_VENDOR_SPECIFIC2 0 0x11043 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF4_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x11040 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF4_0_PCIE_VENDOR_SPECIFIC_HDR 0 0x11041 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF4_0_PMI_CAP 0 0x11014 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV0_EPF4_0_PMI_CAP_LIST 0 0x11014 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF4_0_PMI_STATUS_CNTL 0 0x11015 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV0_EPF4_0_PROG_INTERFACE 0 0x11002 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF4_0_REVISION_ID 0 0x11002 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF4_0_ROM_BASE_ADDR 0 0x1100c 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF4_0_RTR_DATA1 0 0x1115d 3 0 5
	RESET_TIME 0 11
	DLUP_TIME 12 23
	VALID 31 31
regBIF_CFG_DEV0_EPF4_0_RTR_DATA2 0 0x1115e 2 0 5
	FLR_TIME 0 11
	D3HOTD0_TIME 12 23
regBIF_CFG_DEV0_EPF4_0_SATA_CAP_0 0 0x11034 5 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
regBIF_CFG_DEV0_EPF4_0_SATA_CAP_1 0 0x11035 3 0 5
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
regBIF_CFG_DEV0_EPF4_0_SATA_IDP_DATA 0 0x11037 1 0 5
	IDP_DATA 0 31
regBIF_CFG_DEV0_EPF4_0_SATA_IDP_INDEX 0 0x11036 3 0 5
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
regBIF_CFG_DEV0_EPF4_0_SBRN 0 0x11018 1 0 5
	SBRN 0 7
regBIF_CFG_DEV0_EPF4_0_STATUS 0 0x11001 10 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
regBIF_CFG_DEV0_EPF4_0_SUB_CLASS 0 0x11002 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF4_0_VENDOR_CAP_LIST 0 0x11012 3 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV0_EPF4_0_VENDOR_ID 0 0x11000 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF5_0_ADAPTER_ID 0 0x1140b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF5_0_ADAPTER_ID_W 0 0x11413 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF5_0_BASE_ADDR_1 0 0x11404 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF5_0_BASE_ADDR_2 0 0x11405 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF5_0_BASE_ADDR_3 0 0x11406 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF5_0_BASE_ADDR_4 0 0x11407 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF5_0_BASE_ADDR_5 0 0x11408 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF5_0_BASE_ADDR_6 0 0x11409 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF5_0_BASE_CLASS 0 0x11402 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF5_0_BIST 0 0x11403 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF5_0_CACHE_LINE 0 0x11403 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF5_0_CAP_PTR 0 0x1140d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF5_0_COMMAND 0 0x11401 10 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF5_0_DBESL_DBESLD 0 0x11418 2 0 5
	DBESL 0 3
	DBESLD 4 7
regBIF_CFG_DEV0_EPF5_0_DEVICE_CAP 0 0x1141a 9 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF5_0_DEVICE_CAP2 0 0x11422 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF5_0_DEVICE_CNTL 0 0x1141b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF5_0_DEVICE_CNTL2 0 0x11423 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF5_0_DEVICE_ID 0 0x11400 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF5_0_DEVICE_STATUS 0 0x1141b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF5_0_DEVICE_STATUS2 0 0x11423 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF5_0_FLADJ 0 0x11418 2 0 5
	FLADJ 0 5
	NFC 6 6
regBIF_CFG_DEV0_EPF5_0_HEADER 0 0x11403 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF5_0_INTERRUPT_LINE 0 0x1140f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF5_0_INTERRUPT_PIN 0 0x1140f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF5_0_LATENCY 0 0x11403 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF5_0_LINK_CAP 0 0x1141c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF5_0_LINK_CAP2 0 0x11424 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF5_0_LINK_CNTL 0 0x1141d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF5_0_LINK_CNTL2 0 0x11425 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF5_0_LINK_STATUS 0 0x1141d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF5_0_LINK_STATUS2 0 0x11425 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF5_0_MAX_LATENCY 0 0x1140f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF5_0_MIN_GRANT 0 0x1140f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF5_0_MSIX_CAP_LIST 0 0x11430 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF5_0_MSIX_MSG_CNTL 0 0x11430 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF5_0_MSIX_PBA 0 0x11432 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF5_0_MSIX_TABLE 0 0x11431 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF5_0_MSI_CAP_LIST 0 0x11428 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF5_0_MSI_EXT_MSG_DATA 0 0x1142a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF5_0_MSI_EXT_MSG_DATA_64 0 0x1142b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF5_0_MSI_MASK 0 0x1142b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF5_0_MSI_MASK_64 0 0x1142c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF5_0_MSI_MSG_ADDR_HI 0 0x1142a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF5_0_MSI_MSG_ADDR_LO 0 0x11429 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF5_0_MSI_MSG_CNTL 0 0x11428 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF5_0_MSI_MSG_DATA 0 0x1142a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF5_0_MSI_MSG_DATA_64 0 0x1142b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF5_0_MSI_PENDING 0 0x1142c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF5_0_MSI_PENDING_64 0 0x1142d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF5_0_PCIE_ACS_CAP 0 0x114a9 8 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV0_EPF5_0_PCIE_ACS_CNTL 0 0x114a9 7 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
regBIF_CFG_DEV0_EPF5_0_PCIE_ACS_ENH_CAP_LIST 0 0x114a8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF5_0_PCIE_ADV_ERR_CAP_CNTL 0 0x1145a 7 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
regBIF_CFG_DEV0_EPF5_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x11454 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF5_0_PCIE_ARI_CAP 0 0x114cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF5_0_PCIE_ARI_CNTL 0 0x114cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF5_0_PCIE_ARI_ENH_CAP_LIST 0 0x114ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF5_0_PCIE_BAR1_CAP 0 0x11481 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF5_0_PCIE_BAR1_CNTL 0 0x11482 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF5_0_PCIE_BAR2_CAP 0 0x11483 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF5_0_PCIE_BAR2_CNTL 0 0x11484 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF5_0_PCIE_BAR3_CAP 0 0x11485 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF5_0_PCIE_BAR3_CNTL 0 0x11486 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF5_0_PCIE_BAR4_CAP 0 0x11487 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF5_0_PCIE_BAR4_CNTL 0 0x11488 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF5_0_PCIE_BAR5_CAP 0 0x11489 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF5_0_PCIE_BAR5_CNTL 0 0x1148a 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF5_0_PCIE_BAR6_CAP 0 0x1148b 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF5_0_PCIE_BAR6_CNTL 0 0x1148c 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF5_0_PCIE_BAR_ENH_CAP_LIST 0 0x11480 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF5_0_PCIE_CAP 0 0x11419 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF5_0_PCIE_CAP_LIST 0 0x11419 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF5_0_PCIE_CORR_ERR_MASK 0 0x11459 7 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
regBIF_CFG_DEV0_EPF5_0_PCIE_CORR_ERR_STATUS 0 0x11458 7 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
regBIF_CFG_DEV0_EPF5_0_PCIE_DPA_CAP 0 0x11495 5 0 5
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV0_EPF5_0_PCIE_DPA_CNTL 0 0x11497 1 0 5
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV0_EPF5_0_PCIE_DPA_ENH_CAP_LIST 0 0x11494 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF5_0_PCIE_DPA_LATENCY_INDICATOR 0 0x11496 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV0_EPF5_0_PCIE_DPA_STATUS 0 0x11497 2 0 5
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV0_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x11498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x11498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x11498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x11498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x11499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x11499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x11499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x11499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF5_0_PCIE_HDR_LOG0 0 0x1145b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF5_0_PCIE_HDR_LOG1 0 0x1145c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF5_0_PCIE_HDR_LOG2 0 0x1145d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF5_0_PCIE_HDR_LOG3 0 0x1145e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF5_0_PCIE_PASID_CAP 0 0x114b5 3 0 5
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV0_EPF5_0_PCIE_PASID_CNTL 0 0x114b5 3 0 5
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV0_EPF5_0_PCIE_PASID_ENH_CAP_LIST 0 0x114b4 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF5_0_PCIE_PWR_BUDGET_CAP 0 0x11493 1 0 5
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV0_EPF5_0_PCIE_PWR_BUDGET_DATA 0 0x11492 6 0 5
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV0_EPF5_0_PCIE_PWR_BUDGET_DATA_SELECT 0 0x11491 1 0 5
	DATA_SELECT 0 7
regBIF_CFG_DEV0_EPF5_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x11490 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF5_0_PCIE_RTR_ENH_CAP_LIST 0 0x1155c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF5_0_PCIE_TLP_PREFIX_LOG0 0 0x11462 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF5_0_PCIE_TLP_PREFIX_LOG1 0 0x11463 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF5_0_PCIE_TLP_PREFIX_LOG2 0 0x11464 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF5_0_PCIE_TLP_PREFIX_LOG3 0 0x11465 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF5_0_PCIE_UNCORR_ERR_MASK 0 0x11456 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF5_0_PCIE_UNCORR_ERR_SEVERITY 0 0x11457 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF5_0_PCIE_UNCORR_ERR_STATUS 0 0x11455 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF5_0_PCIE_VENDOR_SPECIFIC1 0 0x11442 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF5_0_PCIE_VENDOR_SPECIFIC2 0 0x11443 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF5_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x11440 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF5_0_PCIE_VENDOR_SPECIFIC_HDR 0 0x11441 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF5_0_PMI_CAP 0 0x11414 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV0_EPF5_0_PMI_CAP_LIST 0 0x11414 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF5_0_PMI_STATUS_CNTL 0 0x11415 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV0_EPF5_0_PROG_INTERFACE 0 0x11402 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF5_0_REVISION_ID 0 0x11402 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF5_0_ROM_BASE_ADDR 0 0x1140c 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF5_0_RTR_DATA1 0 0x1155d 3 0 5
	RESET_TIME 0 11
	DLUP_TIME 12 23
	VALID 31 31
regBIF_CFG_DEV0_EPF5_0_RTR_DATA2 0 0x1155e 2 0 5
	FLR_TIME 0 11
	D3HOTD0_TIME 12 23
regBIF_CFG_DEV0_EPF5_0_SATA_CAP_0 0 0x11434 5 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
regBIF_CFG_DEV0_EPF5_0_SATA_CAP_1 0 0x11435 3 0 5
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
regBIF_CFG_DEV0_EPF5_0_SATA_IDP_DATA 0 0x11437 1 0 5
	IDP_DATA 0 31
regBIF_CFG_DEV0_EPF5_0_SATA_IDP_INDEX 0 0x11436 3 0 5
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
regBIF_CFG_DEV0_EPF5_0_SBRN 0 0x11418 1 0 5
	SBRN 0 7
regBIF_CFG_DEV0_EPF5_0_STATUS 0 0x11401 10 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
regBIF_CFG_DEV0_EPF5_0_SUB_CLASS 0 0x11402 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF5_0_VENDOR_CAP_LIST 0 0x11412 3 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV0_EPF5_0_VENDOR_ID 0 0x11400 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF6_0_ADAPTER_ID 0 0x1180b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF6_0_ADAPTER_ID_W 0 0x11813 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF6_0_BASE_ADDR_1 0 0x11804 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF6_0_BASE_ADDR_2 0 0x11805 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF6_0_BASE_ADDR_3 0 0x11806 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF6_0_BASE_ADDR_4 0 0x11807 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF6_0_BASE_ADDR_5 0 0x11808 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF6_0_BASE_ADDR_6 0 0x11809 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF6_0_BASE_CLASS 0 0x11802 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF6_0_BIST 0 0x11803 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF6_0_CACHE_LINE 0 0x11803 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF6_0_CAP_PTR 0 0x1180d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF6_0_COMMAND 0 0x11801 10 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF6_0_DBESL_DBESLD 0 0x11818 2 0 5
	DBESL 0 3
	DBESLD 4 7
regBIF_CFG_DEV0_EPF6_0_DEVICE_CAP 0 0x1181a 9 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF6_0_DEVICE_CAP2 0 0x11822 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF6_0_DEVICE_CNTL 0 0x1181b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF6_0_DEVICE_CNTL2 0 0x11823 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF6_0_DEVICE_ID 0 0x11800 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF6_0_DEVICE_STATUS 0 0x1181b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF6_0_DEVICE_STATUS2 0 0x11823 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF6_0_FLADJ 0 0x11818 2 0 5
	FLADJ 0 5
	NFC 6 6
regBIF_CFG_DEV0_EPF6_0_HEADER 0 0x11803 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF6_0_INTERRUPT_LINE 0 0x1180f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF6_0_INTERRUPT_PIN 0 0x1180f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF6_0_LATENCY 0 0x11803 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF6_0_LINK_CAP 0 0x1181c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF6_0_LINK_CAP2 0 0x11824 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF6_0_LINK_CNTL 0 0x1181d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF6_0_LINK_CNTL2 0 0x11825 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF6_0_LINK_STATUS 0 0x1181d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF6_0_LINK_STATUS2 0 0x11825 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF6_0_MAX_LATENCY 0 0x1180f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF6_0_MIN_GRANT 0 0x1180f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF6_0_MSIX_CAP_LIST 0 0x11830 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF6_0_MSIX_MSG_CNTL 0 0x11830 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF6_0_MSIX_PBA 0 0x11832 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF6_0_MSIX_TABLE 0 0x11831 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF6_0_MSI_CAP_LIST 0 0x11828 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF6_0_MSI_EXT_MSG_DATA 0 0x1182a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF6_0_MSI_EXT_MSG_DATA_64 0 0x1182b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF6_0_MSI_MASK 0 0x1182b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF6_0_MSI_MASK_64 0 0x1182c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF6_0_MSI_MSG_ADDR_HI 0 0x1182a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF6_0_MSI_MSG_ADDR_LO 0 0x11829 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF6_0_MSI_MSG_CNTL 0 0x11828 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF6_0_MSI_MSG_DATA 0 0x1182a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF6_0_MSI_MSG_DATA_64 0 0x1182b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF6_0_MSI_PENDING 0 0x1182c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF6_0_MSI_PENDING_64 0 0x1182d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF6_0_PCIE_ACS_CAP 0 0x118a9 8 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV0_EPF6_0_PCIE_ACS_CNTL 0 0x118a9 7 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
regBIF_CFG_DEV0_EPF6_0_PCIE_ACS_ENH_CAP_LIST 0 0x118a8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF6_0_PCIE_ADV_ERR_CAP_CNTL 0 0x1185a 7 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
regBIF_CFG_DEV0_EPF6_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x11854 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF6_0_PCIE_ARI_CAP 0 0x118cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF6_0_PCIE_ARI_CNTL 0 0x118cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF6_0_PCIE_ARI_ENH_CAP_LIST 0 0x118ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF6_0_PCIE_BAR1_CAP 0 0x11881 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF6_0_PCIE_BAR1_CNTL 0 0x11882 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF6_0_PCIE_BAR2_CAP 0 0x11883 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF6_0_PCIE_BAR2_CNTL 0 0x11884 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF6_0_PCIE_BAR3_CAP 0 0x11885 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF6_0_PCIE_BAR3_CNTL 0 0x11886 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF6_0_PCIE_BAR4_CAP 0 0x11887 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF6_0_PCIE_BAR4_CNTL 0 0x11888 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF6_0_PCIE_BAR5_CAP 0 0x11889 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF6_0_PCIE_BAR5_CNTL 0 0x1188a 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF6_0_PCIE_BAR6_CAP 0 0x1188b 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF6_0_PCIE_BAR6_CNTL 0 0x1188c 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF6_0_PCIE_BAR_ENH_CAP_LIST 0 0x11880 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF6_0_PCIE_CAP 0 0x11819 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF6_0_PCIE_CAP_LIST 0 0x11819 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF6_0_PCIE_CORR_ERR_MASK 0 0x11859 7 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
regBIF_CFG_DEV0_EPF6_0_PCIE_CORR_ERR_STATUS 0 0x11858 7 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
regBIF_CFG_DEV0_EPF6_0_PCIE_DPA_CAP 0 0x11895 5 0 5
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV0_EPF6_0_PCIE_DPA_CNTL 0 0x11897 1 0 5
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV0_EPF6_0_PCIE_DPA_ENH_CAP_LIST 0 0x11894 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF6_0_PCIE_DPA_LATENCY_INDICATOR 0 0x11896 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV0_EPF6_0_PCIE_DPA_STATUS 0 0x11897 2 0 5
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV0_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x11898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x11898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x11898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x11898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x11899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x11899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x11899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x11899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF6_0_PCIE_HDR_LOG0 0 0x1185b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF6_0_PCIE_HDR_LOG1 0 0x1185c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF6_0_PCIE_HDR_LOG2 0 0x1185d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF6_0_PCIE_HDR_LOG3 0 0x1185e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF6_0_PCIE_PASID_CAP 0 0x118b5 3 0 5
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV0_EPF6_0_PCIE_PASID_CNTL 0 0x118b5 3 0 5
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV0_EPF6_0_PCIE_PASID_ENH_CAP_LIST 0 0x118b4 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF6_0_PCIE_PWR_BUDGET_CAP 0 0x11893 1 0 5
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV0_EPF6_0_PCIE_PWR_BUDGET_DATA 0 0x11892 6 0 5
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV0_EPF6_0_PCIE_PWR_BUDGET_DATA_SELECT 0 0x11891 1 0 5
	DATA_SELECT 0 7
regBIF_CFG_DEV0_EPF6_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x11890 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF6_0_PCIE_RTR_ENH_CAP_LIST 0 0x1195c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF6_0_PCIE_TLP_PREFIX_LOG0 0 0x11862 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF6_0_PCIE_TLP_PREFIX_LOG1 0 0x11863 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF6_0_PCIE_TLP_PREFIX_LOG2 0 0x11864 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF6_0_PCIE_TLP_PREFIX_LOG3 0 0x11865 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF6_0_PCIE_UNCORR_ERR_MASK 0 0x11856 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF6_0_PCIE_UNCORR_ERR_SEVERITY 0 0x11857 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF6_0_PCIE_UNCORR_ERR_STATUS 0 0x11855 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF6_0_PCIE_VENDOR_SPECIFIC1 0 0x11842 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF6_0_PCIE_VENDOR_SPECIFIC2 0 0x11843 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF6_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x11840 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF6_0_PCIE_VENDOR_SPECIFIC_HDR 0 0x11841 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF6_0_PMI_CAP 0 0x11814 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV0_EPF6_0_PMI_CAP_LIST 0 0x11814 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF6_0_PMI_STATUS_CNTL 0 0x11815 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV0_EPF6_0_PROG_INTERFACE 0 0x11802 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF6_0_REVISION_ID 0 0x11802 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF6_0_ROM_BASE_ADDR 0 0x1180c 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF6_0_RTR_DATA1 0 0x1195d 3 0 5
	RESET_TIME 0 11
	DLUP_TIME 12 23
	VALID 31 31
regBIF_CFG_DEV0_EPF6_0_RTR_DATA2 0 0x1195e 2 0 5
	FLR_TIME 0 11
	D3HOTD0_TIME 12 23
regBIF_CFG_DEV0_EPF6_0_SATA_CAP_0 0 0x11834 5 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
regBIF_CFG_DEV0_EPF6_0_SATA_CAP_1 0 0x11835 3 0 5
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
regBIF_CFG_DEV0_EPF6_0_SATA_IDP_DATA 0 0x11837 1 0 5
	IDP_DATA 0 31
regBIF_CFG_DEV0_EPF6_0_SATA_IDP_INDEX 0 0x11836 3 0 5
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
regBIF_CFG_DEV0_EPF6_0_SBRN 0 0x11818 1 0 5
	SBRN 0 7
regBIF_CFG_DEV0_EPF6_0_STATUS 0 0x11801 10 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
regBIF_CFG_DEV0_EPF6_0_SUB_CLASS 0 0x11802 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF6_0_VENDOR_CAP_LIST 0 0x11812 3 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV0_EPF6_0_VENDOR_ID 0 0x11800 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF7_0_ADAPTER_ID 0 0x11c0b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF7_0_ADAPTER_ID_W 0 0x11c13 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF7_0_BASE_ADDR_1 0 0x11c04 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF7_0_BASE_ADDR_2 0 0x11c05 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF7_0_BASE_ADDR_3 0 0x11c06 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF7_0_BASE_ADDR_4 0 0x11c07 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF7_0_BASE_ADDR_5 0 0x11c08 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF7_0_BASE_ADDR_6 0 0x11c09 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF7_0_BASE_CLASS 0 0x11c02 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF7_0_BIST 0 0x11c03 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF7_0_CACHE_LINE 0 0x11c03 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF7_0_CAP_PTR 0 0x11c0d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF7_0_COMMAND 0 0x11c01 10 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF7_0_DBESL_DBESLD 0 0x11c18 2 0 5
	DBESL 0 3
	DBESLD 4 7
regBIF_CFG_DEV0_EPF7_0_DEVICE_CAP 0 0x11c1a 9 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF7_0_DEVICE_CAP2 0 0x11c22 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF7_0_DEVICE_CNTL 0 0x11c1b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF7_0_DEVICE_CNTL2 0 0x11c23 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF7_0_DEVICE_ID 0 0x11c00 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF7_0_DEVICE_STATUS 0 0x11c1b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF7_0_DEVICE_STATUS2 0 0x11c23 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF7_0_FLADJ 0 0x11c18 2 0 5
	FLADJ 0 5
	NFC 6 6
regBIF_CFG_DEV0_EPF7_0_HEADER 0 0x11c03 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF7_0_INTERRUPT_LINE 0 0x11c0f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF7_0_INTERRUPT_PIN 0 0x11c0f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF7_0_LATENCY 0 0x11c03 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF7_0_LINK_CAP 0 0x11c1c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF7_0_LINK_CAP2 0 0x11c24 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF7_0_LINK_CNTL 0 0x11c1d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF7_0_LINK_CNTL2 0 0x11c25 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF7_0_LINK_STATUS 0 0x11c1d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF7_0_LINK_STATUS2 0 0x11c25 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF7_0_MAX_LATENCY 0 0x11c0f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF7_0_MIN_GRANT 0 0x11c0f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF7_0_MSIX_CAP_LIST 0 0x11c30 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF7_0_MSIX_MSG_CNTL 0 0x11c30 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF7_0_MSIX_PBA 0 0x11c32 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF7_0_MSIX_TABLE 0 0x11c31 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF7_0_MSI_CAP_LIST 0 0x11c28 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF7_0_MSI_EXT_MSG_DATA 0 0x11c2a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF7_0_MSI_EXT_MSG_DATA_64 0 0x11c2b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF7_0_MSI_MASK 0 0x11c2b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF7_0_MSI_MASK_64 0 0x11c2c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF7_0_MSI_MSG_ADDR_HI 0 0x11c2a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF7_0_MSI_MSG_ADDR_LO 0 0x11c29 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF7_0_MSI_MSG_CNTL 0 0x11c28 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF7_0_MSI_MSG_DATA 0 0x11c2a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF7_0_MSI_MSG_DATA_64 0 0x11c2b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF7_0_MSI_PENDING 0 0x11c2c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF7_0_MSI_PENDING_64 0 0x11c2d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF7_0_PCIE_ACS_CAP 0 0x11ca9 8 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV0_EPF7_0_PCIE_ACS_CNTL 0 0x11ca9 7 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
regBIF_CFG_DEV0_EPF7_0_PCIE_ACS_ENH_CAP_LIST 0 0x11ca8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF7_0_PCIE_ADV_ERR_CAP_CNTL 0 0x11c5a 7 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
regBIF_CFG_DEV0_EPF7_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x11c54 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF7_0_PCIE_ARI_CAP 0 0x11ccb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF7_0_PCIE_ARI_CNTL 0 0x11ccb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF7_0_PCIE_ARI_ENH_CAP_LIST 0 0x11cca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF7_0_PCIE_BAR1_CAP 0 0x11c81 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF7_0_PCIE_BAR1_CNTL 0 0x11c82 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF7_0_PCIE_BAR2_CAP 0 0x11c83 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF7_0_PCIE_BAR2_CNTL 0 0x11c84 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF7_0_PCIE_BAR3_CAP 0 0x11c85 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF7_0_PCIE_BAR3_CNTL 0 0x11c86 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF7_0_PCIE_BAR4_CAP 0 0x11c87 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF7_0_PCIE_BAR4_CNTL 0 0x11c88 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF7_0_PCIE_BAR5_CAP 0 0x11c89 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF7_0_PCIE_BAR5_CNTL 0 0x11c8a 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF7_0_PCIE_BAR6_CAP 0 0x11c8b 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF7_0_PCIE_BAR6_CNTL 0 0x11c8c 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF7_0_PCIE_BAR_ENH_CAP_LIST 0 0x11c80 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF7_0_PCIE_CAP 0 0x11c19 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF7_0_PCIE_CAP_LIST 0 0x11c19 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF7_0_PCIE_CORR_ERR_MASK 0 0x11c59 7 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
regBIF_CFG_DEV0_EPF7_0_PCIE_CORR_ERR_STATUS 0 0x11c58 7 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
regBIF_CFG_DEV0_EPF7_0_PCIE_DPA_CAP 0 0x11c95 5 0 5
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV0_EPF7_0_PCIE_DPA_CNTL 0 0x11c97 1 0 5
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV0_EPF7_0_PCIE_DPA_ENH_CAP_LIST 0 0x11c94 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF7_0_PCIE_DPA_LATENCY_INDICATOR 0 0x11c96 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV0_EPF7_0_PCIE_DPA_STATUS 0 0x11c97 2 0 5
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV0_EPF7_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x11c98 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF7_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x11c98 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF7_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x11c98 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF7_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x11c98 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF7_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x11c99 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF7_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x11c99 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF7_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x11c99 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF7_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x11c99 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF7_0_PCIE_HDR_LOG0 0 0x11c5b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF7_0_PCIE_HDR_LOG1 0 0x11c5c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF7_0_PCIE_HDR_LOG2 0 0x11c5d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF7_0_PCIE_HDR_LOG3 0 0x11c5e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF7_0_PCIE_PASID_CAP 0 0x11cb5 3 0 5
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV0_EPF7_0_PCIE_PASID_CNTL 0 0x11cb5 3 0 5
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV0_EPF7_0_PCIE_PASID_ENH_CAP_LIST 0 0x11cb4 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF7_0_PCIE_PWR_BUDGET_CAP 0 0x11c93 1 0 5
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV0_EPF7_0_PCIE_PWR_BUDGET_DATA 0 0x11c92 6 0 5
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV0_EPF7_0_PCIE_PWR_BUDGET_DATA_SELECT 0 0x11c91 1 0 5
	DATA_SELECT 0 7
regBIF_CFG_DEV0_EPF7_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x11c90 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF7_0_PCIE_RTR_ENH_CAP_LIST 0 0x11d5c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF7_0_PCIE_TLP_PREFIX_LOG0 0 0x11c62 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF7_0_PCIE_TLP_PREFIX_LOG1 0 0x11c63 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF7_0_PCIE_TLP_PREFIX_LOG2 0 0x11c64 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF7_0_PCIE_TLP_PREFIX_LOG3 0 0x11c65 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF7_0_PCIE_UNCORR_ERR_MASK 0 0x11c56 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF7_0_PCIE_UNCORR_ERR_SEVERITY 0 0x11c57 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF7_0_PCIE_UNCORR_ERR_STATUS 0 0x11c55 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF7_0_PCIE_VENDOR_SPECIFIC1 0 0x11c42 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF7_0_PCIE_VENDOR_SPECIFIC2 0 0x11c43 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF7_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x11c40 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF7_0_PCIE_VENDOR_SPECIFIC_HDR 0 0x11c41 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF7_0_PMI_CAP 0 0x11c14 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV0_EPF7_0_PMI_CAP_LIST 0 0x11c14 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF7_0_PMI_STATUS_CNTL 0 0x11c15 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV0_EPF7_0_PROG_INTERFACE 0 0x11c02 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF7_0_REVISION_ID 0 0x11c02 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF7_0_ROM_BASE_ADDR 0 0x11c0c 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF7_0_RTR_DATA1 0 0x11d5d 3 0 5
	RESET_TIME 0 11
	DLUP_TIME 12 23
	VALID 31 31
regBIF_CFG_DEV0_EPF7_0_RTR_DATA2 0 0x11d5e 2 0 5
	FLR_TIME 0 11
	D3HOTD0_TIME 12 23
regBIF_CFG_DEV0_EPF7_0_SATA_CAP_0 0 0x11c34 5 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
regBIF_CFG_DEV0_EPF7_0_SATA_CAP_1 0 0x11c35 3 0 5
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
regBIF_CFG_DEV0_EPF7_0_SATA_IDP_DATA 0 0x11c37 1 0 5
	IDP_DATA 0 31
regBIF_CFG_DEV0_EPF7_0_SATA_IDP_INDEX 0 0x11c36 3 0 5
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
regBIF_CFG_DEV0_EPF7_0_SBRN 0 0x11c18 1 0 5
	SBRN 0 7
regBIF_CFG_DEV0_EPF7_0_STATUS 0 0x11c01 10 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
regBIF_CFG_DEV0_EPF7_0_SUB_CLASS 0 0x11c02 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF7_0_VENDOR_CAP_LIST 0 0x11c12 3 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV0_EPF7_0_VENDOR_ID 0 0x11c00 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_RC0_BASE_ADDR_1 0 0x4 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_RC0_BASE_ADDR_2 0 0x5 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_RC0_BASE_CLASS 0 0x2 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_RC0_BIST 0 0x3 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_RC0_CACHE_LINE 0 0x3 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_RC0_CAP_PTR 0 0xd 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_RC0_COMMAND 0 0x1 10 0 5
	IOEN_DN 0 0
	MEMEN_DN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_RC0_DATA_LINK_FEATURE_CAP 0 0x101 2 0 5
	LOCAL_DLF_SUPPORTED 0 22
	DLF_EXCHANGE_ENABLE 31 31
regBIF_CFG_DEV0_RC0_DATA_LINK_FEATURE_STATUS 0 0x102 2 0 5
	REMOTE_DLF_SUPPORTED 0 22
	REMOTE_DLF_SUPPORTED_VALID 31 31
regBIF_CFG_DEV0_RC0_DEVICE_CAP 0 0x17 7 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_RC0_DEVICE_CAP2 0 0x1f 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_RC0_DEVICE_CNTL 0 0x18 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	BRIDGE_CFG_RETRY_EN 15 15
regBIF_CFG_DEV0_RC0_DEVICE_CNTL2 0 0x20 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_RC0_DEVICE_ID 0 0x0 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_RC0_DEVICE_STATUS 0 0x18 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_RC0_DEVICE_STATUS2 0 0x20 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_RC0_EXT_BRIDGE_CNTL 0 0x10 1 0 5
	IO_PORT_80_EN 0 0
regBIF_CFG_DEV0_RC0_HEADER 0 0x3 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_RC0_INTERRUPT_LINE 0 0xf 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_RC0_INTERRUPT_PIN 0 0xf 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_RC0_IO_BASE_LIMIT 0 0x7 4 0 5
	IO_BASE_TYPE 0 3
	IO_BASE 4 7
	IO_LIMIT_TYPE 8 11
	IO_LIMIT 12 15
regBIF_CFG_DEV0_RC0_IO_BASE_LIMIT_HI 0 0xc 2 0 5
	IO_BASE_31_16 0 15
	IO_LIMIT_31_16 16 31
regBIF_CFG_DEV0_RC0_IRQ_BRIDGE_CNTL 0 0xf 12 0 5
	PARITY_RESPONSE_EN 0 0
	SERR_EN 1 1
	ISA_EN 2 2
	VGA_EN 3 3
	VGA_DEC 4 4
	MASTER_ABORT_MODE 5 5
	SECONDARY_BUS_RESET 6 6
	FAST_B2B_EN 7 7
	PRIMARY_DISCARD_TIMER 8 8
	SECONDARY_DISCARD_TIMER 9 9
	DISCARD_TIMER_STATUS 10 10
	DISCARD_TIMER_SERR_ENABLE 11 11
regBIF_CFG_DEV0_RC0_LANE_0_EQUALIZATION_CNTL_16GT 0 0x10c 2 0 5
	LANE_0_DSP_16GT_TX_PRESET 0 3
	LANE_0_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_0_MARGINING_LANE_CNTL 0 0x116 4 0 5
	LANE_0_RECEIVER_NUMBER 0 2
	LANE_0_MARGIN_TYPE 3 5
	LANE_0_USAGE_MODEL 6 6
	LANE_0_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_0_MARGINING_LANE_STATUS 0 0x116 4 0 5
	LANE_0_RECEIVER_NUMBER_STATUS 0 2
	LANE_0_MARGIN_TYPE_STATUS 3 5
	LANE_0_USAGE_MODEL_STATUS 6 6
	LANE_0_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_10_EQUALIZATION_CNTL_16GT 0 0x10e 2 0 5
	LANE_10_DSP_16GT_TX_PRESET 0 3
	LANE_10_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_10_MARGINING_LANE_CNTL 0 0x120 4 0 5
	LANE_10_RECEIVER_NUMBER 0 2
	LANE_10_MARGIN_TYPE 3 5
	LANE_10_USAGE_MODEL 6 6
	LANE_10_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_10_MARGINING_LANE_STATUS 0 0x120 4 0 5
	LANE_10_RECEIVER_NUMBER_STATUS 0 2
	LANE_10_MARGIN_TYPE_STATUS 3 5
	LANE_10_USAGE_MODEL_STATUS 6 6
	LANE_10_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_11_EQUALIZATION_CNTL_16GT 0 0x10e 2 0 5
	LANE_11_DSP_16GT_TX_PRESET 0 3
	LANE_11_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_11_MARGINING_LANE_CNTL 0 0x121 4 0 5
	LANE_11_RECEIVER_NUMBER 0 2
	LANE_11_MARGIN_TYPE 3 5
	LANE_11_USAGE_MODEL 6 6
	LANE_11_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_11_MARGINING_LANE_STATUS 0 0x121 4 0 5
	LANE_11_RECEIVER_NUMBER_STATUS 0 2
	LANE_11_MARGIN_TYPE_STATUS 3 5
	LANE_11_USAGE_MODEL_STATUS 6 6
	LANE_11_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_12_EQUALIZATION_CNTL_16GT 0 0x10f 2 0 5
	LANE_12_DSP_16GT_TX_PRESET 0 3
	LANE_12_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_12_MARGINING_LANE_CNTL 0 0x122 4 0 5
	LANE_12_RECEIVER_NUMBER 0 2
	LANE_12_MARGIN_TYPE 3 5
	LANE_12_USAGE_MODEL 6 6
	LANE_12_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_12_MARGINING_LANE_STATUS 0 0x122 4 0 5
	LANE_12_RECEIVER_NUMBER_STATUS 0 2
	LANE_12_MARGIN_TYPE_STATUS 3 5
	LANE_12_USAGE_MODEL_STATUS 6 6
	LANE_12_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_13_EQUALIZATION_CNTL_16GT 0 0x10f 2 0 5
	LANE_13_DSP_16GT_TX_PRESET 0 3
	LANE_13_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_13_MARGINING_LANE_CNTL 0 0x123 4 0 5
	LANE_13_RECEIVER_NUMBER 0 2
	LANE_13_MARGIN_TYPE 3 5
	LANE_13_USAGE_MODEL 6 6
	LANE_13_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_13_MARGINING_LANE_STATUS 0 0x123 4 0 5
	LANE_13_RECEIVER_NUMBER_STATUS 0 2
	LANE_13_MARGIN_TYPE_STATUS 3 5
	LANE_13_USAGE_MODEL_STATUS 6 6
	LANE_13_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_14_EQUALIZATION_CNTL_16GT 0 0x10f 2 0 5
	LANE_14_DSP_16GT_TX_PRESET 0 3
	LANE_14_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_14_MARGINING_LANE_CNTL 0 0x124 4 0 5
	LANE_14_RECEIVER_NUMBER 0 2
	LANE_14_MARGIN_TYPE 3 5
	LANE_14_USAGE_MODEL 6 6
	LANE_14_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_14_MARGINING_LANE_STATUS 0 0x124 4 0 5
	LANE_14_RECEIVER_NUMBER_STATUS 0 2
	LANE_14_MARGIN_TYPE_STATUS 3 5
	LANE_14_USAGE_MODEL_STATUS 6 6
	LANE_14_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_15_EQUALIZATION_CNTL_16GT 0 0x10f 2 0 5
	LANE_15_DSP_16GT_TX_PRESET 0 3
	LANE_15_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_15_MARGINING_LANE_CNTL 0 0x125 4 0 5
	LANE_15_RECEIVER_NUMBER 0 2
	LANE_15_MARGIN_TYPE 3 5
	LANE_15_USAGE_MODEL 6 6
	LANE_15_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_15_MARGINING_LANE_STATUS 0 0x125 4 0 5
	LANE_15_RECEIVER_NUMBER_STATUS 0 2
	LANE_15_MARGIN_TYPE_STATUS 3 5
	LANE_15_USAGE_MODEL_STATUS 6 6
	LANE_15_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_1_EQUALIZATION_CNTL_16GT 0 0x10c 2 0 5
	LANE_1_DSP_16GT_TX_PRESET 0 3
	LANE_1_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_1_MARGINING_LANE_CNTL 0 0x117 4 0 5
	LANE_1_RECEIVER_NUMBER 0 2
	LANE_1_MARGIN_TYPE 3 5
	LANE_1_USAGE_MODEL 6 6
	LANE_1_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_1_MARGINING_LANE_STATUS 0 0x117 4 0 5
	LANE_1_RECEIVER_NUMBER_STATUS 0 2
	LANE_1_MARGIN_TYPE_STATUS 3 5
	LANE_1_USAGE_MODEL_STATUS 6 6
	LANE_1_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_2_EQUALIZATION_CNTL_16GT 0 0x10c 2 0 5
	LANE_2_DSP_16GT_TX_PRESET 0 3
	LANE_2_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_2_MARGINING_LANE_CNTL 0 0x118 4 0 5
	LANE_2_RECEIVER_NUMBER 0 2
	LANE_2_MARGIN_TYPE 3 5
	LANE_2_USAGE_MODEL 6 6
	LANE_2_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_2_MARGINING_LANE_STATUS 0 0x118 4 0 5
	LANE_2_RECEIVER_NUMBER_STATUS 0 2
	LANE_2_MARGIN_TYPE_STATUS 3 5
	LANE_2_USAGE_MODEL_STATUS 6 6
	LANE_2_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_3_EQUALIZATION_CNTL_16GT 0 0x10c 2 0 5
	LANE_3_DSP_16GT_TX_PRESET 0 3
	LANE_3_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_3_MARGINING_LANE_CNTL 0 0x119 4 0 5
	LANE_3_RECEIVER_NUMBER 0 2
	LANE_3_MARGIN_TYPE 3 5
	LANE_3_USAGE_MODEL 6 6
	LANE_3_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_3_MARGINING_LANE_STATUS 0 0x119 4 0 5
	LANE_3_RECEIVER_NUMBER_STATUS 0 2
	LANE_3_MARGIN_TYPE_STATUS 3 5
	LANE_3_USAGE_MODEL_STATUS 6 6
	LANE_3_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_4_EQUALIZATION_CNTL_16GT 0 0x10d 2 0 5
	LANE_4_DSP_16GT_TX_PRESET 0 3
	LANE_4_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_4_MARGINING_LANE_CNTL 0 0x11a 4 0 5
	LANE_4_RECEIVER_NUMBER 0 2
	LANE_4_MARGIN_TYPE 3 5
	LANE_4_USAGE_MODEL 6 6
	LANE_4_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_4_MARGINING_LANE_STATUS 0 0x11a 4 0 5
	LANE_4_RECEIVER_NUMBER_STATUS 0 2
	LANE_4_MARGIN_TYPE_STATUS 3 5
	LANE_4_USAGE_MODEL_STATUS 6 6
	LANE_4_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_5_EQUALIZATION_CNTL_16GT 0 0x10d 2 0 5
	LANE_5_DSP_16GT_TX_PRESET 0 3
	LANE_5_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_5_MARGINING_LANE_CNTL 0 0x11b 4 0 5
	LANE_5_RECEIVER_NUMBER 0 2
	LANE_5_MARGIN_TYPE 3 5
	LANE_5_USAGE_MODEL 6 6
	LANE_5_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_5_MARGINING_LANE_STATUS 0 0x11b 4 0 5
	LANE_5_RECEIVER_NUMBER_STATUS 0 2
	LANE_5_MARGIN_TYPE_STATUS 3 5
	LANE_5_USAGE_MODEL_STATUS 6 6
	LANE_5_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_6_EQUALIZATION_CNTL_16GT 0 0x10d 2 0 5
	LANE_6_DSP_16GT_TX_PRESET 0 3
	LANE_6_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_6_MARGINING_LANE_CNTL 0 0x11c 4 0 5
	LANE_6_RECEIVER_NUMBER 0 2
	LANE_6_MARGIN_TYPE 3 5
	LANE_6_USAGE_MODEL 6 6
	LANE_6_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_6_MARGINING_LANE_STATUS 0 0x11c 4 0 5
	LANE_6_RECEIVER_NUMBER_STATUS 0 2
	LANE_6_MARGIN_TYPE_STATUS 3 5
	LANE_6_USAGE_MODEL_STATUS 6 6
	LANE_6_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_7_EQUALIZATION_CNTL_16GT 0 0x10d 2 0 5
	LANE_7_DSP_16GT_TX_PRESET 0 3
	LANE_7_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_7_MARGINING_LANE_CNTL 0 0x11d 4 0 5
	LANE_7_RECEIVER_NUMBER 0 2
	LANE_7_MARGIN_TYPE 3 5
	LANE_7_USAGE_MODEL 6 6
	LANE_7_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_7_MARGINING_LANE_STATUS 0 0x11d 4 0 5
	LANE_7_RECEIVER_NUMBER_STATUS 0 2
	LANE_7_MARGIN_TYPE_STATUS 3 5
	LANE_7_USAGE_MODEL_STATUS 6 6
	LANE_7_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_8_EQUALIZATION_CNTL_16GT 0 0x10e 2 0 5
	LANE_8_DSP_16GT_TX_PRESET 0 3
	LANE_8_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_8_MARGINING_LANE_CNTL 0 0x11e 4 0 5
	LANE_8_RECEIVER_NUMBER 0 2
	LANE_8_MARGIN_TYPE 3 5
	LANE_8_USAGE_MODEL 6 6
	LANE_8_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_8_MARGINING_LANE_STATUS 0 0x11e 4 0 5
	LANE_8_RECEIVER_NUMBER_STATUS 0 2
	LANE_8_MARGIN_TYPE_STATUS 3 5
	LANE_8_USAGE_MODEL_STATUS 6 6
	LANE_8_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LANE_9_EQUALIZATION_CNTL_16GT 0 0x10e 2 0 5
	LANE_9_DSP_16GT_TX_PRESET 0 3
	LANE_9_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_RC0_LANE_9_MARGINING_LANE_CNTL 0 0x11f 4 0 5
	LANE_9_RECEIVER_NUMBER 0 2
	LANE_9_MARGIN_TYPE 3 5
	LANE_9_USAGE_MODEL 6 6
	LANE_9_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_RC0_LANE_9_MARGINING_LANE_STATUS 0 0x11f 4 0 5
	LANE_9_RECEIVER_NUMBER_STATUS 0 2
	LANE_9_MARGIN_TYPE_STATUS 3 5
	LANE_9_USAGE_MODEL_STATUS 6 6
	LANE_9_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_RC0_LATENCY 0 0x3 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_RC0_LINK_CAP 0 0x19 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_RC0_LINK_CAP2 0 0x21 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_RC0_LINK_CAP_16GT 0 0x105 1 0 5
	RESERVED 0 31
regBIF_CFG_DEV0_RC0_LINK_CNTL 0 0x1a 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_RC0_LINK_CNTL2 0 0x22 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_RC0_LINK_CNTL_16GT 0 0x106 1 0 5
	RESERVED 0 31
regBIF_CFG_DEV0_RC0_LINK_STATUS 0 0x1a 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_RC0_LINK_STATUS2 0 0x22 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_RC0_LINK_STATUS_16GT 0 0x107 5 0 5
	EQUALIZATION_COMPLETE_16GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_16GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_16GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_16GT 3 3
	LINK_EQUALIZATION_REQUEST_16GT 4 4
regBIF_CFG_DEV0_RC0_LOCAL_PARITY_MISMATCH_STATUS_16GT 0 0x108 1 0 5
	LOCAL_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV0_RC0_MARGINING_PORT_CAP 0 0x115 1 0 5
	MARGINING_USES_SOFTWARE 0 0
regBIF_CFG_DEV0_RC0_MARGINING_PORT_STATUS 0 0x115 2 0 5
	MARGINING_READY 0 0
	MARGINING_SOFTWARE_READY 1 1
regBIF_CFG_DEV0_RC0_MEM_BASE_LIMIT 0 0x8 4 0 5
	MEM_BASE_TYPE 0 3
	MEM_BASE_31_20 4 15
	MEM_LIMIT_TYPE 16 19
	MEM_LIMIT_31_20 20 31
regBIF_CFG_DEV0_RC0_MSI_CAP_LIST 0 0x28 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_RC0_MSI_EXT_MSG_DATA 0 0x2a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_RC0_MSI_EXT_MSG_DATA_64 0 0x2b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_RC0_MSI_MAP_CAP 0 0x32 3 0 5
	EN 0 0
	FIXD 1 1
	CAP_TYPE 11 15
regBIF_CFG_DEV0_RC0_MSI_MAP_CAP_LIST 0 0x32 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_RC0_MSI_MSG_ADDR_HI 0 0x2a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_RC0_MSI_MSG_ADDR_LO 0 0x29 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_RC0_MSI_MSG_CNTL 0 0x28 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_RC0_MSI_MSG_DATA 0 0x2a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_RC0_MSI_MSG_DATA_64 0 0x2b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_RC0_PCIE_ACS_CAP 0 0xa9 8 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV0_RC0_PCIE_ACS_CNTL 0 0xa9 7 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
regBIF_CFG_DEV0_RC0_PCIE_ACS_ENH_CAP_LIST 0 0xa8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_RC0_PCIE_ADV_ERR_CAP_CNTL 0 0x5a 7 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
regBIF_CFG_DEV0_RC0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x54 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_RC0_PCIE_CAP 0 0x16 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_RC0_PCIE_CAP_LIST 0 0x16 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_RC0_PCIE_CORR_ERR_MASK 0 0x59 7 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
regBIF_CFG_DEV0_RC0_PCIE_CORR_ERR_STATUS 0 0x58 7 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
regBIF_CFG_DEV0_RC0_PCIE_DEV_SERIAL_NUM_DW1 0 0x51 1 0 5
	SERIAL_NUMBER_LO 0 31
regBIF_CFG_DEV0_RC0_PCIE_DEV_SERIAL_NUM_DW2 0 0x52 1 0 5
	SERIAL_NUMBER_HI 0 31
regBIF_CFG_DEV0_RC0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 0 0x50 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_RC0_PCIE_DLF_ENH_CAP_LIST 0 0x100 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_RC0_PCIE_ERR_SRC_ID 0 0x61 2 0 5
	ERR_CORR_SRC_ID 0 15
	ERR_FATAL_NONFATAL_SRC_ID 16 31
regBIF_CFG_DEV0_RC0_PCIE_HDR_LOG0 0 0x5b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_RC0_PCIE_HDR_LOG1 0 0x5c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_RC0_PCIE_HDR_LOG2 0 0x5d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_RC0_PCIE_HDR_LOG3 0 0x5e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_RC0_PCIE_LANE_0_EQUALIZATION_CNTL 0 0x9f 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_10_EQUALIZATION_CNTL 0 0xa4 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_11_EQUALIZATION_CNTL 0 0xa4 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_12_EQUALIZATION_CNTL 0 0xa5 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_13_EQUALIZATION_CNTL 0 0xa5 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_14_EQUALIZATION_CNTL 0 0xa6 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_15_EQUALIZATION_CNTL 0 0xa6 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_1_EQUALIZATION_CNTL 0 0x9f 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_2_EQUALIZATION_CNTL 0 0xa0 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_3_EQUALIZATION_CNTL 0 0xa0 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_4_EQUALIZATION_CNTL 0 0xa1 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_5_EQUALIZATION_CNTL 0 0xa1 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_6_EQUALIZATION_CNTL 0 0xa2 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_7_EQUALIZATION_CNTL 0 0xa2 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_8_EQUALIZATION_CNTL 0 0xa3 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_9_EQUALIZATION_CNTL 0 0xa3 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_RC0_PCIE_LANE_ERROR_STATUS 0 0x9e 1 0 5
	LANE_ERROR_STATUS_BITS 0 15
regBIF_CFG_DEV0_RC0_PCIE_LINK_CNTL3 0 0x9d 3 0 5
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
regBIF_CFG_DEV0_RC0_PCIE_MARGINING_ENH_CAP_LIST 0 0x114 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_RC0_PCIE_PHY_16GT_ENH_CAP_LIST 0 0x104 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_RC0_PCIE_PORT_VC_CAP_REG1 0 0x45 4 0 5
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
regBIF_CFG_DEV0_RC0_PCIE_PORT_VC_CAP_REG2 0 0x46 2 0 5
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV0_RC0_PCIE_PORT_VC_CNTL 0 0x47 2 0 5
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
regBIF_CFG_DEV0_RC0_PCIE_PORT_VC_STATUS 0 0x47 1 0 5
	VC_ARB_TABLE_STATUS 0 0
regBIF_CFG_DEV0_RC0_PCIE_ROOT_ERR_CMD 0 0x5f 3 0 5
	CORR_ERR_REP_EN 0 0
	NONFATAL_ERR_REP_EN 1 1
	FATAL_ERR_REP_EN 2 2
regBIF_CFG_DEV0_RC0_PCIE_ROOT_ERR_STATUS 0 0x60 8 0 5
	ERR_CORR_RCVD 0 0
	MULT_ERR_CORR_RCVD 1 1
	ERR_FATAL_NONFATAL_RCVD 2 2
	MULT_ERR_FATAL_NONFATAL_RCVD 3 3
	FIRST_UNCORRECTABLE_FATAL 4 4
	NONFATAL_ERROR_MSG_RCVD 5 5
	FATAL_ERROR_MSG_RCVD 6 6
	ADV_ERR_INT_MSG_NUM 27 31
regBIF_CFG_DEV0_RC0_PCIE_RTR_ENH_CAP_LIST 0 0x15c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_RC0_PCIE_SECONDARY_ENH_CAP_LIST 0 0x9c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_RC0_PCIE_TLP_PREFIX_LOG0 0 0x62 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_RC0_PCIE_TLP_PREFIX_LOG1 0 0x63 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_RC0_PCIE_TLP_PREFIX_LOG2 0 0x64 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_RC0_PCIE_TLP_PREFIX_LOG3 0 0x65 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_RC0_PCIE_UNCORR_ERR_MASK 0 0x56 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_RC0_PCIE_UNCORR_ERR_SEVERITY 0 0x57 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_RC0_PCIE_UNCORR_ERR_STATUS 0 0x55 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_RC0_PCIE_VC0_RESOURCE_CAP 0 0x48 4 0 5
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 22
	PORT_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV0_RC0_PCIE_VC0_RESOURCE_CNTL 0 0x49 6 0 5
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
regBIF_CFG_DEV0_RC0_PCIE_VC0_RESOURCE_STATUS 0 0x4a 2 0 5
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
regBIF_CFG_DEV0_RC0_PCIE_VC1_RESOURCE_CAP 0 0x4b 4 0 5
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV0_RC0_PCIE_VC1_RESOURCE_CNTL 0 0x4c 6 0 5
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
regBIF_CFG_DEV0_RC0_PCIE_VC1_RESOURCE_STATUS 0 0x4d 2 0 5
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
regBIF_CFG_DEV0_RC0_PCIE_VC_ENH_CAP_LIST 0 0x44 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_RC0_PCIE_VENDOR_SPECIFIC1 0 0x42 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_RC0_PCIE_VENDOR_SPECIFIC2 0 0x43 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_RC0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x40 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_RC0_PCIE_VENDOR_SPECIFIC_HDR 0 0x41 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_RC0_PMI_CAP 0 0x14 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV0_RC0_PMI_CAP_LIST 0 0x14 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_RC0_PMI_STATUS_CNTL 0 0x15 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV0_RC0_PREF_BASE_LIMIT 0 0x9 4 0 5
	PREF_MEM_BASE_TYPE 0 3
	PREF_MEM_BASE_31_20 4 15
	PREF_MEM_LIMIT_TYPE 16 19
	PREF_MEM_LIMIT_31_20 20 31
regBIF_CFG_DEV0_RC0_PREF_BASE_UPPER 0 0xa 1 0 5
	PREF_BASE_UPPER 0 31
regBIF_CFG_DEV0_RC0_PREF_LIMIT_UPPER 0 0xb 1 0 5
	PREF_LIMIT_UPPER 0 31
regBIF_CFG_DEV0_RC0_PROG_INTERFACE 0 0x2 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_RC0_REVISION_ID 0 0x2 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_RC0_ROM_BASE_ADDR 0 0xe 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_RC0_ROOT_CAP 0 0x1d 1 0 5
	CRS_SOFTWARE_VISIBILITY 0 0
regBIF_CFG_DEV0_RC0_ROOT_CNTL 0 0x1d 5 0 5
	SERR_ON_CORR_ERR_EN 0 0
	SERR_ON_NONFATAL_ERR_EN 1 1
	SERR_ON_FATAL_ERR_EN 2 2
	PM_INTERRUPT_EN 3 3
	CRS_SOFTWARE_VISIBILITY_EN 4 4
regBIF_CFG_DEV0_RC0_ROOT_STATUS 0 0x1e 3 0 5
	PME_REQUESTOR_ID 0 15
	PME_STATUS 16 16
	PME_PENDING 17 17
regBIF_CFG_DEV0_RC0_RTM1_PARITY_MISMATCH_STATUS_16GT 0 0x109 1 0 5
	RTM1_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV0_RC0_RTM2_PARITY_MISMATCH_STATUS_16GT 0 0x10a 1 0 5
	RTM2_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV0_RC0_RTR_DATA1 0 0x15d 3 0 5
	RESET_TIME 0 11
	DLUP_TIME 12 23
	VALID 31 31
regBIF_CFG_DEV0_RC0_RTR_DATA2 0 0x15e 2 0 5
	FLR_TIME 0 11
	D3HOTD0_TIME 12 23
regBIF_CFG_DEV0_RC0_SECONDARY_STATUS 0 0x7 7 0 5
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	RECEIVED_SYSTEM_ERROR 14 14
regBIF_CFG_DEV0_RC0_SLOT_CAP 0 0x1b 12 0 5
	ATTN_BUTTON_PRESENT 0 0
	PWR_CONTROLLER_PRESENT 1 1
	MRL_SENSOR_PRESENT 2 2
	ATTN_INDICATOR_PRESENT 3 3
	PWR_INDICATOR_PRESENT 4 4
	HOTPLUG_SURPRISE 5 5
	HOTPLUG_CAPABLE 6 6
	SLOT_PWR_LIMIT_VALUE 7 14
	SLOT_PWR_LIMIT_SCALE 15 16
	ELECTROMECH_INTERLOCK_PRESENT 17 17
	NO_COMMAND_COMPLETED_SUPPORTED 18 18
	PHYSICAL_SLOT_NUM 19 31
regBIF_CFG_DEV0_RC0_SLOT_CAP2 0 0x23 1 0 5
	RESERVED 0 31
regBIF_CFG_DEV0_RC0_SLOT_CNTL 0 0x1c 12 0 5
	ATTN_BUTTON_PRESSED_EN 0 0
	PWR_FAULT_DETECTED_EN 1 1
	MRL_SENSOR_CHANGED_EN 2 2
	PRESENCE_DETECT_CHANGED_EN 3 3
	COMMAND_COMPLETED_INTR_EN 4 4
	HOTPLUG_INTR_EN 5 5
	ATTN_INDICATOR_CNTL 6 7
	PWR_INDICATOR_CNTL 8 9
	PWR_CONTROLLER_CNTL 10 10
	ELECTROMECH_INTERLOCK_CNTL 11 11
	DL_STATE_CHANGED_EN 12 12
	AUTO_SLOT_PWR_LIMIT_DISABLE 13 13
regBIF_CFG_DEV0_RC0_SLOT_CNTL2 0 0x24 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_RC0_SLOT_STATUS 0 0x1c 9 0 5
	ATTN_BUTTON_PRESSED 0 0
	PWR_FAULT_DETECTED 1 1
	MRL_SENSOR_CHANGED 2 2
	PRESENCE_DETECT_CHANGED 3 3
	COMMAND_COMPLETED 4 4
	MRL_SENSOR_STATE 5 5
	PRESENCE_DETECT_STATE 6 6
	ELECTROMECH_INTERLOCK_STATUS 7 7
	DL_STATE_CHANGED 8 8
regBIF_CFG_DEV0_RC0_SLOT_STATUS2 0 0x24 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_RC0_SSID_CAP 0 0x31 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_RC0_SSID_CAP_LIST 0 0x30 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_RC0_STATUS 0 0x1 10 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
regBIF_CFG_DEV0_RC0_SUB_BUS_NUMBER_LATENCY 0 0x6 4 0 5
	PRIMARY_BUS 0 7
	SECONDARY_BUS 8 15
	SUB_BUS_NUM 16 23
	SECONDARY_LATENCY_TIMER 24 31
regBIF_CFG_DEV0_RC0_SUB_CLASS 0 0x2 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_RC0_VENDOR_ID 0 0x0 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV1_EPF0_0_ADAPTER_ID 0 0x1200b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV1_EPF0_0_ADAPTER_ID_W 0 0x12013 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV1_EPF0_0_BASE_ADDR_1 0 0x12004 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV1_EPF0_0_BASE_ADDR_2 0 0x12005 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV1_EPF0_0_BASE_ADDR_3 0 0x12006 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV1_EPF0_0_BASE_ADDR_4 0 0x12007 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV1_EPF0_0_BASE_ADDR_5 0 0x12008 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV1_EPF0_0_BASE_ADDR_6 0 0x12009 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV1_EPF0_0_BASE_CLASS 0 0x12002 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV1_EPF0_0_BIST 0 0x12003 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV1_EPF0_0_CACHE_LINE 0 0x12003 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV1_EPF0_0_CAP_PTR 0 0x1200d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV1_EPF0_0_COMMAND 0 0x12001 10 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV1_EPF0_0_DATA_LINK_FEATURE_CAP 0 0x12101 2 0 5
	LOCAL_DLF_SUPPORTED 0 22
	DLF_EXCHANGE_ENABLE 31 31
regBIF_CFG_DEV1_EPF0_0_DATA_LINK_FEATURE_STATUS 0 0x12102 2 0 5
	REMOTE_DLF_SUPPORTED 0 22
	REMOTE_DLF_SUPPORTED_VALID 31 31
regBIF_CFG_DEV1_EPF0_0_DBESL_DBESLD 0 0x12018 2 0 5
	DBESL 0 3
	DBESLD 4 7
regBIF_CFG_DEV1_EPF0_0_DEVICE_CAP 0 0x1201a 9 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV1_EPF0_0_DEVICE_CAP2 0 0x12022 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV1_EPF0_0_DEVICE_CNTL 0 0x1201b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV1_EPF0_0_DEVICE_CNTL2 0 0x12023 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV1_EPF0_0_DEVICE_ID 0 0x12000 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV1_EPF0_0_DEVICE_STATUS 0 0x1201b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV1_EPF0_0_DEVICE_STATUS2 0 0x12023 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV1_EPF0_0_FLADJ 0 0x12018 2 0 5
	FLADJ 0 5
	NFC 6 6
regBIF_CFG_DEV1_EPF0_0_HEADER 0 0x12003 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV1_EPF0_0_INTERRUPT_LINE 0 0x1200f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV1_EPF0_0_INTERRUPT_PIN 0 0x1200f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV1_EPF0_0_LANE_0_EQUALIZATION_CNTL_16GT 0 0x1210c 2 0 5
	LANE_0_DSP_16GT_TX_PRESET 0 3
	LANE_0_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_EPF0_0_LANE_0_MARGINING_LANE_CNTL 0 0x12116 4 0 5
	LANE_0_RECEIVER_NUMBER 0 2
	LANE_0_MARGIN_TYPE 3 5
	LANE_0_USAGE_MODEL 6 6
	LANE_0_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_0_MARGINING_LANE_STATUS 0 0x12116 4 0 5
	LANE_0_RECEIVER_NUMBER_STATUS 0 2
	LANE_0_MARGIN_TYPE_STATUS 3 5
	LANE_0_USAGE_MODEL_STATUS 6 6
	LANE_0_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_10_EQUALIZATION_CNTL_16GT 0 0x1210e 2 0 5
	LANE_10_DSP_16GT_TX_PRESET 0 3
	LANE_10_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_EPF0_0_LANE_10_MARGINING_LANE_CNTL 0 0x12120 4 0 5
	LANE_10_RECEIVER_NUMBER 0 2
	LANE_10_MARGIN_TYPE 3 5
	LANE_10_USAGE_MODEL 6 6
	LANE_10_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_10_MARGINING_LANE_STATUS 0 0x12120 4 0 5
	LANE_10_RECEIVER_NUMBER_STATUS 0 2
	LANE_10_MARGIN_TYPE_STATUS 3 5
	LANE_10_USAGE_MODEL_STATUS 6 6
	LANE_10_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_11_EQUALIZATION_CNTL_16GT 0 0x1210e 2 0 5
	LANE_11_DSP_16GT_TX_PRESET 0 3
	LANE_11_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_EPF0_0_LANE_11_MARGINING_LANE_CNTL 0 0x12121 4 0 5
	LANE_11_RECEIVER_NUMBER 0 2
	LANE_11_MARGIN_TYPE 3 5
	LANE_11_USAGE_MODEL 6 6
	LANE_11_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_11_MARGINING_LANE_STATUS 0 0x12121 4 0 5
	LANE_11_RECEIVER_NUMBER_STATUS 0 2
	LANE_11_MARGIN_TYPE_STATUS 3 5
	LANE_11_USAGE_MODEL_STATUS 6 6
	LANE_11_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_12_EQUALIZATION_CNTL_16GT 0 0x1210f 2 0 5
	LANE_12_DSP_16GT_TX_PRESET 0 3
	LANE_12_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_EPF0_0_LANE_12_MARGINING_LANE_CNTL 0 0x12122 4 0 5
	LANE_12_RECEIVER_NUMBER 0 2
	LANE_12_MARGIN_TYPE 3 5
	LANE_12_USAGE_MODEL 6 6
	LANE_12_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_12_MARGINING_LANE_STATUS 0 0x12122 4 0 5
	LANE_12_RECEIVER_NUMBER_STATUS 0 2
	LANE_12_MARGIN_TYPE_STATUS 3 5
	LANE_12_USAGE_MODEL_STATUS 6 6
	LANE_12_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_13_EQUALIZATION_CNTL_16GT 0 0x1210f 2 0 5
	LANE_13_DSP_16GT_TX_PRESET 0 3
	LANE_13_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_EPF0_0_LANE_13_MARGINING_LANE_CNTL 0 0x12123 4 0 5
	LANE_13_RECEIVER_NUMBER 0 2
	LANE_13_MARGIN_TYPE 3 5
	LANE_13_USAGE_MODEL 6 6
	LANE_13_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_13_MARGINING_LANE_STATUS 0 0x12123 4 0 5
	LANE_13_RECEIVER_NUMBER_STATUS 0 2
	LANE_13_MARGIN_TYPE_STATUS 3 5
	LANE_13_USAGE_MODEL_STATUS 6 6
	LANE_13_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_14_EQUALIZATION_CNTL_16GT 0 0x1210f 2 0 5
	LANE_14_DSP_16GT_TX_PRESET 0 3
	LANE_14_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_EPF0_0_LANE_14_MARGINING_LANE_CNTL 0 0x12124 4 0 5
	LANE_14_RECEIVER_NUMBER 0 2
	LANE_14_MARGIN_TYPE 3 5
	LANE_14_USAGE_MODEL 6 6
	LANE_14_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_14_MARGINING_LANE_STATUS 0 0x12124 4 0 5
	LANE_14_RECEIVER_NUMBER_STATUS 0 2
	LANE_14_MARGIN_TYPE_STATUS 3 5
	LANE_14_USAGE_MODEL_STATUS 6 6
	LANE_14_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_15_EQUALIZATION_CNTL_16GT 0 0x1210f 2 0 5
	LANE_15_DSP_16GT_TX_PRESET 0 3
	LANE_15_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_EPF0_0_LANE_15_MARGINING_LANE_CNTL 0 0x12125 4 0 5
	LANE_15_RECEIVER_NUMBER 0 2
	LANE_15_MARGIN_TYPE 3 5
	LANE_15_USAGE_MODEL 6 6
	LANE_15_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_15_MARGINING_LANE_STATUS 0 0x12125 4 0 5
	LANE_15_RECEIVER_NUMBER_STATUS 0 2
	LANE_15_MARGIN_TYPE_STATUS 3 5
	LANE_15_USAGE_MODEL_STATUS 6 6
	LANE_15_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_1_EQUALIZATION_CNTL_16GT 0 0x1210c 2 0 5
	LANE_1_DSP_16GT_TX_PRESET 0 3
	LANE_1_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_EPF0_0_LANE_1_MARGINING_LANE_CNTL 0 0x12117 4 0 5
	LANE_1_RECEIVER_NUMBER 0 2
	LANE_1_MARGIN_TYPE 3 5
	LANE_1_USAGE_MODEL 6 6
	LANE_1_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_1_MARGINING_LANE_STATUS 0 0x12117 4 0 5
	LANE_1_RECEIVER_NUMBER_STATUS 0 2
	LANE_1_MARGIN_TYPE_STATUS 3 5
	LANE_1_USAGE_MODEL_STATUS 6 6
	LANE_1_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_2_EQUALIZATION_CNTL_16GT 0 0x1210c 2 0 5
	LANE_2_DSP_16GT_TX_PRESET 0 3
	LANE_2_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_EPF0_0_LANE_2_MARGINING_LANE_CNTL 0 0x12118 4 0 5
	LANE_2_RECEIVER_NUMBER 0 2
	LANE_2_MARGIN_TYPE 3 5
	LANE_2_USAGE_MODEL 6 6
	LANE_2_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_2_MARGINING_LANE_STATUS 0 0x12118 4 0 5
	LANE_2_RECEIVER_NUMBER_STATUS 0 2
	LANE_2_MARGIN_TYPE_STATUS 3 5
	LANE_2_USAGE_MODEL_STATUS 6 6
	LANE_2_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_3_EQUALIZATION_CNTL_16GT 0 0x1210c 2 0 5
	LANE_3_DSP_16GT_TX_PRESET 0 3
	LANE_3_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_EPF0_0_LANE_3_MARGINING_LANE_CNTL 0 0x12119 4 0 5
	LANE_3_RECEIVER_NUMBER 0 2
	LANE_3_MARGIN_TYPE 3 5
	LANE_3_USAGE_MODEL 6 6
	LANE_3_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_3_MARGINING_LANE_STATUS 0 0x12119 4 0 5
	LANE_3_RECEIVER_NUMBER_STATUS 0 2
	LANE_3_MARGIN_TYPE_STATUS 3 5
	LANE_3_USAGE_MODEL_STATUS 6 6
	LANE_3_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_4_EQUALIZATION_CNTL_16GT 0 0x1210d 2 0 5
	LANE_4_DSP_16GT_TX_PRESET 0 3
	LANE_4_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_EPF0_0_LANE_4_MARGINING_LANE_CNTL 0 0x1211a 4 0 5
	LANE_4_RECEIVER_NUMBER 0 2
	LANE_4_MARGIN_TYPE 3 5
	LANE_4_USAGE_MODEL 6 6
	LANE_4_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_4_MARGINING_LANE_STATUS 0 0x1211a 4 0 5
	LANE_4_RECEIVER_NUMBER_STATUS 0 2
	LANE_4_MARGIN_TYPE_STATUS 3 5
	LANE_4_USAGE_MODEL_STATUS 6 6
	LANE_4_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_5_EQUALIZATION_CNTL_16GT 0 0x1210d 2 0 5
	LANE_5_DSP_16GT_TX_PRESET 0 3
	LANE_5_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_EPF0_0_LANE_5_MARGINING_LANE_CNTL 0 0x1211b 4 0 5
	LANE_5_RECEIVER_NUMBER 0 2
	LANE_5_MARGIN_TYPE 3 5
	LANE_5_USAGE_MODEL 6 6
	LANE_5_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_5_MARGINING_LANE_STATUS 0 0x1211b 4 0 5
	LANE_5_RECEIVER_NUMBER_STATUS 0 2
	LANE_5_MARGIN_TYPE_STATUS 3 5
	LANE_5_USAGE_MODEL_STATUS 6 6
	LANE_5_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_6_EQUALIZATION_CNTL_16GT 0 0x1210d 2 0 5
	LANE_6_DSP_16GT_TX_PRESET 0 3
	LANE_6_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_EPF0_0_LANE_6_MARGINING_LANE_CNTL 0 0x1211c 4 0 5
	LANE_6_RECEIVER_NUMBER 0 2
	LANE_6_MARGIN_TYPE 3 5
	LANE_6_USAGE_MODEL 6 6
	LANE_6_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_6_MARGINING_LANE_STATUS 0 0x1211c 4 0 5
	LANE_6_RECEIVER_NUMBER_STATUS 0 2
	LANE_6_MARGIN_TYPE_STATUS 3 5
	LANE_6_USAGE_MODEL_STATUS 6 6
	LANE_6_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_7_EQUALIZATION_CNTL_16GT 0 0x1210d 2 0 5
	LANE_7_DSP_16GT_TX_PRESET 0 3
	LANE_7_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_EPF0_0_LANE_7_MARGINING_LANE_CNTL 0 0x1211d 4 0 5
	LANE_7_RECEIVER_NUMBER 0 2
	LANE_7_MARGIN_TYPE 3 5
	LANE_7_USAGE_MODEL 6 6
	LANE_7_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_7_MARGINING_LANE_STATUS 0 0x1211d 4 0 5
	LANE_7_RECEIVER_NUMBER_STATUS 0 2
	LANE_7_MARGIN_TYPE_STATUS 3 5
	LANE_7_USAGE_MODEL_STATUS 6 6
	LANE_7_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_8_EQUALIZATION_CNTL_16GT 0 0x1210e 2 0 5
	LANE_8_DSP_16GT_TX_PRESET 0 3
	LANE_8_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_EPF0_0_LANE_8_MARGINING_LANE_CNTL 0 0x1211e 4 0 5
	LANE_8_RECEIVER_NUMBER 0 2
	LANE_8_MARGIN_TYPE 3 5
	LANE_8_USAGE_MODEL 6 6
	LANE_8_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_8_MARGINING_LANE_STATUS 0 0x1211e 4 0 5
	LANE_8_RECEIVER_NUMBER_STATUS 0 2
	LANE_8_MARGIN_TYPE_STATUS 3 5
	LANE_8_USAGE_MODEL_STATUS 6 6
	LANE_8_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_9_EQUALIZATION_CNTL_16GT 0 0x1210e 2 0 5
	LANE_9_DSP_16GT_TX_PRESET 0 3
	LANE_9_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_EPF0_0_LANE_9_MARGINING_LANE_CNTL 0 0x1211f 4 0 5
	LANE_9_RECEIVER_NUMBER 0 2
	LANE_9_MARGIN_TYPE 3 5
	LANE_9_USAGE_MODEL 6 6
	LANE_9_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_EPF0_0_LANE_9_MARGINING_LANE_STATUS 0 0x1211f 4 0 5
	LANE_9_RECEIVER_NUMBER_STATUS 0 2
	LANE_9_MARGIN_TYPE_STATUS 3 5
	LANE_9_USAGE_MODEL_STATUS 6 6
	LANE_9_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_EPF0_0_LATENCY 0 0x12003 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV1_EPF0_0_LINK_CAP 0 0x1201c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV1_EPF0_0_LINK_CAP2 0 0x12024 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV1_EPF0_0_LINK_CAP_16GT 0 0x12105 1 0 5
	RESERVED 0 31
regBIF_CFG_DEV1_EPF0_0_LINK_CNTL 0 0x1201d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV1_EPF0_0_LINK_CNTL2 0 0x12025 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV1_EPF0_0_LINK_CNTL_16GT 0 0x12106 1 0 5
	RESERVED 0 31
regBIF_CFG_DEV1_EPF0_0_LINK_STATUS 0 0x1201d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV1_EPF0_0_LINK_STATUS2 0 0x12025 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV1_EPF0_0_LINK_STATUS_16GT 0 0x12107 5 0 5
	EQUALIZATION_COMPLETE_16GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_16GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_16GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_16GT 3 3
	LINK_EQUALIZATION_REQUEST_16GT 4 4
regBIF_CFG_DEV1_EPF0_0_LOCAL_PARITY_MISMATCH_STATUS_16GT 0 0x12108 1 0 5
	LOCAL_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV1_EPF0_0_MARGINING_PORT_CAP 0 0x12115 1 0 5
	MARGINING_USES_SOFTWARE 0 0
regBIF_CFG_DEV1_EPF0_0_MARGINING_PORT_STATUS 0 0x12115 2 0 5
	MARGINING_READY 0 0
	MARGINING_SOFTWARE_READY 1 1
regBIF_CFG_DEV1_EPF0_0_MAX_LATENCY 0 0x1200f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV1_EPF0_0_MIN_GRANT 0 0x1200f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV1_EPF0_0_MSIX_CAP_LIST 0 0x12030 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV1_EPF0_0_MSIX_MSG_CNTL 0 0x12030 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV1_EPF0_0_MSIX_PBA 0 0x12032 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV1_EPF0_0_MSIX_TABLE 0 0x12031 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV1_EPF0_0_MSI_CAP_LIST 0 0x12028 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV1_EPF0_0_MSI_EXT_MSG_DATA 0 0x1202a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV1_EPF0_0_MSI_EXT_MSG_DATA_64 0 0x1202b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV1_EPF0_0_MSI_MASK 0 0x1202b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV1_EPF0_0_MSI_MASK_64 0 0x1202c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV1_EPF0_0_MSI_MSG_ADDR_HI 0 0x1202a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV1_EPF0_0_MSI_MSG_ADDR_LO 0 0x12029 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV1_EPF0_0_MSI_MSG_CNTL 0 0x12028 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV1_EPF0_0_MSI_MSG_DATA 0 0x1202a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV1_EPF0_0_MSI_MSG_DATA_64 0 0x1202b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV1_EPF0_0_MSI_PENDING 0 0x1202c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV1_EPF0_0_MSI_PENDING_64 0 0x1202d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV1_EPF0_0_PCIE_ACS_CAP 0 0x120a9 8 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV1_EPF0_0_PCIE_ACS_CNTL 0 0x120a9 7 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
regBIF_CFG_DEV1_EPF0_0_PCIE_ACS_ENH_CAP_LIST 0 0x120a8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF0_0_PCIE_ADV_ERR_CAP_CNTL 0 0x1205a 7 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
regBIF_CFG_DEV1_EPF0_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x12054 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF0_0_PCIE_ARI_CAP 0 0x120cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV1_EPF0_0_PCIE_ARI_CNTL 0 0x120cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV1_EPF0_0_PCIE_ARI_ENH_CAP_LIST 0 0x120ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF0_0_PCIE_BAR1_CAP 0 0x12081 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV1_EPF0_0_PCIE_BAR1_CNTL 0 0x12082 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV1_EPF0_0_PCIE_BAR2_CAP 0 0x12083 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV1_EPF0_0_PCIE_BAR2_CNTL 0 0x12084 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV1_EPF0_0_PCIE_BAR3_CAP 0 0x12085 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV1_EPF0_0_PCIE_BAR3_CNTL 0 0x12086 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV1_EPF0_0_PCIE_BAR4_CAP 0 0x12087 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV1_EPF0_0_PCIE_BAR4_CNTL 0 0x12088 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV1_EPF0_0_PCIE_BAR5_CAP 0 0x12089 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV1_EPF0_0_PCIE_BAR5_CNTL 0 0x1208a 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV1_EPF0_0_PCIE_BAR6_CAP 0 0x1208b 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV1_EPF0_0_PCIE_BAR6_CNTL 0 0x1208c 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV1_EPF0_0_PCIE_BAR_ENH_CAP_LIST 0 0x12080 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF0_0_PCIE_CAP 0 0x12019 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV1_EPF0_0_PCIE_CAP_LIST 0 0x12019 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV1_EPF0_0_PCIE_CORR_ERR_MASK 0 0x12059 7 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
regBIF_CFG_DEV1_EPF0_0_PCIE_CORR_ERR_STATUS 0 0x12058 7 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
regBIF_CFG_DEV1_EPF0_0_PCIE_DLF_ENH_CAP_LIST 0 0x12100 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF0_0_PCIE_DPA_CAP 0 0x12095 5 0 5
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV1_EPF0_0_PCIE_DPA_CNTL 0 0x12097 1 0 5
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV1_EPF0_0_PCIE_DPA_ENH_CAP_LIST 0 0x12094 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF0_0_PCIE_DPA_LATENCY_INDICATOR 0 0x12096 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV1_EPF0_0_PCIE_DPA_STATUS 0 0x12097 2 0 5
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV1_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x12098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV1_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x12098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV1_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x12098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV1_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x12098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV1_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x12099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV1_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x12099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV1_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x12099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV1_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x12099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV1_EPF0_0_PCIE_HDR_LOG0 0 0x1205b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV1_EPF0_0_PCIE_HDR_LOG1 0 0x1205c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV1_EPF0_0_PCIE_HDR_LOG2 0 0x1205d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV1_EPF0_0_PCIE_HDR_LOG3 0 0x1205e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV1_EPF0_0_PCIE_LANE_0_EQUALIZATION_CNTL 0 0x1209f 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_EPF0_0_PCIE_LANE_10_EQUALIZATION_CNTL 0 0x120a4 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_EPF0_0_PCIE_LANE_11_EQUALIZATION_CNTL 0 0x120a4 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_EPF0_0_PCIE_LANE_12_EQUALIZATION_CNTL 0 0x120a5 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_EPF0_0_PCIE_LANE_13_EQUALIZATION_CNTL 0 0x120a5 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_EPF0_0_PCIE_LANE_14_EQUALIZATION_CNTL 0 0x120a6 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_EPF0_0_PCIE_LANE_15_EQUALIZATION_CNTL 0 0x120a6 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_EPF0_0_PCIE_LANE_1_EQUALIZATION_CNTL 0 0x1209f 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_EPF0_0_PCIE_LANE_2_EQUALIZATION_CNTL 0 0x120a0 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_EPF0_0_PCIE_LANE_3_EQUALIZATION_CNTL 0 0x120a0 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_EPF0_0_PCIE_LANE_4_EQUALIZATION_CNTL 0 0x120a1 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_EPF0_0_PCIE_LANE_5_EQUALIZATION_CNTL 0 0x120a1 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_EPF0_0_PCIE_LANE_6_EQUALIZATION_CNTL 0 0x120a2 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_EPF0_0_PCIE_LANE_7_EQUALIZATION_CNTL 0 0x120a2 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_EPF0_0_PCIE_LANE_8_EQUALIZATION_CNTL 0 0x120a3 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_EPF0_0_PCIE_LANE_9_EQUALIZATION_CNTL 0 0x120a3 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_EPF0_0_PCIE_LANE_ERROR_STATUS 0 0x1209e 1 0 5
	LANE_ERROR_STATUS_BITS 0 15
regBIF_CFG_DEV1_EPF0_0_PCIE_LINK_CNTL3 0 0x1209d 3 0 5
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
regBIF_CFG_DEV1_EPF0_0_PCIE_LTR_CAP 0 0x120c9 4 0 5
	LTR_MAX_S_LATENCY_VALUE 0 9
	LTR_MAX_S_LATENCY_SCALE 10 12
	LTR_MAX_NS_LATENCY_VALUE 16 25
	LTR_MAX_NS_LATENCY_SCALE 26 28
regBIF_CFG_DEV1_EPF0_0_PCIE_LTR_ENH_CAP_LIST 0 0x120c8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF0_0_PCIE_MARGINING_ENH_CAP_LIST 0 0x12114 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF0_0_PCIE_PASID_CAP 0 0x120b5 3 0 5
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV1_EPF0_0_PCIE_PASID_CNTL 0 0x120b5 3 0 5
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV1_EPF0_0_PCIE_PASID_ENH_CAP_LIST 0 0x120b4 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF0_0_PCIE_PHY_16GT_ENH_CAP_LIST 0 0x12104 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF0_0_PCIE_PORT_VC_CAP_REG1 0 0x12045 4 0 5
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
regBIF_CFG_DEV1_EPF0_0_PCIE_PORT_VC_CAP_REG2 0 0x12046 2 0 5
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV1_EPF0_0_PCIE_PORT_VC_CNTL 0 0x12047 2 0 5
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
regBIF_CFG_DEV1_EPF0_0_PCIE_PORT_VC_STATUS 0 0x12047 1 0 5
	VC_ARB_TABLE_STATUS 0 0
regBIF_CFG_DEV1_EPF0_0_PCIE_PWR_BUDGET_CAP 0 0x12093 1 0 5
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV1_EPF0_0_PCIE_PWR_BUDGET_DATA 0 0x12092 6 0 5
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV1_EPF0_0_PCIE_PWR_BUDGET_DATA_SELECT 0 0x12091 1 0 5
	DATA_SELECT 0 7
regBIF_CFG_DEV1_EPF0_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x12090 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF0_0_PCIE_RTR_ENH_CAP_LIST 0 0x1215c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF0_0_PCIE_SECONDARY_ENH_CAP_LIST 0 0x1209c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF0_0_PCIE_TLP_PREFIX_LOG0 0 0x12062 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV1_EPF0_0_PCIE_TLP_PREFIX_LOG1 0 0x12063 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV1_EPF0_0_PCIE_TLP_PREFIX_LOG2 0 0x12064 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV1_EPF0_0_PCIE_TLP_PREFIX_LOG3 0 0x12065 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV1_EPF0_0_PCIE_UNCORR_ERR_MASK 0 0x12056 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV1_EPF0_0_PCIE_UNCORR_ERR_SEVERITY 0 0x12057 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV1_EPF0_0_PCIE_UNCORR_ERR_STATUS 0 0x12055 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV1_EPF0_0_PCIE_VC0_RESOURCE_CAP 0 0x12048 4 0 5
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 22
	PORT_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV1_EPF0_0_PCIE_VC0_RESOURCE_CNTL 0 0x12049 6 0 5
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
regBIF_CFG_DEV1_EPF0_0_PCIE_VC0_RESOURCE_STATUS 0 0x1204a 2 0 5
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
regBIF_CFG_DEV1_EPF0_0_PCIE_VC1_RESOURCE_CAP 0 0x1204b 4 0 5
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV1_EPF0_0_PCIE_VC1_RESOURCE_CNTL 0 0x1204c 6 0 5
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
regBIF_CFG_DEV1_EPF0_0_PCIE_VC1_RESOURCE_STATUS 0 0x1204d 2 0 5
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
regBIF_CFG_DEV1_EPF0_0_PCIE_VC_ENH_CAP_LIST 0 0x12044 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF0_0_PCIE_VENDOR_SPECIFIC1 0 0x12042 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV1_EPF0_0_PCIE_VENDOR_SPECIFIC2 0 0x12043 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV1_EPF0_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x12040 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR 0 0x12041 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV1_EPF0_0_PMI_CAP 0 0x12014 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV1_EPF0_0_PMI_CAP_LIST 0 0x12014 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV1_EPF0_0_PMI_STATUS_CNTL 0 0x12015 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV1_EPF0_0_PROG_INTERFACE 0 0x12002 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV1_EPF0_0_REVISION_ID 0 0x12002 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV1_EPF0_0_ROM_BASE_ADDR 0 0x1200c 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV1_EPF0_0_RTM1_PARITY_MISMATCH_STATUS_16GT 0 0x12109 1 0 5
	RTM1_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV1_EPF0_0_RTM2_PARITY_MISMATCH_STATUS_16GT 0 0x1210a 1 0 5
	RTM2_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV1_EPF0_0_RTR_DATA1 0 0x1215d 3 0 5
	RESET_TIME 0 11
	DLUP_TIME 12 23
	VALID 31 31
regBIF_CFG_DEV1_EPF0_0_RTR_DATA2 0 0x1215e 2 0 5
	FLR_TIME 0 11
	D3HOTD0_TIME 12 23
regBIF_CFG_DEV1_EPF0_0_SATA_CAP_0 0 0x12034 5 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
regBIF_CFG_DEV1_EPF0_0_SATA_CAP_1 0 0x12035 3 0 5
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
regBIF_CFG_DEV1_EPF0_0_SATA_IDP_DATA 0 0x12037 1 0 5
	IDP_DATA 0 31
regBIF_CFG_DEV1_EPF0_0_SATA_IDP_INDEX 0 0x12036 3 0 5
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
regBIF_CFG_DEV1_EPF0_0_SBRN 0 0x12018 1 0 5
	SBRN 0 7
regBIF_CFG_DEV1_EPF0_0_STATUS 0 0x12001 10 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
regBIF_CFG_DEV1_EPF0_0_SUB_CLASS 0 0x12002 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV1_EPF0_0_VENDOR_CAP_LIST 0 0x12012 3 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV1_EPF0_0_VENDOR_ID 0 0x12000 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV1_EPF1_0_ADAPTER_ID 0 0x1240b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV1_EPF1_0_ADAPTER_ID_W 0 0x12413 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV1_EPF1_0_BASE_ADDR_1 0 0x12404 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV1_EPF1_0_BASE_ADDR_2 0 0x12405 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV1_EPF1_0_BASE_ADDR_3 0 0x12406 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV1_EPF1_0_BASE_ADDR_4 0 0x12407 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV1_EPF1_0_BASE_ADDR_5 0 0x12408 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV1_EPF1_0_BASE_ADDR_6 0 0x12409 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV1_EPF1_0_BASE_CLASS 0 0x12402 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV1_EPF1_0_BIST 0 0x12403 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV1_EPF1_0_CACHE_LINE 0 0x12403 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV1_EPF1_0_CAP_PTR 0 0x1240d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV1_EPF1_0_COMMAND 0 0x12401 10 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV1_EPF1_0_DBESL_DBESLD 0 0x12418 2 0 5
	DBESL 0 3
	DBESLD 4 7
regBIF_CFG_DEV1_EPF1_0_DEVICE_CAP 0 0x1241a 9 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV1_EPF1_0_DEVICE_CAP2 0 0x12422 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV1_EPF1_0_DEVICE_CNTL 0 0x1241b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV1_EPF1_0_DEVICE_CNTL2 0 0x12423 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV1_EPF1_0_DEVICE_ID 0 0x12400 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV1_EPF1_0_DEVICE_STATUS 0 0x1241b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV1_EPF1_0_DEVICE_STATUS2 0 0x12423 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV1_EPF1_0_FLADJ 0 0x12418 2 0 5
	FLADJ 0 5
	NFC 6 6
regBIF_CFG_DEV1_EPF1_0_HEADER 0 0x12403 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV1_EPF1_0_INTERRUPT_LINE 0 0x1240f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV1_EPF1_0_INTERRUPT_PIN 0 0x1240f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV1_EPF1_0_LATENCY 0 0x12403 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV1_EPF1_0_LINK_CAP 0 0x1241c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV1_EPF1_0_LINK_CAP2 0 0x12424 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV1_EPF1_0_LINK_CNTL 0 0x1241d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV1_EPF1_0_LINK_CNTL2 0 0x12425 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV1_EPF1_0_LINK_STATUS 0 0x1241d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV1_EPF1_0_LINK_STATUS2 0 0x12425 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV1_EPF1_0_MAX_LATENCY 0 0x1240f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV1_EPF1_0_MIN_GRANT 0 0x1240f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV1_EPF1_0_MSIX_CAP_LIST 0 0x12430 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV1_EPF1_0_MSIX_MSG_CNTL 0 0x12430 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV1_EPF1_0_MSIX_PBA 0 0x12432 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV1_EPF1_0_MSIX_TABLE 0 0x12431 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV1_EPF1_0_MSI_CAP_LIST 0 0x12428 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV1_EPF1_0_MSI_EXT_MSG_DATA 0 0x1242a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV1_EPF1_0_MSI_EXT_MSG_DATA_64 0 0x1242b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV1_EPF1_0_MSI_MASK 0 0x1242b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV1_EPF1_0_MSI_MASK_64 0 0x1242c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV1_EPF1_0_MSI_MSG_ADDR_HI 0 0x1242a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV1_EPF1_0_MSI_MSG_ADDR_LO 0 0x12429 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV1_EPF1_0_MSI_MSG_CNTL 0 0x12428 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV1_EPF1_0_MSI_MSG_DATA 0 0x1242a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV1_EPF1_0_MSI_MSG_DATA_64 0 0x1242b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV1_EPF1_0_MSI_PENDING 0 0x1242c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV1_EPF1_0_MSI_PENDING_64 0 0x1242d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV1_EPF1_0_PCIE_ACS_CAP 0 0x124a9 8 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV1_EPF1_0_PCIE_ACS_CNTL 0 0x124a9 7 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
regBIF_CFG_DEV1_EPF1_0_PCIE_ACS_ENH_CAP_LIST 0 0x124a8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF1_0_PCIE_ADV_ERR_CAP_CNTL 0 0x1245a 7 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
regBIF_CFG_DEV1_EPF1_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x12454 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF1_0_PCIE_ARI_CAP 0 0x124cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV1_EPF1_0_PCIE_ARI_CNTL 0 0x124cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV1_EPF1_0_PCIE_ARI_ENH_CAP_LIST 0 0x124ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF1_0_PCIE_BAR1_CAP 0 0x12481 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV1_EPF1_0_PCIE_BAR1_CNTL 0 0x12482 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV1_EPF1_0_PCIE_BAR2_CAP 0 0x12483 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV1_EPF1_0_PCIE_BAR2_CNTL 0 0x12484 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV1_EPF1_0_PCIE_BAR3_CAP 0 0x12485 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV1_EPF1_0_PCIE_BAR3_CNTL 0 0x12486 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV1_EPF1_0_PCIE_BAR4_CAP 0 0x12487 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV1_EPF1_0_PCIE_BAR4_CNTL 0 0x12488 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV1_EPF1_0_PCIE_BAR5_CAP 0 0x12489 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV1_EPF1_0_PCIE_BAR5_CNTL 0 0x1248a 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV1_EPF1_0_PCIE_BAR6_CAP 0 0x1248b 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV1_EPF1_0_PCIE_BAR6_CNTL 0 0x1248c 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV1_EPF1_0_PCIE_BAR_ENH_CAP_LIST 0 0x12480 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF1_0_PCIE_CAP 0 0x12419 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV1_EPF1_0_PCIE_CAP_LIST 0 0x12419 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV1_EPF1_0_PCIE_CORR_ERR_MASK 0 0x12459 7 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
regBIF_CFG_DEV1_EPF1_0_PCIE_CORR_ERR_STATUS 0 0x12458 7 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
regBIF_CFG_DEV1_EPF1_0_PCIE_DPA_CAP 0 0x12495 5 0 5
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV1_EPF1_0_PCIE_DPA_CNTL 0 0x12497 1 0 5
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV1_EPF1_0_PCIE_DPA_ENH_CAP_LIST 0 0x12494 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF1_0_PCIE_DPA_LATENCY_INDICATOR 0 0x12496 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV1_EPF1_0_PCIE_DPA_STATUS 0 0x12497 2 0 5
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV1_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x12498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV1_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x12498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV1_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x12498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV1_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x12498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV1_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x12499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV1_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x12499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV1_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x12499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV1_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x12499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV1_EPF1_0_PCIE_HDR_LOG0 0 0x1245b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV1_EPF1_0_PCIE_HDR_LOG1 0 0x1245c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV1_EPF1_0_PCIE_HDR_LOG2 0 0x1245d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV1_EPF1_0_PCIE_HDR_LOG3 0 0x1245e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV1_EPF1_0_PCIE_PASID_CAP 0 0x124b5 3 0 5
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV1_EPF1_0_PCIE_PASID_CNTL 0 0x124b5 3 0 5
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV1_EPF1_0_PCIE_PASID_ENH_CAP_LIST 0 0x124b4 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF1_0_PCIE_PWR_BUDGET_CAP 0 0x12493 1 0 5
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV1_EPF1_0_PCIE_PWR_BUDGET_DATA 0 0x12492 6 0 5
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV1_EPF1_0_PCIE_PWR_BUDGET_DATA_SELECT 0 0x12491 1 0 5
	DATA_SELECT 0 7
regBIF_CFG_DEV1_EPF1_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x12490 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF1_0_PCIE_RTR_ENH_CAP_LIST 0 0x1255c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF1_0_PCIE_SRIOV_CAP 0 0x124cd 2 0 5
	SRIOV_ARI_CAP_HIERARCHY_PRESERVED 1 1
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_SUPPORTED 2 2
regBIF_CFG_DEV1_EPF1_0_PCIE_SRIOV_CONTROL 0 0x124ce 4 0 5
	SRIOV_VF_ENABLE 0 0
	SRIOV_VF_MSE 3 3
	SRIOV_ARI_CAP_HIERARCHY 4 4
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_ENABLE 5 5
regBIF_CFG_DEV1_EPF1_0_PCIE_SRIOV_ENH_CAP_LIST 0 0x124cc 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF1_0_PCIE_SRIOV_FIRST_VF_OFFSET 0 0x124d1 1 0 5
	SRIOV_FIRST_VF_OFFSET 0 15
regBIF_CFG_DEV1_EPF1_0_PCIE_SRIOV_FUNC_DEP_LINK 0 0x124d0 1 0 5
	SRIOV_FUNC_DEP_LINK 0 7
regBIF_CFG_DEV1_EPF1_0_PCIE_SRIOV_INITIAL_VFS 0 0x124cf 1 0 5
	SRIOV_INITIAL_VFS 0 15
regBIF_CFG_DEV1_EPF1_0_PCIE_SRIOV_NUM_VFS 0 0x124d0 1 0 5
	SRIOV_NUM_VFS 0 15
regBIF_CFG_DEV1_EPF1_0_PCIE_SRIOV_STATUS 0 0x124ce 0 0 5
regBIF_CFG_DEV1_EPF1_0_PCIE_SRIOV_SUPPORTED_PAGE_SIZE 0 0x124d3 1 0 5
	SRIOV_SUPPORTED_PAGE_SIZE 0 31
regBIF_CFG_DEV1_EPF1_0_PCIE_SRIOV_SYSTEM_PAGE_SIZE 0 0x124d4 1 0 5
	SRIOV_SYSTEM_PAGE_SIZE 0 31
regBIF_CFG_DEV1_EPF1_0_PCIE_SRIOV_TOTAL_VFS 0 0x124cf 1 0 5
	SRIOV_TOTAL_VFS 0 15
regBIF_CFG_DEV1_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_0 0 0x124d5 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV1_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_1 0 0x124d6 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV1_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_2 0 0x124d7 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV1_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_3 0 0x124d8 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV1_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_4 0 0x124d9 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV1_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_5 0 0x124da 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV1_EPF1_0_PCIE_SRIOV_VF_DEVICE_ID 0 0x124d2 1 0 5
	SRIOV_VF_DEVICE_ID 0 15
regBIF_CFG_DEV1_EPF1_0_PCIE_SRIOV_VF_STRIDE 0 0x124d1 1 0 5
	SRIOV_VF_STRIDE 0 15
regBIF_CFG_DEV1_EPF1_0_PCIE_TLP_PREFIX_LOG0 0 0x12462 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV1_EPF1_0_PCIE_TLP_PREFIX_LOG1 0 0x12463 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV1_EPF1_0_PCIE_TLP_PREFIX_LOG2 0 0x12464 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV1_EPF1_0_PCIE_TLP_PREFIX_LOG3 0 0x12465 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV1_EPF1_0_PCIE_UNCORR_ERR_MASK 0 0x12456 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV1_EPF1_0_PCIE_UNCORR_ERR_SEVERITY 0 0x12457 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV1_EPF1_0_PCIE_UNCORR_ERR_STATUS 0 0x12455 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV1_EPF1_0_PCIE_VENDOR_SPECIFIC1 0 0x12442 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV1_EPF1_0_PCIE_VENDOR_SPECIFIC2 0 0x12443 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV1_EPF1_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x12440 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR 0 0x12441 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV1_EPF1_0_PCIE_VF_RESIZE_BAR1_CAP 0 0x12531 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV1_EPF1_0_PCIE_VF_RESIZE_BAR1_CNTL 0 0x12532 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV1_EPF1_0_PCIE_VF_RESIZE_BAR2_CAP 0 0x12533 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV1_EPF1_0_PCIE_VF_RESIZE_BAR2_CNTL 0 0x12534 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV1_EPF1_0_PCIE_VF_RESIZE_BAR3_CAP 0 0x12535 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV1_EPF1_0_PCIE_VF_RESIZE_BAR3_CNTL 0 0x12536 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV1_EPF1_0_PCIE_VF_RESIZE_BAR4_CAP 0 0x12537 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV1_EPF1_0_PCIE_VF_RESIZE_BAR4_CNTL 0 0x12538 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV1_EPF1_0_PCIE_VF_RESIZE_BAR5_CAP 0 0x12539 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV1_EPF1_0_PCIE_VF_RESIZE_BAR5_CNTL 0 0x1253a 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV1_EPF1_0_PCIE_VF_RESIZE_BAR6_CAP 0 0x1253b 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV1_EPF1_0_PCIE_VF_RESIZE_BAR6_CNTL 0 0x1253c 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV1_EPF1_0_PCIE_VF_RESIZE_BAR_ENH_CAP_LIST 0 0x12530 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_EPF1_0_PMI_CAP 0 0x12414 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV1_EPF1_0_PMI_CAP_LIST 0 0x12414 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV1_EPF1_0_PMI_STATUS_CNTL 0 0x12415 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV1_EPF1_0_PROG_INTERFACE 0 0x12402 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV1_EPF1_0_REVISION_ID 0 0x12402 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV1_EPF1_0_ROM_BASE_ADDR 0 0x1240c 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV1_EPF1_0_RTR_DATA1 0 0x1255d 3 0 5
	RESET_TIME 0 11
	DLUP_TIME 12 23
	VALID 31 31
regBIF_CFG_DEV1_EPF1_0_RTR_DATA2 0 0x1255e 2 0 5
	FLR_TIME 0 11
	D3HOTD0_TIME 12 23
regBIF_CFG_DEV1_EPF1_0_SATA_CAP_0 0 0x12434 5 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
regBIF_CFG_DEV1_EPF1_0_SATA_CAP_1 0 0x12435 3 0 5
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
regBIF_CFG_DEV1_EPF1_0_SATA_IDP_DATA 0 0x12437 1 0 5
	IDP_DATA 0 31
regBIF_CFG_DEV1_EPF1_0_SATA_IDP_INDEX 0 0x12436 3 0 5
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
regBIF_CFG_DEV1_EPF1_0_SBRN 0 0x12418 1 0 5
	SBRN 0 7
regBIF_CFG_DEV1_EPF1_0_STATUS 0 0x12401 10 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
regBIF_CFG_DEV1_EPF1_0_SUB_CLASS 0 0x12402 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV1_EPF1_0_VENDOR_CAP_LIST 0 0x12412 3 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV1_EPF1_0_VENDOR_ID 0 0x12400 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV1_RC0_BASE_ADDR_1 0 0x404 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV1_RC0_BASE_ADDR_2 0 0x405 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV1_RC0_BASE_CLASS 0 0x402 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV1_RC0_BIST 0 0x403 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV1_RC0_CACHE_LINE 0 0x403 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV1_RC0_CAP_PTR 0 0x40d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV1_RC0_COMMAND 0 0x401 10 0 5
	IOEN_DN 0 0
	MEMEN_DN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV1_RC0_DATA_LINK_FEATURE_CAP 0 0x501 2 0 5
	LOCAL_DLF_SUPPORTED 0 22
	DLF_EXCHANGE_ENABLE 31 31
regBIF_CFG_DEV1_RC0_DATA_LINK_FEATURE_STATUS 0 0x502 2 0 5
	REMOTE_DLF_SUPPORTED 0 22
	REMOTE_DLF_SUPPORTED_VALID 31 31
regBIF_CFG_DEV1_RC0_DEVICE_CAP 0 0x417 7 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	FLR_CAPABLE 28 28
regBIF_CFG_DEV1_RC0_DEVICE_CAP2 0 0x41f 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV1_RC0_DEVICE_CNTL 0 0x418 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	BRIDGE_CFG_RETRY_EN 15 15
regBIF_CFG_DEV1_RC0_DEVICE_CNTL2 0 0x420 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV1_RC0_DEVICE_ID 0 0x400 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV1_RC0_DEVICE_STATUS 0 0x418 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV1_RC0_DEVICE_STATUS2 0 0x420 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV1_RC0_EXT_BRIDGE_CNTL 0 0x410 1 0 5
	IO_PORT_80_EN 0 0
regBIF_CFG_DEV1_RC0_HEADER 0 0x403 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV1_RC0_INTERRUPT_LINE 0 0x40f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV1_RC0_INTERRUPT_PIN 0 0x40f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV1_RC0_IO_BASE_LIMIT 0 0x407 4 0 5
	IO_BASE_TYPE 0 3
	IO_BASE 4 7
	IO_LIMIT_TYPE 8 11
	IO_LIMIT 12 15
regBIF_CFG_DEV1_RC0_IO_BASE_LIMIT_HI 0 0x40c 2 0 5
	IO_BASE_31_16 0 15
	IO_LIMIT_31_16 16 31
regBIF_CFG_DEV1_RC0_IRQ_BRIDGE_CNTL 0 0x40f 12 0 5
	PARITY_RESPONSE_EN 0 0
	SERR_EN 1 1
	ISA_EN 2 2
	VGA_EN 3 3
	VGA_DEC 4 4
	MASTER_ABORT_MODE 5 5
	SECONDARY_BUS_RESET 6 6
	FAST_B2B_EN 7 7
	PRIMARY_DISCARD_TIMER 8 8
	SECONDARY_DISCARD_TIMER 9 9
	DISCARD_TIMER_STATUS 10 10
	DISCARD_TIMER_SERR_ENABLE 11 11
regBIF_CFG_DEV1_RC0_LANE_0_EQUALIZATION_CNTL_16GT 0 0x50c 2 0 5
	LANE_0_DSP_16GT_TX_PRESET 0 3
	LANE_0_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_RC0_LANE_0_MARGINING_LANE_CNTL 0 0x516 4 0 5
	LANE_0_RECEIVER_NUMBER 0 2
	LANE_0_MARGIN_TYPE 3 5
	LANE_0_USAGE_MODEL 6 6
	LANE_0_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_RC0_LANE_0_MARGINING_LANE_STATUS 0 0x516 4 0 5
	LANE_0_RECEIVER_NUMBER_STATUS 0 2
	LANE_0_MARGIN_TYPE_STATUS 3 5
	LANE_0_USAGE_MODEL_STATUS 6 6
	LANE_0_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_RC0_LANE_10_EQUALIZATION_CNTL_16GT 0 0x50e 2 0 5
	LANE_10_DSP_16GT_TX_PRESET 0 3
	LANE_10_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_RC0_LANE_10_MARGINING_LANE_CNTL 0 0x520 4 0 5
	LANE_10_RECEIVER_NUMBER 0 2
	LANE_10_MARGIN_TYPE 3 5
	LANE_10_USAGE_MODEL 6 6
	LANE_10_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_RC0_LANE_10_MARGINING_LANE_STATUS 0 0x520 4 0 5
	LANE_10_RECEIVER_NUMBER_STATUS 0 2
	LANE_10_MARGIN_TYPE_STATUS 3 5
	LANE_10_USAGE_MODEL_STATUS 6 6
	LANE_10_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_RC0_LANE_11_EQUALIZATION_CNTL_16GT 0 0x50e 2 0 5
	LANE_11_DSP_16GT_TX_PRESET 0 3
	LANE_11_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_RC0_LANE_11_MARGINING_LANE_CNTL 0 0x521 4 0 5
	LANE_11_RECEIVER_NUMBER 0 2
	LANE_11_MARGIN_TYPE 3 5
	LANE_11_USAGE_MODEL 6 6
	LANE_11_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_RC0_LANE_11_MARGINING_LANE_STATUS 0 0x521 4 0 5
	LANE_11_RECEIVER_NUMBER_STATUS 0 2
	LANE_11_MARGIN_TYPE_STATUS 3 5
	LANE_11_USAGE_MODEL_STATUS 6 6
	LANE_11_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_RC0_LANE_12_EQUALIZATION_CNTL_16GT 0 0x50f 2 0 5
	LANE_12_DSP_16GT_TX_PRESET 0 3
	LANE_12_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_RC0_LANE_12_MARGINING_LANE_CNTL 0 0x522 4 0 5
	LANE_12_RECEIVER_NUMBER 0 2
	LANE_12_MARGIN_TYPE 3 5
	LANE_12_USAGE_MODEL 6 6
	LANE_12_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_RC0_LANE_12_MARGINING_LANE_STATUS 0 0x522 4 0 5
	LANE_12_RECEIVER_NUMBER_STATUS 0 2
	LANE_12_MARGIN_TYPE_STATUS 3 5
	LANE_12_USAGE_MODEL_STATUS 6 6
	LANE_12_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_RC0_LANE_13_EQUALIZATION_CNTL_16GT 0 0x50f 2 0 5
	LANE_13_DSP_16GT_TX_PRESET 0 3
	LANE_13_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_RC0_LANE_13_MARGINING_LANE_CNTL 0 0x523 4 0 5
	LANE_13_RECEIVER_NUMBER 0 2
	LANE_13_MARGIN_TYPE 3 5
	LANE_13_USAGE_MODEL 6 6
	LANE_13_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_RC0_LANE_13_MARGINING_LANE_STATUS 0 0x523 4 0 5
	LANE_13_RECEIVER_NUMBER_STATUS 0 2
	LANE_13_MARGIN_TYPE_STATUS 3 5
	LANE_13_USAGE_MODEL_STATUS 6 6
	LANE_13_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_RC0_LANE_14_EQUALIZATION_CNTL_16GT 0 0x50f 2 0 5
	LANE_14_DSP_16GT_TX_PRESET 0 3
	LANE_14_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_RC0_LANE_14_MARGINING_LANE_CNTL 0 0x524 4 0 5
	LANE_14_RECEIVER_NUMBER 0 2
	LANE_14_MARGIN_TYPE 3 5
	LANE_14_USAGE_MODEL 6 6
	LANE_14_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_RC0_LANE_14_MARGINING_LANE_STATUS 0 0x524 4 0 5
	LANE_14_RECEIVER_NUMBER_STATUS 0 2
	LANE_14_MARGIN_TYPE_STATUS 3 5
	LANE_14_USAGE_MODEL_STATUS 6 6
	LANE_14_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_RC0_LANE_15_EQUALIZATION_CNTL_16GT 0 0x50f 2 0 5
	LANE_15_DSP_16GT_TX_PRESET 0 3
	LANE_15_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_RC0_LANE_15_MARGINING_LANE_CNTL 0 0x525 4 0 5
	LANE_15_RECEIVER_NUMBER 0 2
	LANE_15_MARGIN_TYPE 3 5
	LANE_15_USAGE_MODEL 6 6
	LANE_15_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_RC0_LANE_15_MARGINING_LANE_STATUS 0 0x525 4 0 5
	LANE_15_RECEIVER_NUMBER_STATUS 0 2
	LANE_15_MARGIN_TYPE_STATUS 3 5
	LANE_15_USAGE_MODEL_STATUS 6 6
	LANE_15_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_RC0_LANE_1_EQUALIZATION_CNTL_16GT 0 0x50c 2 0 5
	LANE_1_DSP_16GT_TX_PRESET 0 3
	LANE_1_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_RC0_LANE_1_MARGINING_LANE_CNTL 0 0x517 4 0 5
	LANE_1_RECEIVER_NUMBER 0 2
	LANE_1_MARGIN_TYPE 3 5
	LANE_1_USAGE_MODEL 6 6
	LANE_1_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_RC0_LANE_1_MARGINING_LANE_STATUS 0 0x517 4 0 5
	LANE_1_RECEIVER_NUMBER_STATUS 0 2
	LANE_1_MARGIN_TYPE_STATUS 3 5
	LANE_1_USAGE_MODEL_STATUS 6 6
	LANE_1_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_RC0_LANE_2_EQUALIZATION_CNTL_16GT 0 0x50c 2 0 5
	LANE_2_DSP_16GT_TX_PRESET 0 3
	LANE_2_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_RC0_LANE_2_MARGINING_LANE_CNTL 0 0x518 4 0 5
	LANE_2_RECEIVER_NUMBER 0 2
	LANE_2_MARGIN_TYPE 3 5
	LANE_2_USAGE_MODEL 6 6
	LANE_2_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_RC0_LANE_2_MARGINING_LANE_STATUS 0 0x518 4 0 5
	LANE_2_RECEIVER_NUMBER_STATUS 0 2
	LANE_2_MARGIN_TYPE_STATUS 3 5
	LANE_2_USAGE_MODEL_STATUS 6 6
	LANE_2_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_RC0_LANE_3_EQUALIZATION_CNTL_16GT 0 0x50c 2 0 5
	LANE_3_DSP_16GT_TX_PRESET 0 3
	LANE_3_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_RC0_LANE_3_MARGINING_LANE_CNTL 0 0x519 4 0 5
	LANE_3_RECEIVER_NUMBER 0 2
	LANE_3_MARGIN_TYPE 3 5
	LANE_3_USAGE_MODEL 6 6
	LANE_3_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_RC0_LANE_3_MARGINING_LANE_STATUS 0 0x519 4 0 5
	LANE_3_RECEIVER_NUMBER_STATUS 0 2
	LANE_3_MARGIN_TYPE_STATUS 3 5
	LANE_3_USAGE_MODEL_STATUS 6 6
	LANE_3_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_RC0_LANE_4_EQUALIZATION_CNTL_16GT 0 0x50d 2 0 5
	LANE_4_DSP_16GT_TX_PRESET 0 3
	LANE_4_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_RC0_LANE_4_MARGINING_LANE_CNTL 0 0x51a 4 0 5
	LANE_4_RECEIVER_NUMBER 0 2
	LANE_4_MARGIN_TYPE 3 5
	LANE_4_USAGE_MODEL 6 6
	LANE_4_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_RC0_LANE_4_MARGINING_LANE_STATUS 0 0x51a 4 0 5
	LANE_4_RECEIVER_NUMBER_STATUS 0 2
	LANE_4_MARGIN_TYPE_STATUS 3 5
	LANE_4_USAGE_MODEL_STATUS 6 6
	LANE_4_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_RC0_LANE_5_EQUALIZATION_CNTL_16GT 0 0x50d 2 0 5
	LANE_5_DSP_16GT_TX_PRESET 0 3
	LANE_5_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_RC0_LANE_5_MARGINING_LANE_CNTL 0 0x51b 4 0 5
	LANE_5_RECEIVER_NUMBER 0 2
	LANE_5_MARGIN_TYPE 3 5
	LANE_5_USAGE_MODEL 6 6
	LANE_5_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_RC0_LANE_5_MARGINING_LANE_STATUS 0 0x51b 4 0 5
	LANE_5_RECEIVER_NUMBER_STATUS 0 2
	LANE_5_MARGIN_TYPE_STATUS 3 5
	LANE_5_USAGE_MODEL_STATUS 6 6
	LANE_5_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_RC0_LANE_6_EQUALIZATION_CNTL_16GT 0 0x50d 2 0 5
	LANE_6_DSP_16GT_TX_PRESET 0 3
	LANE_6_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_RC0_LANE_6_MARGINING_LANE_CNTL 0 0x51c 4 0 5
	LANE_6_RECEIVER_NUMBER 0 2
	LANE_6_MARGIN_TYPE 3 5
	LANE_6_USAGE_MODEL 6 6
	LANE_6_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_RC0_LANE_6_MARGINING_LANE_STATUS 0 0x51c 4 0 5
	LANE_6_RECEIVER_NUMBER_STATUS 0 2
	LANE_6_MARGIN_TYPE_STATUS 3 5
	LANE_6_USAGE_MODEL_STATUS 6 6
	LANE_6_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_RC0_LANE_7_EQUALIZATION_CNTL_16GT 0 0x50d 2 0 5
	LANE_7_DSP_16GT_TX_PRESET 0 3
	LANE_7_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_RC0_LANE_7_MARGINING_LANE_CNTL 0 0x51d 4 0 5
	LANE_7_RECEIVER_NUMBER 0 2
	LANE_7_MARGIN_TYPE 3 5
	LANE_7_USAGE_MODEL 6 6
	LANE_7_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_RC0_LANE_7_MARGINING_LANE_STATUS 0 0x51d 4 0 5
	LANE_7_RECEIVER_NUMBER_STATUS 0 2
	LANE_7_MARGIN_TYPE_STATUS 3 5
	LANE_7_USAGE_MODEL_STATUS 6 6
	LANE_7_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_RC0_LANE_8_EQUALIZATION_CNTL_16GT 0 0x50e 2 0 5
	LANE_8_DSP_16GT_TX_PRESET 0 3
	LANE_8_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_RC0_LANE_8_MARGINING_LANE_CNTL 0 0x51e 4 0 5
	LANE_8_RECEIVER_NUMBER 0 2
	LANE_8_MARGIN_TYPE 3 5
	LANE_8_USAGE_MODEL 6 6
	LANE_8_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_RC0_LANE_8_MARGINING_LANE_STATUS 0 0x51e 4 0 5
	LANE_8_RECEIVER_NUMBER_STATUS 0 2
	LANE_8_MARGIN_TYPE_STATUS 3 5
	LANE_8_USAGE_MODEL_STATUS 6 6
	LANE_8_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_RC0_LANE_9_EQUALIZATION_CNTL_16GT 0 0x50e 2 0 5
	LANE_9_DSP_16GT_TX_PRESET 0 3
	LANE_9_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV1_RC0_LANE_9_MARGINING_LANE_CNTL 0 0x51f 4 0 5
	LANE_9_RECEIVER_NUMBER 0 2
	LANE_9_MARGIN_TYPE 3 5
	LANE_9_USAGE_MODEL 6 6
	LANE_9_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV1_RC0_LANE_9_MARGINING_LANE_STATUS 0 0x51f 4 0 5
	LANE_9_RECEIVER_NUMBER_STATUS 0 2
	LANE_9_MARGIN_TYPE_STATUS 3 5
	LANE_9_USAGE_MODEL_STATUS 6 6
	LANE_9_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV1_RC0_LATENCY 0 0x403 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV1_RC0_LINK_CAP 0 0x419 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV1_RC0_LINK_CAP2 0 0x421 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV1_RC0_LINK_CAP_16GT 0 0x505 1 0 5
	RESERVED 0 31
regBIF_CFG_DEV1_RC0_LINK_CNTL 0 0x41a 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV1_RC0_LINK_CNTL2 0 0x422 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV1_RC0_LINK_CNTL_16GT 0 0x506 1 0 5
	RESERVED 0 31
regBIF_CFG_DEV1_RC0_LINK_STATUS 0 0x41a 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV1_RC0_LINK_STATUS2 0 0x422 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV1_RC0_LINK_STATUS_16GT 0 0x507 5 0 5
	EQUALIZATION_COMPLETE_16GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_16GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_16GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_16GT 3 3
	LINK_EQUALIZATION_REQUEST_16GT 4 4
regBIF_CFG_DEV1_RC0_LOCAL_PARITY_MISMATCH_STATUS_16GT 0 0x508 1 0 5
	LOCAL_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV1_RC0_MARGINING_PORT_CAP 0 0x515 1 0 5
	MARGINING_USES_SOFTWARE 0 0
regBIF_CFG_DEV1_RC0_MARGINING_PORT_STATUS 0 0x515 2 0 5
	MARGINING_READY 0 0
	MARGINING_SOFTWARE_READY 1 1
regBIF_CFG_DEV1_RC0_MEM_BASE_LIMIT 0 0x408 4 0 5
	MEM_BASE_TYPE 0 3
	MEM_BASE_31_20 4 15
	MEM_LIMIT_TYPE 16 19
	MEM_LIMIT_31_20 20 31
regBIF_CFG_DEV1_RC0_MSI_CAP_LIST 0 0x428 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV1_RC0_MSI_EXT_MSG_DATA 0 0x42a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV1_RC0_MSI_EXT_MSG_DATA_64 0 0x42b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV1_RC0_MSI_MAP_CAP 0 0x432 3 0 5
	EN 0 0
	FIXD 1 1
	CAP_TYPE 11 15
regBIF_CFG_DEV1_RC0_MSI_MAP_CAP_LIST 0 0x432 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV1_RC0_MSI_MSG_ADDR_HI 0 0x42a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV1_RC0_MSI_MSG_ADDR_LO 0 0x429 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV1_RC0_MSI_MSG_CNTL 0 0x428 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV1_RC0_MSI_MSG_DATA 0 0x42a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV1_RC0_MSI_MSG_DATA_64 0 0x42b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV1_RC0_PCIE_ACS_CAP 0 0x4a9 8 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV1_RC0_PCIE_ACS_CNTL 0 0x4a9 7 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
regBIF_CFG_DEV1_RC0_PCIE_ACS_ENH_CAP_LIST 0 0x4a8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_RC0_PCIE_ADV_ERR_CAP_CNTL 0 0x45a 7 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
regBIF_CFG_DEV1_RC0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x454 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_RC0_PCIE_CAP 0 0x416 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV1_RC0_PCIE_CAP_LIST 0 0x416 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV1_RC0_PCIE_CORR_ERR_MASK 0 0x459 7 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
regBIF_CFG_DEV1_RC0_PCIE_CORR_ERR_STATUS 0 0x458 7 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
regBIF_CFG_DEV1_RC0_PCIE_DEV_SERIAL_NUM_DW1 0 0x451 1 0 5
	SERIAL_NUMBER_LO 0 31
regBIF_CFG_DEV1_RC0_PCIE_DEV_SERIAL_NUM_DW2 0 0x452 1 0 5
	SERIAL_NUMBER_HI 0 31
regBIF_CFG_DEV1_RC0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 0 0x450 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_RC0_PCIE_DLF_ENH_CAP_LIST 0 0x500 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_RC0_PCIE_ERR_SRC_ID 0 0x461 2 0 5
	ERR_CORR_SRC_ID 0 15
	ERR_FATAL_NONFATAL_SRC_ID 16 31
regBIF_CFG_DEV1_RC0_PCIE_HDR_LOG0 0 0x45b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV1_RC0_PCIE_HDR_LOG1 0 0x45c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV1_RC0_PCIE_HDR_LOG2 0 0x45d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV1_RC0_PCIE_HDR_LOG3 0 0x45e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV1_RC0_PCIE_LANE_0_EQUALIZATION_CNTL 0 0x49f 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_RC0_PCIE_LANE_10_EQUALIZATION_CNTL 0 0x4a4 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_RC0_PCIE_LANE_11_EQUALIZATION_CNTL 0 0x4a4 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_RC0_PCIE_LANE_12_EQUALIZATION_CNTL 0 0x4a5 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_RC0_PCIE_LANE_13_EQUALIZATION_CNTL 0 0x4a5 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_RC0_PCIE_LANE_14_EQUALIZATION_CNTL 0 0x4a6 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_RC0_PCIE_LANE_15_EQUALIZATION_CNTL 0 0x4a6 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_RC0_PCIE_LANE_1_EQUALIZATION_CNTL 0 0x49f 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_RC0_PCIE_LANE_2_EQUALIZATION_CNTL 0 0x4a0 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_RC0_PCIE_LANE_3_EQUALIZATION_CNTL 0 0x4a0 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_RC0_PCIE_LANE_4_EQUALIZATION_CNTL 0 0x4a1 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_RC0_PCIE_LANE_5_EQUALIZATION_CNTL 0 0x4a1 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_RC0_PCIE_LANE_6_EQUALIZATION_CNTL 0 0x4a2 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_RC0_PCIE_LANE_7_EQUALIZATION_CNTL 0 0x4a2 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_RC0_PCIE_LANE_8_EQUALIZATION_CNTL 0 0x4a3 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_RC0_PCIE_LANE_9_EQUALIZATION_CNTL 0 0x4a3 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV1_RC0_PCIE_LANE_ERROR_STATUS 0 0x49e 1 0 5
	LANE_ERROR_STATUS_BITS 0 15
regBIF_CFG_DEV1_RC0_PCIE_LINK_CNTL3 0 0x49d 3 0 5
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
regBIF_CFG_DEV1_RC0_PCIE_MARGINING_ENH_CAP_LIST 0 0x514 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_RC0_PCIE_PHY_16GT_ENH_CAP_LIST 0 0x504 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_RC0_PCIE_PORT_VC_CAP_REG1 0 0x445 4 0 5
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
regBIF_CFG_DEV1_RC0_PCIE_PORT_VC_CAP_REG2 0 0x446 2 0 5
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV1_RC0_PCIE_PORT_VC_CNTL 0 0x447 2 0 5
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
regBIF_CFG_DEV1_RC0_PCIE_PORT_VC_STATUS 0 0x447 1 0 5
	VC_ARB_TABLE_STATUS 0 0
regBIF_CFG_DEV1_RC0_PCIE_ROOT_ERR_CMD 0 0x45f 3 0 5
	CORR_ERR_REP_EN 0 0
	NONFATAL_ERR_REP_EN 1 1
	FATAL_ERR_REP_EN 2 2
regBIF_CFG_DEV1_RC0_PCIE_ROOT_ERR_STATUS 0 0x460 8 0 5
	ERR_CORR_RCVD 0 0
	MULT_ERR_CORR_RCVD 1 1
	ERR_FATAL_NONFATAL_RCVD 2 2
	MULT_ERR_FATAL_NONFATAL_RCVD 3 3
	FIRST_UNCORRECTABLE_FATAL 4 4
	NONFATAL_ERROR_MSG_RCVD 5 5
	FATAL_ERROR_MSG_RCVD 6 6
	ADV_ERR_INT_MSG_NUM 27 31
regBIF_CFG_DEV1_RC0_PCIE_RTR_ENH_CAP_LIST 0 0x55c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_RC0_PCIE_SECONDARY_ENH_CAP_LIST 0 0x49c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_RC0_PCIE_TLP_PREFIX_LOG0 0 0x462 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV1_RC0_PCIE_TLP_PREFIX_LOG1 0 0x463 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV1_RC0_PCIE_TLP_PREFIX_LOG2 0 0x464 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV1_RC0_PCIE_TLP_PREFIX_LOG3 0 0x465 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV1_RC0_PCIE_UNCORR_ERR_MASK 0 0x456 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV1_RC0_PCIE_UNCORR_ERR_SEVERITY 0 0x457 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV1_RC0_PCIE_UNCORR_ERR_STATUS 0 0x455 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV1_RC0_PCIE_VC0_RESOURCE_CAP 0 0x448 4 0 5
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 22
	PORT_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV1_RC0_PCIE_VC0_RESOURCE_CNTL 0 0x449 6 0 5
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
regBIF_CFG_DEV1_RC0_PCIE_VC0_RESOURCE_STATUS 0 0x44a 2 0 5
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
regBIF_CFG_DEV1_RC0_PCIE_VC1_RESOURCE_CAP 0 0x44b 4 0 5
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV1_RC0_PCIE_VC1_RESOURCE_CNTL 0 0x44c 6 0 5
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
regBIF_CFG_DEV1_RC0_PCIE_VC1_RESOURCE_STATUS 0 0x44d 2 0 5
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
regBIF_CFG_DEV1_RC0_PCIE_VC_ENH_CAP_LIST 0 0x444 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_RC0_PCIE_VENDOR_SPECIFIC1 0 0x442 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV1_RC0_PCIE_VENDOR_SPECIFIC2 0 0x443 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV1_RC0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x440 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV1_RC0_PCIE_VENDOR_SPECIFIC_HDR 0 0x441 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV1_RC0_PMI_CAP 0 0x414 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV1_RC0_PMI_CAP_LIST 0 0x414 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV1_RC0_PMI_STATUS_CNTL 0 0x415 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV1_RC0_PREF_BASE_LIMIT 0 0x409 4 0 5
	PREF_MEM_BASE_TYPE 0 3
	PREF_MEM_BASE_31_20 4 15
	PREF_MEM_LIMIT_TYPE 16 19
	PREF_MEM_LIMIT_31_20 20 31
regBIF_CFG_DEV1_RC0_PREF_BASE_UPPER 0 0x40a 1 0 5
	PREF_BASE_UPPER 0 31
regBIF_CFG_DEV1_RC0_PREF_LIMIT_UPPER 0 0x40b 1 0 5
	PREF_LIMIT_UPPER 0 31
regBIF_CFG_DEV1_RC0_PROG_INTERFACE 0 0x402 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV1_RC0_REVISION_ID 0 0x402 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV1_RC0_ROM_BASE_ADDR 0 0x40e 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV1_RC0_ROOT_CAP 0 0x41d 1 0 5
	CRS_SOFTWARE_VISIBILITY 0 0
regBIF_CFG_DEV1_RC0_ROOT_CNTL 0 0x41d 5 0 5
	SERR_ON_CORR_ERR_EN 0 0
	SERR_ON_NONFATAL_ERR_EN 1 1
	SERR_ON_FATAL_ERR_EN 2 2
	PM_INTERRUPT_EN 3 3
	CRS_SOFTWARE_VISIBILITY_EN 4 4
regBIF_CFG_DEV1_RC0_ROOT_STATUS 0 0x41e 3 0 5
	PME_REQUESTOR_ID 0 15
	PME_STATUS 16 16
	PME_PENDING 17 17
regBIF_CFG_DEV1_RC0_RTM1_PARITY_MISMATCH_STATUS_16GT 0 0x509 1 0 5
	RTM1_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV1_RC0_RTM2_PARITY_MISMATCH_STATUS_16GT 0 0x50a 1 0 5
	RTM2_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV1_RC0_RTR_DATA1 0 0x55d 3 0 5
	RESET_TIME 0 11
	DLUP_TIME 12 23
	VALID 31 31
regBIF_CFG_DEV1_RC0_RTR_DATA2 0 0x55e 2 0 5
	FLR_TIME 0 11
	D3HOTD0_TIME 12 23
regBIF_CFG_DEV1_RC0_SECONDARY_STATUS 0 0x407 7 0 5
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	RECEIVED_SYSTEM_ERROR 14 14
regBIF_CFG_DEV1_RC0_SLOT_CAP 0 0x41b 12 0 5
	ATTN_BUTTON_PRESENT 0 0
	PWR_CONTROLLER_PRESENT 1 1
	MRL_SENSOR_PRESENT 2 2
	ATTN_INDICATOR_PRESENT 3 3
	PWR_INDICATOR_PRESENT 4 4
	HOTPLUG_SURPRISE 5 5
	HOTPLUG_CAPABLE 6 6
	SLOT_PWR_LIMIT_VALUE 7 14
	SLOT_PWR_LIMIT_SCALE 15 16
	ELECTROMECH_INTERLOCK_PRESENT 17 17
	NO_COMMAND_COMPLETED_SUPPORTED 18 18
	PHYSICAL_SLOT_NUM 19 31
regBIF_CFG_DEV1_RC0_SLOT_CAP2 0 0x423 1 0 5
	RESERVED 0 31
regBIF_CFG_DEV1_RC0_SLOT_CNTL 0 0x41c 12 0 5
	ATTN_BUTTON_PRESSED_EN 0 0
	PWR_FAULT_DETECTED_EN 1 1
	MRL_SENSOR_CHANGED_EN 2 2
	PRESENCE_DETECT_CHANGED_EN 3 3
	COMMAND_COMPLETED_INTR_EN 4 4
	HOTPLUG_INTR_EN 5 5
	ATTN_INDICATOR_CNTL 6 7
	PWR_INDICATOR_CNTL 8 9
	PWR_CONTROLLER_CNTL 10 10
	ELECTROMECH_INTERLOCK_CNTL 11 11
	DL_STATE_CHANGED_EN 12 12
	AUTO_SLOT_PWR_LIMIT_DISABLE 13 13
regBIF_CFG_DEV1_RC0_SLOT_CNTL2 0 0x424 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV1_RC0_SLOT_STATUS 0 0x41c 9 0 5
	ATTN_BUTTON_PRESSED 0 0
	PWR_FAULT_DETECTED 1 1
	MRL_SENSOR_CHANGED 2 2
	PRESENCE_DETECT_CHANGED 3 3
	COMMAND_COMPLETED 4 4
	MRL_SENSOR_STATE 5 5
	PRESENCE_DETECT_STATE 6 6
	ELECTROMECH_INTERLOCK_STATUS 7 7
	DL_STATE_CHANGED 8 8
regBIF_CFG_DEV1_RC0_SLOT_STATUS2 0 0x424 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV1_RC0_SSID_CAP 0 0x431 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV1_RC0_SSID_CAP_LIST 0 0x430 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV1_RC0_STATUS 0 0x401 10 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
regBIF_CFG_DEV1_RC0_SUB_BUS_NUMBER_LATENCY 0 0x406 4 0 5
	PRIMARY_BUS 0 7
	SECONDARY_BUS 8 15
	SUB_BUS_NUM 16 23
	SECONDARY_LATENCY_TIMER 24 31
regBIF_CFG_DEV1_RC0_SUB_CLASS 0 0x402 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV1_RC0_VENDOR_ID 0 0x400 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV2_EPF0_0_ADAPTER_ID 0 0x1400b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV2_EPF0_0_ADAPTER_ID_W 0 0x14013 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV2_EPF0_0_BASE_ADDR_1 0 0x14004 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF0_0_BASE_ADDR_2 0 0x14005 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF0_0_BASE_ADDR_3 0 0x14006 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF0_0_BASE_ADDR_4 0 0x14007 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF0_0_BASE_ADDR_5 0 0x14008 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF0_0_BASE_ADDR_6 0 0x14009 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF0_0_BASE_CLASS 0 0x14002 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV2_EPF0_0_BIST 0 0x14003 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV2_EPF0_0_CACHE_LINE 0 0x14003 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV2_EPF0_0_CAP_PTR 0 0x1400d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV2_EPF0_0_COMMAND 0 0x14001 10 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV2_EPF0_0_DATA_LINK_FEATURE_CAP 0 0x14101 2 0 5
	LOCAL_DLF_SUPPORTED 0 22
	DLF_EXCHANGE_ENABLE 31 31
regBIF_CFG_DEV2_EPF0_0_DATA_LINK_FEATURE_STATUS 0 0x14102 2 0 5
	REMOTE_DLF_SUPPORTED 0 22
	REMOTE_DLF_SUPPORTED_VALID 31 31
regBIF_CFG_DEV2_EPF0_0_DBESL_DBESLD 0 0x14018 2 0 5
	DBESL 0 3
	DBESLD 4 7
regBIF_CFG_DEV2_EPF0_0_DEVICE_CAP 0 0x1401a 9 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV2_EPF0_0_DEVICE_CAP2 0 0x14022 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV2_EPF0_0_DEVICE_CNTL 0 0x1401b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV2_EPF0_0_DEVICE_CNTL2 0 0x14023 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV2_EPF0_0_DEVICE_ID 0 0x14000 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV2_EPF0_0_DEVICE_STATUS 0 0x1401b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV2_EPF0_0_DEVICE_STATUS2 0 0x14023 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV2_EPF0_0_FLADJ 0 0x14018 2 0 5
	FLADJ 0 5
	NFC 6 6
regBIF_CFG_DEV2_EPF0_0_HEADER 0 0x14003 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV2_EPF0_0_INTERRUPT_LINE 0 0x1400f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV2_EPF0_0_INTERRUPT_PIN 0 0x1400f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV2_EPF0_0_LANE_0_EQUALIZATION_CNTL_16GT 0 0x1410c 2 0 5
	LANE_0_DSP_16GT_TX_PRESET 0 3
	LANE_0_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_EPF0_0_LANE_0_MARGINING_LANE_CNTL 0 0x14116 4 0 5
	LANE_0_RECEIVER_NUMBER 0 2
	LANE_0_MARGIN_TYPE 3 5
	LANE_0_USAGE_MODEL 6 6
	LANE_0_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_0_MARGINING_LANE_STATUS 0 0x14116 4 0 5
	LANE_0_RECEIVER_NUMBER_STATUS 0 2
	LANE_0_MARGIN_TYPE_STATUS 3 5
	LANE_0_USAGE_MODEL_STATUS 6 6
	LANE_0_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_10_EQUALIZATION_CNTL_16GT 0 0x1410e 2 0 5
	LANE_10_DSP_16GT_TX_PRESET 0 3
	LANE_10_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_EPF0_0_LANE_10_MARGINING_LANE_CNTL 0 0x14120 4 0 5
	LANE_10_RECEIVER_NUMBER 0 2
	LANE_10_MARGIN_TYPE 3 5
	LANE_10_USAGE_MODEL 6 6
	LANE_10_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_10_MARGINING_LANE_STATUS 0 0x14120 4 0 5
	LANE_10_RECEIVER_NUMBER_STATUS 0 2
	LANE_10_MARGIN_TYPE_STATUS 3 5
	LANE_10_USAGE_MODEL_STATUS 6 6
	LANE_10_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_11_EQUALIZATION_CNTL_16GT 0 0x1410e 2 0 5
	LANE_11_DSP_16GT_TX_PRESET 0 3
	LANE_11_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_EPF0_0_LANE_11_MARGINING_LANE_CNTL 0 0x14121 4 0 5
	LANE_11_RECEIVER_NUMBER 0 2
	LANE_11_MARGIN_TYPE 3 5
	LANE_11_USAGE_MODEL 6 6
	LANE_11_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_11_MARGINING_LANE_STATUS 0 0x14121 4 0 5
	LANE_11_RECEIVER_NUMBER_STATUS 0 2
	LANE_11_MARGIN_TYPE_STATUS 3 5
	LANE_11_USAGE_MODEL_STATUS 6 6
	LANE_11_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_12_EQUALIZATION_CNTL_16GT 0 0x1410f 2 0 5
	LANE_12_DSP_16GT_TX_PRESET 0 3
	LANE_12_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_EPF0_0_LANE_12_MARGINING_LANE_CNTL 0 0x14122 4 0 5
	LANE_12_RECEIVER_NUMBER 0 2
	LANE_12_MARGIN_TYPE 3 5
	LANE_12_USAGE_MODEL 6 6
	LANE_12_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_12_MARGINING_LANE_STATUS 0 0x14122 4 0 5
	LANE_12_RECEIVER_NUMBER_STATUS 0 2
	LANE_12_MARGIN_TYPE_STATUS 3 5
	LANE_12_USAGE_MODEL_STATUS 6 6
	LANE_12_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_13_EQUALIZATION_CNTL_16GT 0 0x1410f 2 0 5
	LANE_13_DSP_16GT_TX_PRESET 0 3
	LANE_13_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_EPF0_0_LANE_13_MARGINING_LANE_CNTL 0 0x14123 4 0 5
	LANE_13_RECEIVER_NUMBER 0 2
	LANE_13_MARGIN_TYPE 3 5
	LANE_13_USAGE_MODEL 6 6
	LANE_13_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_13_MARGINING_LANE_STATUS 0 0x14123 4 0 5
	LANE_13_RECEIVER_NUMBER_STATUS 0 2
	LANE_13_MARGIN_TYPE_STATUS 3 5
	LANE_13_USAGE_MODEL_STATUS 6 6
	LANE_13_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_14_EQUALIZATION_CNTL_16GT 0 0x1410f 2 0 5
	LANE_14_DSP_16GT_TX_PRESET 0 3
	LANE_14_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_EPF0_0_LANE_14_MARGINING_LANE_CNTL 0 0x14124 4 0 5
	LANE_14_RECEIVER_NUMBER 0 2
	LANE_14_MARGIN_TYPE 3 5
	LANE_14_USAGE_MODEL 6 6
	LANE_14_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_14_MARGINING_LANE_STATUS 0 0x14124 4 0 5
	LANE_14_RECEIVER_NUMBER_STATUS 0 2
	LANE_14_MARGIN_TYPE_STATUS 3 5
	LANE_14_USAGE_MODEL_STATUS 6 6
	LANE_14_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_15_EQUALIZATION_CNTL_16GT 0 0x1410f 2 0 5
	LANE_15_DSP_16GT_TX_PRESET 0 3
	LANE_15_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_EPF0_0_LANE_15_MARGINING_LANE_CNTL 0 0x14125 4 0 5
	LANE_15_RECEIVER_NUMBER 0 2
	LANE_15_MARGIN_TYPE 3 5
	LANE_15_USAGE_MODEL 6 6
	LANE_15_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_15_MARGINING_LANE_STATUS 0 0x14125 4 0 5
	LANE_15_RECEIVER_NUMBER_STATUS 0 2
	LANE_15_MARGIN_TYPE_STATUS 3 5
	LANE_15_USAGE_MODEL_STATUS 6 6
	LANE_15_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_1_EQUALIZATION_CNTL_16GT 0 0x1410c 2 0 5
	LANE_1_DSP_16GT_TX_PRESET 0 3
	LANE_1_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_EPF0_0_LANE_1_MARGINING_LANE_CNTL 0 0x14117 4 0 5
	LANE_1_RECEIVER_NUMBER 0 2
	LANE_1_MARGIN_TYPE 3 5
	LANE_1_USAGE_MODEL 6 6
	LANE_1_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_1_MARGINING_LANE_STATUS 0 0x14117 4 0 5
	LANE_1_RECEIVER_NUMBER_STATUS 0 2
	LANE_1_MARGIN_TYPE_STATUS 3 5
	LANE_1_USAGE_MODEL_STATUS 6 6
	LANE_1_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_2_EQUALIZATION_CNTL_16GT 0 0x1410c 2 0 5
	LANE_2_DSP_16GT_TX_PRESET 0 3
	LANE_2_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_EPF0_0_LANE_2_MARGINING_LANE_CNTL 0 0x14118 4 0 5
	LANE_2_RECEIVER_NUMBER 0 2
	LANE_2_MARGIN_TYPE 3 5
	LANE_2_USAGE_MODEL 6 6
	LANE_2_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_2_MARGINING_LANE_STATUS 0 0x14118 4 0 5
	LANE_2_RECEIVER_NUMBER_STATUS 0 2
	LANE_2_MARGIN_TYPE_STATUS 3 5
	LANE_2_USAGE_MODEL_STATUS 6 6
	LANE_2_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_3_EQUALIZATION_CNTL_16GT 0 0x1410c 2 0 5
	LANE_3_DSP_16GT_TX_PRESET 0 3
	LANE_3_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_EPF0_0_LANE_3_MARGINING_LANE_CNTL 0 0x14119 4 0 5
	LANE_3_RECEIVER_NUMBER 0 2
	LANE_3_MARGIN_TYPE 3 5
	LANE_3_USAGE_MODEL 6 6
	LANE_3_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_3_MARGINING_LANE_STATUS 0 0x14119 4 0 5
	LANE_3_RECEIVER_NUMBER_STATUS 0 2
	LANE_3_MARGIN_TYPE_STATUS 3 5
	LANE_3_USAGE_MODEL_STATUS 6 6
	LANE_3_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_4_EQUALIZATION_CNTL_16GT 0 0x1410d 2 0 5
	LANE_4_DSP_16GT_TX_PRESET 0 3
	LANE_4_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_EPF0_0_LANE_4_MARGINING_LANE_CNTL 0 0x1411a 4 0 5
	LANE_4_RECEIVER_NUMBER 0 2
	LANE_4_MARGIN_TYPE 3 5
	LANE_4_USAGE_MODEL 6 6
	LANE_4_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_4_MARGINING_LANE_STATUS 0 0x1411a 4 0 5
	LANE_4_RECEIVER_NUMBER_STATUS 0 2
	LANE_4_MARGIN_TYPE_STATUS 3 5
	LANE_4_USAGE_MODEL_STATUS 6 6
	LANE_4_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_5_EQUALIZATION_CNTL_16GT 0 0x1410d 2 0 5
	LANE_5_DSP_16GT_TX_PRESET 0 3
	LANE_5_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_EPF0_0_LANE_5_MARGINING_LANE_CNTL 0 0x1411b 4 0 5
	LANE_5_RECEIVER_NUMBER 0 2
	LANE_5_MARGIN_TYPE 3 5
	LANE_5_USAGE_MODEL 6 6
	LANE_5_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_5_MARGINING_LANE_STATUS 0 0x1411b 4 0 5
	LANE_5_RECEIVER_NUMBER_STATUS 0 2
	LANE_5_MARGIN_TYPE_STATUS 3 5
	LANE_5_USAGE_MODEL_STATUS 6 6
	LANE_5_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_6_EQUALIZATION_CNTL_16GT 0 0x1410d 2 0 5
	LANE_6_DSP_16GT_TX_PRESET 0 3
	LANE_6_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_EPF0_0_LANE_6_MARGINING_LANE_CNTL 0 0x1411c 4 0 5
	LANE_6_RECEIVER_NUMBER 0 2
	LANE_6_MARGIN_TYPE 3 5
	LANE_6_USAGE_MODEL 6 6
	LANE_6_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_6_MARGINING_LANE_STATUS 0 0x1411c 4 0 5
	LANE_6_RECEIVER_NUMBER_STATUS 0 2
	LANE_6_MARGIN_TYPE_STATUS 3 5
	LANE_6_USAGE_MODEL_STATUS 6 6
	LANE_6_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_7_EQUALIZATION_CNTL_16GT 0 0x1410d 2 0 5
	LANE_7_DSP_16GT_TX_PRESET 0 3
	LANE_7_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_EPF0_0_LANE_7_MARGINING_LANE_CNTL 0 0x1411d 4 0 5
	LANE_7_RECEIVER_NUMBER 0 2
	LANE_7_MARGIN_TYPE 3 5
	LANE_7_USAGE_MODEL 6 6
	LANE_7_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_7_MARGINING_LANE_STATUS 0 0x1411d 4 0 5
	LANE_7_RECEIVER_NUMBER_STATUS 0 2
	LANE_7_MARGIN_TYPE_STATUS 3 5
	LANE_7_USAGE_MODEL_STATUS 6 6
	LANE_7_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_8_EQUALIZATION_CNTL_16GT 0 0x1410e 2 0 5
	LANE_8_DSP_16GT_TX_PRESET 0 3
	LANE_8_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_EPF0_0_LANE_8_MARGINING_LANE_CNTL 0 0x1411e 4 0 5
	LANE_8_RECEIVER_NUMBER 0 2
	LANE_8_MARGIN_TYPE 3 5
	LANE_8_USAGE_MODEL 6 6
	LANE_8_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_8_MARGINING_LANE_STATUS 0 0x1411e 4 0 5
	LANE_8_RECEIVER_NUMBER_STATUS 0 2
	LANE_8_MARGIN_TYPE_STATUS 3 5
	LANE_8_USAGE_MODEL_STATUS 6 6
	LANE_8_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_9_EQUALIZATION_CNTL_16GT 0 0x1410e 2 0 5
	LANE_9_DSP_16GT_TX_PRESET 0 3
	LANE_9_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_EPF0_0_LANE_9_MARGINING_LANE_CNTL 0 0x1411f 4 0 5
	LANE_9_RECEIVER_NUMBER 0 2
	LANE_9_MARGIN_TYPE 3 5
	LANE_9_USAGE_MODEL 6 6
	LANE_9_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_EPF0_0_LANE_9_MARGINING_LANE_STATUS 0 0x1411f 4 0 5
	LANE_9_RECEIVER_NUMBER_STATUS 0 2
	LANE_9_MARGIN_TYPE_STATUS 3 5
	LANE_9_USAGE_MODEL_STATUS 6 6
	LANE_9_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_EPF0_0_LATENCY 0 0x14003 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV2_EPF0_0_LINK_CAP 0 0x1401c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV2_EPF0_0_LINK_CAP2 0 0x14024 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV2_EPF0_0_LINK_CAP_16GT 0 0x14105 1 0 5
	RESERVED 0 31
regBIF_CFG_DEV2_EPF0_0_LINK_CNTL 0 0x1401d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV2_EPF0_0_LINK_CNTL2 0 0x14025 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV2_EPF0_0_LINK_CNTL_16GT 0 0x14106 1 0 5
	RESERVED 0 31
regBIF_CFG_DEV2_EPF0_0_LINK_STATUS 0 0x1401d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV2_EPF0_0_LINK_STATUS2 0 0x14025 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV2_EPF0_0_LINK_STATUS_16GT 0 0x14107 5 0 5
	EQUALIZATION_COMPLETE_16GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_16GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_16GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_16GT 3 3
	LINK_EQUALIZATION_REQUEST_16GT 4 4
regBIF_CFG_DEV2_EPF0_0_LOCAL_PARITY_MISMATCH_STATUS_16GT 0 0x14108 1 0 5
	LOCAL_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV2_EPF0_0_MARGINING_PORT_CAP 0 0x14115 1 0 5
	MARGINING_USES_SOFTWARE 0 0
regBIF_CFG_DEV2_EPF0_0_MARGINING_PORT_STATUS 0 0x14115 2 0 5
	MARGINING_READY 0 0
	MARGINING_SOFTWARE_READY 1 1
regBIF_CFG_DEV2_EPF0_0_MAX_LATENCY 0 0x1400f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV2_EPF0_0_MIN_GRANT 0 0x1400f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV2_EPF0_0_MSIX_CAP_LIST 0 0x14030 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF0_0_MSIX_MSG_CNTL 0 0x14030 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV2_EPF0_0_MSIX_PBA 0 0x14032 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV2_EPF0_0_MSIX_TABLE 0 0x14031 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV2_EPF0_0_MSI_CAP_LIST 0 0x14028 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF0_0_MSI_EXT_MSG_DATA 0 0x1402a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV2_EPF0_0_MSI_EXT_MSG_DATA_64 0 0x1402b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV2_EPF0_0_MSI_MASK 0 0x1402b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV2_EPF0_0_MSI_MASK_64 0 0x1402c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV2_EPF0_0_MSI_MSG_ADDR_HI 0 0x1402a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV2_EPF0_0_MSI_MSG_ADDR_LO 0 0x14029 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV2_EPF0_0_MSI_MSG_CNTL 0 0x14028 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV2_EPF0_0_MSI_MSG_DATA 0 0x1402a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV2_EPF0_0_MSI_MSG_DATA_64 0 0x1402b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV2_EPF0_0_MSI_PENDING 0 0x1402c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV2_EPF0_0_MSI_PENDING_64 0 0x1402d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV2_EPF0_0_PCIE_ACS_CAP 0 0x140a9 8 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV2_EPF0_0_PCIE_ACS_CNTL 0 0x140a9 7 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
regBIF_CFG_DEV2_EPF0_0_PCIE_ACS_ENH_CAP_LIST 0 0x140a8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF0_0_PCIE_ADV_ERR_CAP_CNTL 0 0x1405a 7 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
regBIF_CFG_DEV2_EPF0_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x14054 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF0_0_PCIE_ARI_CAP 0 0x140cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV2_EPF0_0_PCIE_ARI_CNTL 0 0x140cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV2_EPF0_0_PCIE_ARI_ENH_CAP_LIST 0 0x140ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF0_0_PCIE_BAR1_CAP 0 0x14081 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF0_0_PCIE_BAR1_CNTL 0 0x14082 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF0_0_PCIE_BAR2_CAP 0 0x14083 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF0_0_PCIE_BAR2_CNTL 0 0x14084 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF0_0_PCIE_BAR3_CAP 0 0x14085 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF0_0_PCIE_BAR3_CNTL 0 0x14086 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF0_0_PCIE_BAR4_CAP 0 0x14087 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF0_0_PCIE_BAR4_CNTL 0 0x14088 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF0_0_PCIE_BAR5_CAP 0 0x14089 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF0_0_PCIE_BAR5_CNTL 0 0x1408a 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF0_0_PCIE_BAR6_CAP 0 0x1408b 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF0_0_PCIE_BAR6_CNTL 0 0x1408c 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF0_0_PCIE_BAR_ENH_CAP_LIST 0 0x14080 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF0_0_PCIE_CAP 0 0x14019 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV2_EPF0_0_PCIE_CAP_LIST 0 0x14019 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF0_0_PCIE_CORR_ERR_MASK 0 0x14059 7 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
regBIF_CFG_DEV2_EPF0_0_PCIE_CORR_ERR_STATUS 0 0x14058 7 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
regBIF_CFG_DEV2_EPF0_0_PCIE_DLF_ENH_CAP_LIST 0 0x14100 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF0_0_PCIE_DPA_CAP 0 0x14095 5 0 5
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV2_EPF0_0_PCIE_DPA_CNTL 0 0x14097 1 0 5
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV2_EPF0_0_PCIE_DPA_ENH_CAP_LIST 0 0x14094 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF0_0_PCIE_DPA_LATENCY_INDICATOR 0 0x14096 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV2_EPF0_0_PCIE_DPA_STATUS 0 0x14097 2 0 5
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV2_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x14098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x14098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x14098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x14098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x14099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x14099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x14099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x14099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF0_0_PCIE_HDR_LOG0 0 0x1405b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF0_0_PCIE_HDR_LOG1 0 0x1405c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF0_0_PCIE_HDR_LOG2 0 0x1405d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF0_0_PCIE_HDR_LOG3 0 0x1405e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF0_0_PCIE_LANE_0_EQUALIZATION_CNTL 0 0x1409f 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_EPF0_0_PCIE_LANE_10_EQUALIZATION_CNTL 0 0x140a4 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_EPF0_0_PCIE_LANE_11_EQUALIZATION_CNTL 0 0x140a4 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_EPF0_0_PCIE_LANE_12_EQUALIZATION_CNTL 0 0x140a5 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_EPF0_0_PCIE_LANE_13_EQUALIZATION_CNTL 0 0x140a5 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_EPF0_0_PCIE_LANE_14_EQUALIZATION_CNTL 0 0x140a6 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_EPF0_0_PCIE_LANE_15_EQUALIZATION_CNTL 0 0x140a6 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_EPF0_0_PCIE_LANE_1_EQUALIZATION_CNTL 0 0x1409f 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_EPF0_0_PCIE_LANE_2_EQUALIZATION_CNTL 0 0x140a0 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_EPF0_0_PCIE_LANE_3_EQUALIZATION_CNTL 0 0x140a0 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_EPF0_0_PCIE_LANE_4_EQUALIZATION_CNTL 0 0x140a1 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_EPF0_0_PCIE_LANE_5_EQUALIZATION_CNTL 0 0x140a1 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_EPF0_0_PCIE_LANE_6_EQUALIZATION_CNTL 0 0x140a2 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_EPF0_0_PCIE_LANE_7_EQUALIZATION_CNTL 0 0x140a2 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_EPF0_0_PCIE_LANE_8_EQUALIZATION_CNTL 0 0x140a3 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_EPF0_0_PCIE_LANE_9_EQUALIZATION_CNTL 0 0x140a3 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_EPF0_0_PCIE_LANE_ERROR_STATUS 0 0x1409e 1 0 5
	LANE_ERROR_STATUS_BITS 0 15
regBIF_CFG_DEV2_EPF0_0_PCIE_LINK_CNTL3 0 0x1409d 3 0 5
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
regBIF_CFG_DEV2_EPF0_0_PCIE_LTR_CAP 0 0x140c9 4 0 5
	LTR_MAX_S_LATENCY_VALUE 0 9
	LTR_MAX_S_LATENCY_SCALE 10 12
	LTR_MAX_NS_LATENCY_VALUE 16 25
	LTR_MAX_NS_LATENCY_SCALE 26 28
regBIF_CFG_DEV2_EPF0_0_PCIE_LTR_ENH_CAP_LIST 0 0x140c8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF0_0_PCIE_MARGINING_ENH_CAP_LIST 0 0x14114 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF0_0_PCIE_PASID_CAP 0 0x140b5 3 0 5
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV2_EPF0_0_PCIE_PASID_CNTL 0 0x140b5 3 0 5
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV2_EPF0_0_PCIE_PASID_ENH_CAP_LIST 0 0x140b4 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF0_0_PCIE_PHY_16GT_ENH_CAP_LIST 0 0x14104 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF0_0_PCIE_PORT_VC_CAP_REG1 0 0x14045 4 0 5
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
regBIF_CFG_DEV2_EPF0_0_PCIE_PORT_VC_CAP_REG2 0 0x14046 2 0 5
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV2_EPF0_0_PCIE_PORT_VC_CNTL 0 0x14047 2 0 5
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
regBIF_CFG_DEV2_EPF0_0_PCIE_PORT_VC_STATUS 0 0x14047 1 0 5
	VC_ARB_TABLE_STATUS 0 0
regBIF_CFG_DEV2_EPF0_0_PCIE_PWR_BUDGET_CAP 0 0x14093 1 0 5
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV2_EPF0_0_PCIE_PWR_BUDGET_DATA 0 0x14092 6 0 5
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV2_EPF0_0_PCIE_PWR_BUDGET_DATA_SELECT 0 0x14091 1 0 5
	DATA_SELECT 0 7
regBIF_CFG_DEV2_EPF0_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x14090 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF0_0_PCIE_RTR_ENH_CAP_LIST 0 0x1415c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF0_0_PCIE_SECONDARY_ENH_CAP_LIST 0 0x1409c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF0_0_PCIE_TLP_PREFIX_LOG0 0 0x14062 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF0_0_PCIE_TLP_PREFIX_LOG1 0 0x14063 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF0_0_PCIE_TLP_PREFIX_LOG2 0 0x14064 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF0_0_PCIE_TLP_PREFIX_LOG3 0 0x14065 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF0_0_PCIE_UNCORR_ERR_MASK 0 0x14056 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV2_EPF0_0_PCIE_UNCORR_ERR_SEVERITY 0 0x14057 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV2_EPF0_0_PCIE_UNCORR_ERR_STATUS 0 0x14055 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV2_EPF0_0_PCIE_VC0_RESOURCE_CAP 0 0x14048 4 0 5
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 22
	PORT_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV2_EPF0_0_PCIE_VC0_RESOURCE_CNTL 0 0x14049 6 0 5
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
regBIF_CFG_DEV2_EPF0_0_PCIE_VC0_RESOURCE_STATUS 0 0x1404a 2 0 5
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
regBIF_CFG_DEV2_EPF0_0_PCIE_VC1_RESOURCE_CAP 0 0x1404b 4 0 5
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV2_EPF0_0_PCIE_VC1_RESOURCE_CNTL 0 0x1404c 6 0 5
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
regBIF_CFG_DEV2_EPF0_0_PCIE_VC1_RESOURCE_STATUS 0 0x1404d 2 0 5
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
regBIF_CFG_DEV2_EPF0_0_PCIE_VC_ENH_CAP_LIST 0 0x14044 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF0_0_PCIE_VENDOR_SPECIFIC1 0 0x14042 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV2_EPF0_0_PCIE_VENDOR_SPECIFIC2 0 0x14043 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV2_EPF0_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x14040 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR 0 0x14041 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV2_EPF0_0_PMI_CAP 0 0x14014 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV2_EPF0_0_PMI_CAP_LIST 0 0x14014 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF0_0_PMI_STATUS_CNTL 0 0x14015 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV2_EPF0_0_PROG_INTERFACE 0 0x14002 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV2_EPF0_0_REVISION_ID 0 0x14002 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV2_EPF0_0_ROM_BASE_ADDR 0 0x1400c 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF0_0_RTM1_PARITY_MISMATCH_STATUS_16GT 0 0x14109 1 0 5
	RTM1_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV2_EPF0_0_RTM2_PARITY_MISMATCH_STATUS_16GT 0 0x1410a 1 0 5
	RTM2_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV2_EPF0_0_RTR_DATA1 0 0x1415d 3 0 5
	RESET_TIME 0 11
	DLUP_TIME 12 23
	VALID 31 31
regBIF_CFG_DEV2_EPF0_0_RTR_DATA2 0 0x1415e 2 0 5
	FLR_TIME 0 11
	D3HOTD0_TIME 12 23
regBIF_CFG_DEV2_EPF0_0_SATA_CAP_0 0 0x14034 5 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
regBIF_CFG_DEV2_EPF0_0_SATA_CAP_1 0 0x14035 3 0 5
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
regBIF_CFG_DEV2_EPF0_0_SATA_IDP_DATA 0 0x14037 1 0 5
	IDP_DATA 0 31
regBIF_CFG_DEV2_EPF0_0_SATA_IDP_INDEX 0 0x14036 3 0 5
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
regBIF_CFG_DEV2_EPF0_0_SBRN 0 0x14018 1 0 5
	SBRN 0 7
regBIF_CFG_DEV2_EPF0_0_STATUS 0 0x14001 10 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
regBIF_CFG_DEV2_EPF0_0_SUB_CLASS 0 0x14002 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV2_EPF0_0_VENDOR_CAP_LIST 0 0x14012 3 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV2_EPF0_0_VENDOR_ID 0 0x14000 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV2_EPF1_0_ADAPTER_ID 0 0x1440b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV2_EPF1_0_ADAPTER_ID_W 0 0x14413 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV2_EPF1_0_BASE_ADDR_1 0 0x14404 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF1_0_BASE_ADDR_2 0 0x14405 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF1_0_BASE_ADDR_3 0 0x14406 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF1_0_BASE_ADDR_4 0 0x14407 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF1_0_BASE_ADDR_5 0 0x14408 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF1_0_BASE_ADDR_6 0 0x14409 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF1_0_BASE_CLASS 0 0x14402 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV2_EPF1_0_BIST 0 0x14403 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV2_EPF1_0_CACHE_LINE 0 0x14403 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV2_EPF1_0_CAP_PTR 0 0x1440d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV2_EPF1_0_COMMAND 0 0x14401 10 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV2_EPF1_0_DBESL_DBESLD 0 0x14418 2 0 5
	DBESL 0 3
	DBESLD 4 7
regBIF_CFG_DEV2_EPF1_0_DEVICE_CAP 0 0x1441a 9 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV2_EPF1_0_DEVICE_CAP2 0 0x14422 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV2_EPF1_0_DEVICE_CNTL 0 0x1441b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV2_EPF1_0_DEVICE_CNTL2 0 0x14423 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV2_EPF1_0_DEVICE_ID 0 0x14400 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV2_EPF1_0_DEVICE_STATUS 0 0x1441b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV2_EPF1_0_DEVICE_STATUS2 0 0x14423 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV2_EPF1_0_FLADJ 0 0x14418 2 0 5
	FLADJ 0 5
	NFC 6 6
regBIF_CFG_DEV2_EPF1_0_HEADER 0 0x14403 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV2_EPF1_0_INTERRUPT_LINE 0 0x1440f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV2_EPF1_0_INTERRUPT_PIN 0 0x1440f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV2_EPF1_0_LATENCY 0 0x14403 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV2_EPF1_0_LINK_CAP 0 0x1441c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV2_EPF1_0_LINK_CAP2 0 0x14424 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV2_EPF1_0_LINK_CNTL 0 0x1441d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV2_EPF1_0_LINK_CNTL2 0 0x14425 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV2_EPF1_0_LINK_STATUS 0 0x1441d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV2_EPF1_0_LINK_STATUS2 0 0x14425 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV2_EPF1_0_MAX_LATENCY 0 0x1440f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV2_EPF1_0_MIN_GRANT 0 0x1440f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV2_EPF1_0_MSIX_CAP_LIST 0 0x14430 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF1_0_MSIX_MSG_CNTL 0 0x14430 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV2_EPF1_0_MSIX_PBA 0 0x14432 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV2_EPF1_0_MSIX_TABLE 0 0x14431 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV2_EPF1_0_MSI_CAP_LIST 0 0x14428 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF1_0_MSI_EXT_MSG_DATA 0 0x1442a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV2_EPF1_0_MSI_EXT_MSG_DATA_64 0 0x1442b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV2_EPF1_0_MSI_MASK 0 0x1442b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV2_EPF1_0_MSI_MASK_64 0 0x1442c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV2_EPF1_0_MSI_MSG_ADDR_HI 0 0x1442a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV2_EPF1_0_MSI_MSG_ADDR_LO 0 0x14429 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV2_EPF1_0_MSI_MSG_CNTL 0 0x14428 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV2_EPF1_0_MSI_MSG_DATA 0 0x1442a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV2_EPF1_0_MSI_MSG_DATA_64 0 0x1442b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV2_EPF1_0_MSI_PENDING 0 0x1442c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV2_EPF1_0_MSI_PENDING_64 0 0x1442d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV2_EPF1_0_PCIE_ACS_CAP 0 0x144a9 8 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV2_EPF1_0_PCIE_ACS_CNTL 0 0x144a9 7 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
regBIF_CFG_DEV2_EPF1_0_PCIE_ACS_ENH_CAP_LIST 0 0x144a8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF1_0_PCIE_ADV_ERR_CAP_CNTL 0 0x1445a 7 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
regBIF_CFG_DEV2_EPF1_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x14454 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF1_0_PCIE_ARI_CAP 0 0x144cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV2_EPF1_0_PCIE_ARI_CNTL 0 0x144cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV2_EPF1_0_PCIE_ARI_ENH_CAP_LIST 0 0x144ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF1_0_PCIE_BAR1_CAP 0 0x14481 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF1_0_PCIE_BAR1_CNTL 0 0x14482 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF1_0_PCIE_BAR2_CAP 0 0x14483 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF1_0_PCIE_BAR2_CNTL 0 0x14484 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF1_0_PCIE_BAR3_CAP 0 0x14485 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF1_0_PCIE_BAR3_CNTL 0 0x14486 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF1_0_PCIE_BAR4_CAP 0 0x14487 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF1_0_PCIE_BAR4_CNTL 0 0x14488 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF1_0_PCIE_BAR5_CAP 0 0x14489 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF1_0_PCIE_BAR5_CNTL 0 0x1448a 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF1_0_PCIE_BAR6_CAP 0 0x1448b 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF1_0_PCIE_BAR6_CNTL 0 0x1448c 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF1_0_PCIE_BAR_ENH_CAP_LIST 0 0x14480 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF1_0_PCIE_CAP 0 0x14419 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV2_EPF1_0_PCIE_CAP_LIST 0 0x14419 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF1_0_PCIE_CORR_ERR_MASK 0 0x14459 7 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
regBIF_CFG_DEV2_EPF1_0_PCIE_CORR_ERR_STATUS 0 0x14458 7 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
regBIF_CFG_DEV2_EPF1_0_PCIE_DPA_CAP 0 0x14495 5 0 5
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV2_EPF1_0_PCIE_DPA_CNTL 0 0x14497 1 0 5
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV2_EPF1_0_PCIE_DPA_ENH_CAP_LIST 0 0x14494 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF1_0_PCIE_DPA_LATENCY_INDICATOR 0 0x14496 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV2_EPF1_0_PCIE_DPA_STATUS 0 0x14497 2 0 5
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV2_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x14498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x14498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x14498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x14498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x14499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x14499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x14499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x14499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF1_0_PCIE_HDR_LOG0 0 0x1445b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF1_0_PCIE_HDR_LOG1 0 0x1445c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF1_0_PCIE_HDR_LOG2 0 0x1445d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF1_0_PCIE_HDR_LOG3 0 0x1445e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF1_0_PCIE_PASID_CAP 0 0x144b5 3 0 5
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV2_EPF1_0_PCIE_PASID_CNTL 0 0x144b5 3 0 5
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV2_EPF1_0_PCIE_PASID_ENH_CAP_LIST 0 0x144b4 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF1_0_PCIE_PWR_BUDGET_CAP 0 0x14493 1 0 5
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV2_EPF1_0_PCIE_PWR_BUDGET_DATA 0 0x14492 6 0 5
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV2_EPF1_0_PCIE_PWR_BUDGET_DATA_SELECT 0 0x14491 1 0 5
	DATA_SELECT 0 7
regBIF_CFG_DEV2_EPF1_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x14490 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF1_0_PCIE_RTR_ENH_CAP_LIST 0 0x1455c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF1_0_PCIE_TLP_PREFIX_LOG0 0 0x14462 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF1_0_PCIE_TLP_PREFIX_LOG1 0 0x14463 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF1_0_PCIE_TLP_PREFIX_LOG2 0 0x14464 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF1_0_PCIE_TLP_PREFIX_LOG3 0 0x14465 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF1_0_PCIE_UNCORR_ERR_MASK 0 0x14456 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV2_EPF1_0_PCIE_UNCORR_ERR_SEVERITY 0 0x14457 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV2_EPF1_0_PCIE_UNCORR_ERR_STATUS 0 0x14455 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV2_EPF1_0_PCIE_VENDOR_SPECIFIC1 0 0x14442 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV2_EPF1_0_PCIE_VENDOR_SPECIFIC2 0 0x14443 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV2_EPF1_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x14440 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR 0 0x14441 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV2_EPF1_0_PMI_CAP 0 0x14414 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV2_EPF1_0_PMI_CAP_LIST 0 0x14414 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF1_0_PMI_STATUS_CNTL 0 0x14415 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV2_EPF1_0_PROG_INTERFACE 0 0x14402 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV2_EPF1_0_REVISION_ID 0 0x14402 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV2_EPF1_0_ROM_BASE_ADDR 0 0x1440c 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF1_0_RTR_DATA1 0 0x1455d 3 0 5
	RESET_TIME 0 11
	DLUP_TIME 12 23
	VALID 31 31
regBIF_CFG_DEV2_EPF1_0_RTR_DATA2 0 0x1455e 2 0 5
	FLR_TIME 0 11
	D3HOTD0_TIME 12 23
regBIF_CFG_DEV2_EPF1_0_SATA_CAP_0 0 0x14434 5 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
regBIF_CFG_DEV2_EPF1_0_SATA_CAP_1 0 0x14435 3 0 5
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
regBIF_CFG_DEV2_EPF1_0_SATA_IDP_DATA 0 0x14437 1 0 5
	IDP_DATA 0 31
regBIF_CFG_DEV2_EPF1_0_SATA_IDP_INDEX 0 0x14436 3 0 5
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
regBIF_CFG_DEV2_EPF1_0_SBRN 0 0x14418 1 0 5
	SBRN 0 7
regBIF_CFG_DEV2_EPF1_0_STATUS 0 0x14401 10 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
regBIF_CFG_DEV2_EPF1_0_SUB_CLASS 0 0x14402 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV2_EPF1_0_VENDOR_CAP_LIST 0 0x14412 3 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV2_EPF1_0_VENDOR_ID 0 0x14400 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV2_EPF2_0_ADAPTER_ID 0 0x1480b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV2_EPF2_0_ADAPTER_ID_W 0 0x14813 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV2_EPF2_0_BASE_ADDR_1 0 0x14804 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF2_0_BASE_ADDR_2 0 0x14805 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF2_0_BASE_ADDR_3 0 0x14806 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF2_0_BASE_ADDR_4 0 0x14807 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF2_0_BASE_ADDR_5 0 0x14808 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF2_0_BASE_ADDR_6 0 0x14809 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF2_0_BASE_CLASS 0 0x14802 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV2_EPF2_0_BIST 0 0x14803 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV2_EPF2_0_CACHE_LINE 0 0x14803 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV2_EPF2_0_CAP_PTR 0 0x1480d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV2_EPF2_0_COMMAND 0 0x14801 10 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV2_EPF2_0_DEVICE_CAP 0 0x1481a 9 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV2_EPF2_0_DEVICE_CAP2 0 0x14822 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV2_EPF2_0_DEVICE_CNTL 0 0x1481b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV2_EPF2_0_DEVICE_CNTL2 0 0x14823 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV2_EPF2_0_DEVICE_ID 0 0x14800 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV2_EPF2_0_DEVICE_STATUS 0 0x1481b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV2_EPF2_0_DEVICE_STATUS2 0 0x14823 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV2_EPF2_0_HEADER 0 0x14803 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV2_EPF2_0_INTERRUPT_LINE 0 0x1480f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV2_EPF2_0_INTERRUPT_PIN 0 0x1480f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV2_EPF2_0_LATENCY 0 0x14803 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV2_EPF2_0_LINK_CAP 0 0x1481c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV2_EPF2_0_LINK_CAP2 0 0x14824 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV2_EPF2_0_LINK_CNTL 0 0x1481d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV2_EPF2_0_LINK_CNTL2 0 0x14825 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV2_EPF2_0_LINK_STATUS 0 0x1481d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV2_EPF2_0_LINK_STATUS2 0 0x14825 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV2_EPF2_0_MAX_LATENCY 0 0x1480f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV2_EPF2_0_MIN_GRANT 0 0x1480f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV2_EPF2_0_MSIX_CAP_LIST 0 0x14830 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF2_0_MSIX_MSG_CNTL 0 0x14830 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV2_EPF2_0_MSIX_PBA 0 0x14832 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV2_EPF2_0_MSIX_TABLE 0 0x14831 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV2_EPF2_0_MSI_CAP_LIST 0 0x14828 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF2_0_MSI_EXT_MSG_DATA 0 0x1482a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV2_EPF2_0_MSI_EXT_MSG_DATA_64 0 0x1482b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV2_EPF2_0_MSI_MASK 0 0x1482b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV2_EPF2_0_MSI_MASK_64 0 0x1482c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV2_EPF2_0_MSI_MSG_ADDR_HI 0 0x1482a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV2_EPF2_0_MSI_MSG_ADDR_LO 0 0x14829 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV2_EPF2_0_MSI_MSG_CNTL 0 0x14828 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV2_EPF2_0_MSI_MSG_DATA 0 0x1482a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV2_EPF2_0_MSI_MSG_DATA_64 0 0x1482b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV2_EPF2_0_MSI_PENDING 0 0x1482c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV2_EPF2_0_MSI_PENDING_64 0 0x1482d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV2_EPF2_0_PCIE_ACS_CAP 0 0x148a9 8 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV2_EPF2_0_PCIE_ACS_CNTL 0 0x148a9 7 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
regBIF_CFG_DEV2_EPF2_0_PCIE_ACS_ENH_CAP_LIST 0 0x148a8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF2_0_PCIE_ADV_ERR_CAP_CNTL 0 0x1485a 7 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
regBIF_CFG_DEV2_EPF2_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x14854 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF2_0_PCIE_ARI_CAP 0 0x148cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV2_EPF2_0_PCIE_ARI_CNTL 0 0x148cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV2_EPF2_0_PCIE_ARI_ENH_CAP_LIST 0 0x148ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF2_0_PCIE_BAR1_CAP 0 0x14881 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF2_0_PCIE_BAR1_CNTL 0 0x14882 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF2_0_PCIE_BAR2_CAP 0 0x14883 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF2_0_PCIE_BAR2_CNTL 0 0x14884 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF2_0_PCIE_BAR3_CAP 0 0x14885 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF2_0_PCIE_BAR3_CNTL 0 0x14886 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF2_0_PCIE_BAR4_CAP 0 0x14887 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF2_0_PCIE_BAR4_CNTL 0 0x14888 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF2_0_PCIE_BAR5_CAP 0 0x14889 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF2_0_PCIE_BAR5_CNTL 0 0x1488a 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF2_0_PCIE_BAR6_CAP 0 0x1488b 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF2_0_PCIE_BAR6_CNTL 0 0x1488c 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF2_0_PCIE_BAR_ENH_CAP_LIST 0 0x14880 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF2_0_PCIE_CAP 0 0x14819 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV2_EPF2_0_PCIE_CAP_LIST 0 0x14819 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF2_0_PCIE_CORR_ERR_MASK 0 0x14859 7 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
regBIF_CFG_DEV2_EPF2_0_PCIE_CORR_ERR_STATUS 0 0x14858 7 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
regBIF_CFG_DEV2_EPF2_0_PCIE_DPA_CAP 0 0x14895 5 0 5
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV2_EPF2_0_PCIE_DPA_CNTL 0 0x14897 1 0 5
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV2_EPF2_0_PCIE_DPA_ENH_CAP_LIST 0 0x14894 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF2_0_PCIE_DPA_LATENCY_INDICATOR 0 0x14896 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV2_EPF2_0_PCIE_DPA_STATUS 0 0x14897 2 0 5
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV2_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x14898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x14898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x14898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x14898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x14899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x14899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x14899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x14899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF2_0_PCIE_HDR_LOG0 0 0x1485b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF2_0_PCIE_HDR_LOG1 0 0x1485c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF2_0_PCIE_HDR_LOG2 0 0x1485d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF2_0_PCIE_HDR_LOG3 0 0x1485e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF2_0_PCIE_PASID_CAP 0 0x148b5 3 0 5
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV2_EPF2_0_PCIE_PASID_CNTL 0 0x148b5 3 0 5
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV2_EPF2_0_PCIE_PASID_ENH_CAP_LIST 0 0x148b4 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF2_0_PCIE_PWR_BUDGET_CAP 0 0x14893 1 0 5
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV2_EPF2_0_PCIE_PWR_BUDGET_DATA 0 0x14892 6 0 5
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV2_EPF2_0_PCIE_PWR_BUDGET_DATA_SELECT 0 0x14891 1 0 5
	DATA_SELECT 0 7
regBIF_CFG_DEV2_EPF2_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x14890 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF2_0_PCIE_RTR_ENH_CAP_LIST 0 0x1495c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF2_0_PCIE_TLP_PREFIX_LOG0 0 0x14862 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF2_0_PCIE_TLP_PREFIX_LOG1 0 0x14863 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF2_0_PCIE_TLP_PREFIX_LOG2 0 0x14864 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF2_0_PCIE_TLP_PREFIX_LOG3 0 0x14865 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF2_0_PCIE_UNCORR_ERR_MASK 0 0x14856 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV2_EPF2_0_PCIE_UNCORR_ERR_SEVERITY 0 0x14857 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV2_EPF2_0_PCIE_UNCORR_ERR_STATUS 0 0x14855 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV2_EPF2_0_PCIE_VENDOR_SPECIFIC1 0 0x14842 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV2_EPF2_0_PCIE_VENDOR_SPECIFIC2 0 0x14843 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV2_EPF2_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x14840 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF2_0_PCIE_VENDOR_SPECIFIC_HDR 0 0x14841 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV2_EPF2_0_PMI_CAP 0 0x14814 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV2_EPF2_0_PMI_CAP_LIST 0 0x14814 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF2_0_PMI_STATUS_CNTL 0 0x14815 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV2_EPF2_0_PROG_INTERFACE 0 0x14802 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV2_EPF2_0_REVISION_ID 0 0x14802 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV2_EPF2_0_ROM_BASE_ADDR 0 0x1480c 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF2_0_RTR_DATA1 0 0x1495d 3 0 5
	RESET_TIME 0 11
	DLUP_TIME 12 23
	VALID 31 31
regBIF_CFG_DEV2_EPF2_0_RTR_DATA2 0 0x1495e 2 0 5
	FLR_TIME 0 11
	D3HOTD0_TIME 12 23
regBIF_CFG_DEV2_EPF2_0_SATA_CAP_0 0 0x14834 5 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
regBIF_CFG_DEV2_EPF2_0_SATA_CAP_1 0 0x14835 3 0 5
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
regBIF_CFG_DEV2_EPF2_0_SATA_IDP_DATA 0 0x14837 1 0 5
	IDP_DATA 0 31
regBIF_CFG_DEV2_EPF2_0_SATA_IDP_INDEX 0 0x14836 3 0 5
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
regBIF_CFG_DEV2_EPF2_0_STATUS 0 0x14801 10 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
regBIF_CFG_DEV2_EPF2_0_SUB_CLASS 0 0x14802 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV2_EPF2_0_VENDOR_CAP_LIST 0 0x14812 3 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV2_EPF2_0_VENDOR_ID 0 0x14800 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV2_EPF3_0_ADAPTER_ID 0 0x14c0b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV2_EPF3_0_ADAPTER_ID_W 0 0x14c13 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV2_EPF3_0_BASE_ADDR_1 0 0x14c04 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF3_0_BASE_ADDR_2 0 0x14c05 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF3_0_BASE_ADDR_3 0 0x14c06 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF3_0_BASE_ADDR_4 0 0x14c07 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF3_0_BASE_ADDR_5 0 0x14c08 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF3_0_BASE_ADDR_6 0 0x14c09 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF3_0_BASE_CLASS 0 0x14c02 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV2_EPF3_0_BIST 0 0x14c03 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV2_EPF3_0_CACHE_LINE 0 0x14c03 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV2_EPF3_0_CAP_PTR 0 0x14c0d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV2_EPF3_0_COMMAND 0 0x14c01 10 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV2_EPF3_0_DBESL_DBESLD 0 0x14c18 2 0 5
	DBESL 0 3
	DBESLD 4 7
regBIF_CFG_DEV2_EPF3_0_DEVICE_CAP 0 0x14c1a 9 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV2_EPF3_0_DEVICE_CAP2 0 0x14c22 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV2_EPF3_0_DEVICE_CNTL 0 0x14c1b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV2_EPF3_0_DEVICE_CNTL2 0 0x14c23 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV2_EPF3_0_DEVICE_ID 0 0x14c00 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV2_EPF3_0_DEVICE_STATUS 0 0x14c1b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV2_EPF3_0_DEVICE_STATUS2 0 0x14c23 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV2_EPF3_0_FLADJ 0 0x14c18 2 0 5
	FLADJ 0 5
	NFC 6 6
regBIF_CFG_DEV2_EPF3_0_HEADER 0 0x14c03 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV2_EPF3_0_INTERRUPT_LINE 0 0x14c0f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV2_EPF3_0_INTERRUPT_PIN 0 0x14c0f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV2_EPF3_0_LATENCY 0 0x14c03 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV2_EPF3_0_LINK_CAP 0 0x14c1c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV2_EPF3_0_LINK_CAP2 0 0x14c24 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV2_EPF3_0_LINK_CNTL 0 0x14c1d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV2_EPF3_0_LINK_CNTL2 0 0x14c25 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV2_EPF3_0_LINK_STATUS 0 0x14c1d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV2_EPF3_0_LINK_STATUS2 0 0x14c25 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV2_EPF3_0_MAX_LATENCY 0 0x14c0f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV2_EPF3_0_MIN_GRANT 0 0x14c0f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV2_EPF3_0_MSIX_CAP_LIST 0 0x14c30 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF3_0_MSIX_MSG_CNTL 0 0x14c30 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV2_EPF3_0_MSIX_PBA 0 0x14c32 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV2_EPF3_0_MSIX_TABLE 0 0x14c31 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV2_EPF3_0_MSI_CAP_LIST 0 0x14c28 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF3_0_MSI_EXT_MSG_DATA 0 0x14c2a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV2_EPF3_0_MSI_EXT_MSG_DATA_64 0 0x14c2b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV2_EPF3_0_MSI_MASK 0 0x14c2b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV2_EPF3_0_MSI_MASK_64 0 0x14c2c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV2_EPF3_0_MSI_MSG_ADDR_HI 0 0x14c2a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV2_EPF3_0_MSI_MSG_ADDR_LO 0 0x14c29 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV2_EPF3_0_MSI_MSG_CNTL 0 0x14c28 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV2_EPF3_0_MSI_MSG_DATA 0 0x14c2a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV2_EPF3_0_MSI_MSG_DATA_64 0 0x14c2b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV2_EPF3_0_MSI_PENDING 0 0x14c2c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV2_EPF3_0_MSI_PENDING_64 0 0x14c2d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV2_EPF3_0_PCIE_ACS_CAP 0 0x14ca9 8 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV2_EPF3_0_PCIE_ACS_CNTL 0 0x14ca9 7 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
regBIF_CFG_DEV2_EPF3_0_PCIE_ACS_ENH_CAP_LIST 0 0x14ca8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF3_0_PCIE_ADV_ERR_CAP_CNTL 0 0x14c5a 7 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
regBIF_CFG_DEV2_EPF3_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x14c54 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF3_0_PCIE_ARI_CAP 0 0x14ccb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV2_EPF3_0_PCIE_ARI_CNTL 0 0x14ccb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV2_EPF3_0_PCIE_ARI_ENH_CAP_LIST 0 0x14cca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF3_0_PCIE_BAR1_CAP 0 0x14c81 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF3_0_PCIE_BAR1_CNTL 0 0x14c82 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF3_0_PCIE_BAR2_CAP 0 0x14c83 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF3_0_PCIE_BAR2_CNTL 0 0x14c84 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF3_0_PCIE_BAR3_CAP 0 0x14c85 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF3_0_PCIE_BAR3_CNTL 0 0x14c86 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF3_0_PCIE_BAR4_CAP 0 0x14c87 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF3_0_PCIE_BAR4_CNTL 0 0x14c88 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF3_0_PCIE_BAR5_CAP 0 0x14c89 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF3_0_PCIE_BAR5_CNTL 0 0x14c8a 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF3_0_PCIE_BAR6_CAP 0 0x14c8b 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF3_0_PCIE_BAR6_CNTL 0 0x14c8c 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF3_0_PCIE_BAR_ENH_CAP_LIST 0 0x14c80 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF3_0_PCIE_CAP 0 0x14c19 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV2_EPF3_0_PCIE_CAP_LIST 0 0x14c19 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF3_0_PCIE_CORR_ERR_MASK 0 0x14c59 7 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
regBIF_CFG_DEV2_EPF3_0_PCIE_CORR_ERR_STATUS 0 0x14c58 7 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
regBIF_CFG_DEV2_EPF3_0_PCIE_DPA_CAP 0 0x14c95 5 0 5
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV2_EPF3_0_PCIE_DPA_CNTL 0 0x14c97 1 0 5
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV2_EPF3_0_PCIE_DPA_ENH_CAP_LIST 0 0x14c94 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF3_0_PCIE_DPA_LATENCY_INDICATOR 0 0x14c96 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV2_EPF3_0_PCIE_DPA_STATUS 0 0x14c97 2 0 5
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV2_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x14c98 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x14c98 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x14c98 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x14c98 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x14c99 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x14c99 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x14c99 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x14c99 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF3_0_PCIE_HDR_LOG0 0 0x14c5b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF3_0_PCIE_HDR_LOG1 0 0x14c5c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF3_0_PCIE_HDR_LOG2 0 0x14c5d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF3_0_PCIE_HDR_LOG3 0 0x14c5e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF3_0_PCIE_PASID_CAP 0 0x14cb5 3 0 5
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV2_EPF3_0_PCIE_PASID_CNTL 0 0x14cb5 3 0 5
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV2_EPF3_0_PCIE_PASID_ENH_CAP_LIST 0 0x14cb4 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF3_0_PCIE_PWR_BUDGET_CAP 0 0x14c93 1 0 5
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV2_EPF3_0_PCIE_PWR_BUDGET_DATA 0 0x14c92 6 0 5
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV2_EPF3_0_PCIE_PWR_BUDGET_DATA_SELECT 0 0x14c91 1 0 5
	DATA_SELECT 0 7
regBIF_CFG_DEV2_EPF3_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x14c90 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF3_0_PCIE_RTR_ENH_CAP_LIST 0 0x14d5c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF3_0_PCIE_TLP_PREFIX_LOG0 0 0x14c62 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF3_0_PCIE_TLP_PREFIX_LOG1 0 0x14c63 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF3_0_PCIE_TLP_PREFIX_LOG2 0 0x14c64 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF3_0_PCIE_TLP_PREFIX_LOG3 0 0x14c65 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF3_0_PCIE_UNCORR_ERR_MASK 0 0x14c56 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV2_EPF3_0_PCIE_UNCORR_ERR_SEVERITY 0 0x14c57 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV2_EPF3_0_PCIE_UNCORR_ERR_STATUS 0 0x14c55 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV2_EPF3_0_PCIE_VENDOR_SPECIFIC1 0 0x14c42 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV2_EPF3_0_PCIE_VENDOR_SPECIFIC2 0 0x14c43 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV2_EPF3_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x14c40 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF3_0_PCIE_VENDOR_SPECIFIC_HDR 0 0x14c41 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV2_EPF3_0_PMI_CAP 0 0x14c14 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV2_EPF3_0_PMI_CAP_LIST 0 0x14c14 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF3_0_PMI_STATUS_CNTL 0 0x14c15 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV2_EPF3_0_PROG_INTERFACE 0 0x14c02 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV2_EPF3_0_REVISION_ID 0 0x14c02 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV2_EPF3_0_ROM_BASE_ADDR 0 0x14c0c 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF3_0_RTR_DATA1 0 0x14d5d 3 0 5
	RESET_TIME 0 11
	DLUP_TIME 12 23
	VALID 31 31
regBIF_CFG_DEV2_EPF3_0_RTR_DATA2 0 0x14d5e 2 0 5
	FLR_TIME 0 11
	D3HOTD0_TIME 12 23
regBIF_CFG_DEV2_EPF3_0_SATA_CAP_0 0 0x14c34 5 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
regBIF_CFG_DEV2_EPF3_0_SATA_CAP_1 0 0x14c35 3 0 5
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
regBIF_CFG_DEV2_EPF3_0_SATA_IDP_DATA 0 0x14c37 1 0 5
	IDP_DATA 0 31
regBIF_CFG_DEV2_EPF3_0_SATA_IDP_INDEX 0 0x14c36 3 0 5
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
regBIF_CFG_DEV2_EPF3_0_SBRN 0 0x14c18 1 0 5
	SBRN 0 7
regBIF_CFG_DEV2_EPF3_0_STATUS 0 0x14c01 10 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
regBIF_CFG_DEV2_EPF3_0_SUB_CLASS 0 0x14c02 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV2_EPF3_0_VENDOR_CAP_LIST 0 0x14c12 3 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV2_EPF3_0_VENDOR_ID 0 0x14c00 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV2_EPF4_0_ADAPTER_ID 0 0x1500b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV2_EPF4_0_ADAPTER_ID_W 0 0x15013 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV2_EPF4_0_BASE_ADDR_1 0 0x15004 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF4_0_BASE_ADDR_2 0 0x15005 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF4_0_BASE_ADDR_3 0 0x15006 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF4_0_BASE_ADDR_4 0 0x15007 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF4_0_BASE_ADDR_5 0 0x15008 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF4_0_BASE_ADDR_6 0 0x15009 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF4_0_BASE_CLASS 0 0x15002 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV2_EPF4_0_BIST 0 0x15003 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV2_EPF4_0_CACHE_LINE 0 0x15003 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV2_EPF4_0_CAP_PTR 0 0x1500d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV2_EPF4_0_COMMAND 0 0x15001 10 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV2_EPF4_0_DBESL_DBESLD 0 0x15018 2 0 5
	DBESL 0 3
	DBESLD 4 7
regBIF_CFG_DEV2_EPF4_0_DEVICE_CAP 0 0x1501a 9 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV2_EPF4_0_DEVICE_CAP2 0 0x15022 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV2_EPF4_0_DEVICE_CNTL 0 0x1501b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV2_EPF4_0_DEVICE_CNTL2 0 0x15023 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV2_EPF4_0_DEVICE_ID 0 0x15000 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV2_EPF4_0_DEVICE_STATUS 0 0x1501b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV2_EPF4_0_DEVICE_STATUS2 0 0x15023 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV2_EPF4_0_FLADJ 0 0x15018 2 0 5
	FLADJ 0 5
	NFC 6 6
regBIF_CFG_DEV2_EPF4_0_HEADER 0 0x15003 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV2_EPF4_0_INTERRUPT_LINE 0 0x1500f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV2_EPF4_0_INTERRUPT_PIN 0 0x1500f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV2_EPF4_0_LATENCY 0 0x15003 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV2_EPF4_0_LINK_CAP 0 0x1501c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV2_EPF4_0_LINK_CAP2 0 0x15024 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV2_EPF4_0_LINK_CNTL 0 0x1501d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV2_EPF4_0_LINK_CNTL2 0 0x15025 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV2_EPF4_0_LINK_STATUS 0 0x1501d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV2_EPF4_0_LINK_STATUS2 0 0x15025 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV2_EPF4_0_MAX_LATENCY 0 0x1500f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV2_EPF4_0_MIN_GRANT 0 0x1500f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV2_EPF4_0_MSIX_CAP_LIST 0 0x15030 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF4_0_MSIX_MSG_CNTL 0 0x15030 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV2_EPF4_0_MSIX_PBA 0 0x15032 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV2_EPF4_0_MSIX_TABLE 0 0x15031 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV2_EPF4_0_MSI_CAP_LIST 0 0x15028 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF4_0_MSI_EXT_MSG_DATA 0 0x1502a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV2_EPF4_0_MSI_EXT_MSG_DATA_64 0 0x1502b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV2_EPF4_0_MSI_MASK 0 0x1502b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV2_EPF4_0_MSI_MASK_64 0 0x1502c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV2_EPF4_0_MSI_MSG_ADDR_HI 0 0x1502a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV2_EPF4_0_MSI_MSG_ADDR_LO 0 0x15029 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV2_EPF4_0_MSI_MSG_CNTL 0 0x15028 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV2_EPF4_0_MSI_MSG_DATA 0 0x1502a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV2_EPF4_0_MSI_MSG_DATA_64 0 0x1502b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV2_EPF4_0_MSI_PENDING 0 0x1502c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV2_EPF4_0_MSI_PENDING_64 0 0x1502d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV2_EPF4_0_PCIE_ACS_CAP 0 0x150a9 8 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV2_EPF4_0_PCIE_ACS_CNTL 0 0x150a9 7 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
regBIF_CFG_DEV2_EPF4_0_PCIE_ACS_ENH_CAP_LIST 0 0x150a8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF4_0_PCIE_ADV_ERR_CAP_CNTL 0 0x1505a 7 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
regBIF_CFG_DEV2_EPF4_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x15054 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF4_0_PCIE_ARI_CAP 0 0x150cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV2_EPF4_0_PCIE_ARI_CNTL 0 0x150cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV2_EPF4_0_PCIE_ARI_ENH_CAP_LIST 0 0x150ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF4_0_PCIE_BAR1_CAP 0 0x15081 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF4_0_PCIE_BAR1_CNTL 0 0x15082 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF4_0_PCIE_BAR2_CAP 0 0x15083 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF4_0_PCIE_BAR2_CNTL 0 0x15084 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF4_0_PCIE_BAR3_CAP 0 0x15085 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF4_0_PCIE_BAR3_CNTL 0 0x15086 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF4_0_PCIE_BAR4_CAP 0 0x15087 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF4_0_PCIE_BAR4_CNTL 0 0x15088 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF4_0_PCIE_BAR5_CAP 0 0x15089 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF4_0_PCIE_BAR5_CNTL 0 0x1508a 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF4_0_PCIE_BAR6_CAP 0 0x1508b 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF4_0_PCIE_BAR6_CNTL 0 0x1508c 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF4_0_PCIE_BAR_ENH_CAP_LIST 0 0x15080 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF4_0_PCIE_CAP 0 0x15019 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV2_EPF4_0_PCIE_CAP_LIST 0 0x15019 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF4_0_PCIE_CORR_ERR_MASK 0 0x15059 7 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
regBIF_CFG_DEV2_EPF4_0_PCIE_CORR_ERR_STATUS 0 0x15058 7 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
regBIF_CFG_DEV2_EPF4_0_PCIE_DPA_CAP 0 0x15095 5 0 5
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV2_EPF4_0_PCIE_DPA_CNTL 0 0x15097 1 0 5
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV2_EPF4_0_PCIE_DPA_ENH_CAP_LIST 0 0x15094 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF4_0_PCIE_DPA_LATENCY_INDICATOR 0 0x15096 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV2_EPF4_0_PCIE_DPA_STATUS 0 0x15097 2 0 5
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV2_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x15098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x15098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x15098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x15098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x15099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x15099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x15099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x15099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF4_0_PCIE_HDR_LOG0 0 0x1505b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF4_0_PCIE_HDR_LOG1 0 0x1505c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF4_0_PCIE_HDR_LOG2 0 0x1505d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF4_0_PCIE_HDR_LOG3 0 0x1505e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF4_0_PCIE_PASID_CAP 0 0x150b5 3 0 5
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV2_EPF4_0_PCIE_PASID_CNTL 0 0x150b5 3 0 5
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV2_EPF4_0_PCIE_PASID_ENH_CAP_LIST 0 0x150b4 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF4_0_PCIE_PWR_BUDGET_CAP 0 0x15093 1 0 5
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV2_EPF4_0_PCIE_PWR_BUDGET_DATA 0 0x15092 6 0 5
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV2_EPF4_0_PCIE_PWR_BUDGET_DATA_SELECT 0 0x15091 1 0 5
	DATA_SELECT 0 7
regBIF_CFG_DEV2_EPF4_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x15090 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF4_0_PCIE_RTR_ENH_CAP_LIST 0 0x1515c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF4_0_PCIE_TLP_PREFIX_LOG0 0 0x15062 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF4_0_PCIE_TLP_PREFIX_LOG1 0 0x15063 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF4_0_PCIE_TLP_PREFIX_LOG2 0 0x15064 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF4_0_PCIE_TLP_PREFIX_LOG3 0 0x15065 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF4_0_PCIE_UNCORR_ERR_MASK 0 0x15056 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV2_EPF4_0_PCIE_UNCORR_ERR_SEVERITY 0 0x15057 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV2_EPF4_0_PCIE_UNCORR_ERR_STATUS 0 0x15055 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV2_EPF4_0_PCIE_VENDOR_SPECIFIC1 0 0x15042 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV2_EPF4_0_PCIE_VENDOR_SPECIFIC2 0 0x15043 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV2_EPF4_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x15040 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF4_0_PCIE_VENDOR_SPECIFIC_HDR 0 0x15041 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV2_EPF4_0_PMI_CAP 0 0x15014 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV2_EPF4_0_PMI_CAP_LIST 0 0x15014 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF4_0_PMI_STATUS_CNTL 0 0x15015 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV2_EPF4_0_PROG_INTERFACE 0 0x15002 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV2_EPF4_0_REVISION_ID 0 0x15002 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV2_EPF4_0_ROM_BASE_ADDR 0 0x1500c 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF4_0_RTR_DATA1 0 0x1515d 3 0 5
	RESET_TIME 0 11
	DLUP_TIME 12 23
	VALID 31 31
regBIF_CFG_DEV2_EPF4_0_RTR_DATA2 0 0x1515e 2 0 5
	FLR_TIME 0 11
	D3HOTD0_TIME 12 23
regBIF_CFG_DEV2_EPF4_0_SATA_CAP_0 0 0x15034 5 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
regBIF_CFG_DEV2_EPF4_0_SATA_CAP_1 0 0x15035 3 0 5
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
regBIF_CFG_DEV2_EPF4_0_SATA_IDP_DATA 0 0x15037 1 0 5
	IDP_DATA 0 31
regBIF_CFG_DEV2_EPF4_0_SATA_IDP_INDEX 0 0x15036 3 0 5
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
regBIF_CFG_DEV2_EPF4_0_SBRN 0 0x15018 1 0 5
	SBRN 0 7
regBIF_CFG_DEV2_EPF4_0_STATUS 0 0x15001 10 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
regBIF_CFG_DEV2_EPF4_0_SUB_CLASS 0 0x15002 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV2_EPF4_0_VENDOR_CAP_LIST 0 0x15012 3 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV2_EPF4_0_VENDOR_ID 0 0x15000 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV2_EPF5_0_ADAPTER_ID 0 0x1540b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV2_EPF5_0_ADAPTER_ID_W 0 0x15413 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV2_EPF5_0_BASE_ADDR_1 0 0x15404 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF5_0_BASE_ADDR_2 0 0x15405 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF5_0_BASE_ADDR_3 0 0x15406 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF5_0_BASE_ADDR_4 0 0x15407 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF5_0_BASE_ADDR_5 0 0x15408 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF5_0_BASE_ADDR_6 0 0x15409 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF5_0_BASE_CLASS 0 0x15402 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV2_EPF5_0_BIST 0 0x15403 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV2_EPF5_0_CACHE_LINE 0 0x15403 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV2_EPF5_0_CAP_PTR 0 0x1540d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV2_EPF5_0_COMMAND 0 0x15401 10 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV2_EPF5_0_DEVICE_CAP 0 0x1541a 9 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV2_EPF5_0_DEVICE_CAP2 0 0x15422 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV2_EPF5_0_DEVICE_CNTL 0 0x1541b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV2_EPF5_0_DEVICE_CNTL2 0 0x15423 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV2_EPF5_0_DEVICE_ID 0 0x15400 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV2_EPF5_0_DEVICE_STATUS 0 0x1541b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV2_EPF5_0_DEVICE_STATUS2 0 0x15423 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV2_EPF5_0_HEADER 0 0x15403 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV2_EPF5_0_INTERRUPT_LINE 0 0x1540f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV2_EPF5_0_INTERRUPT_PIN 0 0x1540f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV2_EPF5_0_LATENCY 0 0x15403 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV2_EPF5_0_LINK_CAP 0 0x1541c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV2_EPF5_0_LINK_CAP2 0 0x15424 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV2_EPF5_0_LINK_CNTL 0 0x1541d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV2_EPF5_0_LINK_CNTL2 0 0x15425 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV2_EPF5_0_LINK_STATUS 0 0x1541d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV2_EPF5_0_LINK_STATUS2 0 0x15425 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV2_EPF5_0_MAX_LATENCY 0 0x1540f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV2_EPF5_0_MIN_GRANT 0 0x1540f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV2_EPF5_0_MSIX_CAP_LIST 0 0x15430 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF5_0_MSIX_MSG_CNTL 0 0x15430 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV2_EPF5_0_MSIX_PBA 0 0x15432 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV2_EPF5_0_MSIX_TABLE 0 0x15431 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV2_EPF5_0_MSI_CAP_LIST 0 0x15428 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF5_0_MSI_EXT_MSG_DATA 0 0x1542a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV2_EPF5_0_MSI_EXT_MSG_DATA_64 0 0x1542b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV2_EPF5_0_MSI_MASK 0 0x1542b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV2_EPF5_0_MSI_MASK_64 0 0x1542c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV2_EPF5_0_MSI_MSG_ADDR_HI 0 0x1542a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV2_EPF5_0_MSI_MSG_ADDR_LO 0 0x15429 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV2_EPF5_0_MSI_MSG_CNTL 0 0x15428 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV2_EPF5_0_MSI_MSG_DATA 0 0x1542a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV2_EPF5_0_MSI_MSG_DATA_64 0 0x1542b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV2_EPF5_0_MSI_PENDING 0 0x1542c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV2_EPF5_0_MSI_PENDING_64 0 0x1542d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV2_EPF5_0_PCIE_ACS_CAP 0 0x154a9 8 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV2_EPF5_0_PCIE_ACS_CNTL 0 0x154a9 7 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
regBIF_CFG_DEV2_EPF5_0_PCIE_ACS_ENH_CAP_LIST 0 0x154a8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF5_0_PCIE_ADV_ERR_CAP_CNTL 0 0x1545a 7 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
regBIF_CFG_DEV2_EPF5_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x15454 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF5_0_PCIE_ARI_CAP 0 0x154cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV2_EPF5_0_PCIE_ARI_CNTL 0 0x154cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV2_EPF5_0_PCIE_ARI_ENH_CAP_LIST 0 0x154ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF5_0_PCIE_BAR1_CAP 0 0x15481 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF5_0_PCIE_BAR1_CNTL 0 0x15482 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF5_0_PCIE_BAR2_CAP 0 0x15483 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF5_0_PCIE_BAR2_CNTL 0 0x15484 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF5_0_PCIE_BAR3_CAP 0 0x15485 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF5_0_PCIE_BAR3_CNTL 0 0x15486 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF5_0_PCIE_BAR4_CAP 0 0x15487 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF5_0_PCIE_BAR4_CNTL 0 0x15488 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF5_0_PCIE_BAR5_CAP 0 0x15489 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF5_0_PCIE_BAR5_CNTL 0 0x1548a 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF5_0_PCIE_BAR6_CAP 0 0x1548b 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF5_0_PCIE_BAR6_CNTL 0 0x1548c 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF5_0_PCIE_BAR_ENH_CAP_LIST 0 0x15480 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF5_0_PCIE_CAP 0 0x15419 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV2_EPF5_0_PCIE_CAP_LIST 0 0x15419 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF5_0_PCIE_CORR_ERR_MASK 0 0x15459 7 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
regBIF_CFG_DEV2_EPF5_0_PCIE_CORR_ERR_STATUS 0 0x15458 7 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
regBIF_CFG_DEV2_EPF5_0_PCIE_DPA_CAP 0 0x15495 5 0 5
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV2_EPF5_0_PCIE_DPA_CNTL 0 0x15497 1 0 5
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV2_EPF5_0_PCIE_DPA_ENH_CAP_LIST 0 0x15494 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF5_0_PCIE_DPA_LATENCY_INDICATOR 0 0x15496 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV2_EPF5_0_PCIE_DPA_STATUS 0 0x15497 2 0 5
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV2_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x15498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x15498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x15498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x15498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x15499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x15499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x15499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x15499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF5_0_PCIE_HDR_LOG0 0 0x1545b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF5_0_PCIE_HDR_LOG1 0 0x1545c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF5_0_PCIE_HDR_LOG2 0 0x1545d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF5_0_PCIE_HDR_LOG3 0 0x1545e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF5_0_PCIE_PASID_CAP 0 0x154b5 3 0 5
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV2_EPF5_0_PCIE_PASID_CNTL 0 0x154b5 3 0 5
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV2_EPF5_0_PCIE_PASID_ENH_CAP_LIST 0 0x154b4 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF5_0_PCIE_PWR_BUDGET_CAP 0 0x15493 1 0 5
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV2_EPF5_0_PCIE_PWR_BUDGET_DATA 0 0x15492 6 0 5
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV2_EPF5_0_PCIE_PWR_BUDGET_DATA_SELECT 0 0x15491 1 0 5
	DATA_SELECT 0 7
regBIF_CFG_DEV2_EPF5_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x15490 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF5_0_PCIE_RTR_ENH_CAP_LIST 0 0x1555c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF5_0_PCIE_TLP_PREFIX_LOG0 0 0x15462 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF5_0_PCIE_TLP_PREFIX_LOG1 0 0x15463 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF5_0_PCIE_TLP_PREFIX_LOG2 0 0x15464 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF5_0_PCIE_TLP_PREFIX_LOG3 0 0x15465 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF5_0_PCIE_UNCORR_ERR_MASK 0 0x15456 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV2_EPF5_0_PCIE_UNCORR_ERR_SEVERITY 0 0x15457 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV2_EPF5_0_PCIE_UNCORR_ERR_STATUS 0 0x15455 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV2_EPF5_0_PCIE_VENDOR_SPECIFIC1 0 0x15442 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV2_EPF5_0_PCIE_VENDOR_SPECIFIC2 0 0x15443 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV2_EPF5_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x15440 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF5_0_PCIE_VENDOR_SPECIFIC_HDR 0 0x15441 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV2_EPF5_0_PMI_CAP 0 0x15414 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV2_EPF5_0_PMI_CAP_LIST 0 0x15414 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF5_0_PMI_STATUS_CNTL 0 0x15415 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV2_EPF5_0_PROG_INTERFACE 0 0x15402 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV2_EPF5_0_REVISION_ID 0 0x15402 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV2_EPF5_0_ROM_BASE_ADDR 0 0x1540c 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF5_0_RTR_DATA1 0 0x1555d 3 0 5
	RESET_TIME 0 11
	DLUP_TIME 12 23
	VALID 31 31
regBIF_CFG_DEV2_EPF5_0_RTR_DATA2 0 0x1555e 2 0 5
	FLR_TIME 0 11
	D3HOTD0_TIME 12 23
regBIF_CFG_DEV2_EPF5_0_SATA_CAP_0 0 0x15434 5 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
regBIF_CFG_DEV2_EPF5_0_SATA_CAP_1 0 0x15435 3 0 5
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
regBIF_CFG_DEV2_EPF5_0_SATA_IDP_DATA 0 0x15437 1 0 5
	IDP_DATA 0 31
regBIF_CFG_DEV2_EPF5_0_SATA_IDP_INDEX 0 0x15436 3 0 5
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
regBIF_CFG_DEV2_EPF5_0_STATUS 0 0x15401 10 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
regBIF_CFG_DEV2_EPF5_0_SUB_CLASS 0 0x15402 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV2_EPF5_0_VENDOR_CAP_LIST 0 0x15412 3 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV2_EPF5_0_VENDOR_ID 0 0x15400 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV2_EPF6_0_ADAPTER_ID 0 0x1580b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV2_EPF6_0_ADAPTER_ID_W 0 0x15813 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV2_EPF6_0_BASE_ADDR_1 0 0x15804 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF6_0_BASE_ADDR_2 0 0x15805 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF6_0_BASE_ADDR_3 0 0x15806 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF6_0_BASE_ADDR_4 0 0x15807 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF6_0_BASE_ADDR_5 0 0x15808 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF6_0_BASE_ADDR_6 0 0x15809 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF6_0_BASE_CLASS 0 0x15802 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV2_EPF6_0_BIST 0 0x15803 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV2_EPF6_0_CACHE_LINE 0 0x15803 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV2_EPF6_0_CAP_PTR 0 0x1580d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV2_EPF6_0_COMMAND 0 0x15801 10 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV2_EPF6_0_DEVICE_CAP 0 0x1581a 9 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV2_EPF6_0_DEVICE_CAP2 0 0x15822 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV2_EPF6_0_DEVICE_CNTL 0 0x1581b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV2_EPF6_0_DEVICE_CNTL2 0 0x15823 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV2_EPF6_0_DEVICE_ID 0 0x15800 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV2_EPF6_0_DEVICE_STATUS 0 0x1581b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV2_EPF6_0_DEVICE_STATUS2 0 0x15823 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV2_EPF6_0_HEADER 0 0x15803 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV2_EPF6_0_INTERRUPT_LINE 0 0x1580f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV2_EPF6_0_INTERRUPT_PIN 0 0x1580f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV2_EPF6_0_LATENCY 0 0x15803 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV2_EPF6_0_LINK_CAP 0 0x1581c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV2_EPF6_0_LINK_CAP2 0 0x15824 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV2_EPF6_0_LINK_CNTL 0 0x1581d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV2_EPF6_0_LINK_CNTL2 0 0x15825 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV2_EPF6_0_LINK_STATUS 0 0x1581d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV2_EPF6_0_LINK_STATUS2 0 0x15825 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV2_EPF6_0_MAX_LATENCY 0 0x1580f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV2_EPF6_0_MIN_GRANT 0 0x1580f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV2_EPF6_0_MSIX_CAP_LIST 0 0x15830 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF6_0_MSIX_MSG_CNTL 0 0x15830 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV2_EPF6_0_MSIX_PBA 0 0x15832 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV2_EPF6_0_MSIX_TABLE 0 0x15831 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV2_EPF6_0_MSI_CAP_LIST 0 0x15828 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF6_0_MSI_EXT_MSG_DATA 0 0x1582a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV2_EPF6_0_MSI_EXT_MSG_DATA_64 0 0x1582b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV2_EPF6_0_MSI_MASK 0 0x1582b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV2_EPF6_0_MSI_MASK_64 0 0x1582c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV2_EPF6_0_MSI_MSG_ADDR_HI 0 0x1582a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV2_EPF6_0_MSI_MSG_ADDR_LO 0 0x15829 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV2_EPF6_0_MSI_MSG_CNTL 0 0x15828 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV2_EPF6_0_MSI_MSG_DATA 0 0x1582a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV2_EPF6_0_MSI_MSG_DATA_64 0 0x1582b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV2_EPF6_0_MSI_PENDING 0 0x1582c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV2_EPF6_0_MSI_PENDING_64 0 0x1582d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV2_EPF6_0_PCIE_ACS_CAP 0 0x158a9 8 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV2_EPF6_0_PCIE_ACS_CNTL 0 0x158a9 7 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
regBIF_CFG_DEV2_EPF6_0_PCIE_ACS_ENH_CAP_LIST 0 0x158a8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF6_0_PCIE_ADV_ERR_CAP_CNTL 0 0x1585a 7 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
regBIF_CFG_DEV2_EPF6_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x15854 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF6_0_PCIE_ARI_CAP 0 0x158cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV2_EPF6_0_PCIE_ARI_CNTL 0 0x158cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV2_EPF6_0_PCIE_ARI_ENH_CAP_LIST 0 0x158ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF6_0_PCIE_BAR1_CAP 0 0x15881 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF6_0_PCIE_BAR1_CNTL 0 0x15882 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF6_0_PCIE_BAR2_CAP 0 0x15883 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF6_0_PCIE_BAR2_CNTL 0 0x15884 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF6_0_PCIE_BAR3_CAP 0 0x15885 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF6_0_PCIE_BAR3_CNTL 0 0x15886 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF6_0_PCIE_BAR4_CAP 0 0x15887 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF6_0_PCIE_BAR4_CNTL 0 0x15888 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF6_0_PCIE_BAR5_CAP 0 0x15889 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF6_0_PCIE_BAR5_CNTL 0 0x1588a 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF6_0_PCIE_BAR6_CAP 0 0x1588b 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV2_EPF6_0_PCIE_BAR6_CNTL 0 0x1588c 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV2_EPF6_0_PCIE_BAR_ENH_CAP_LIST 0 0x15880 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF6_0_PCIE_CAP 0 0x15819 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV2_EPF6_0_PCIE_CAP_LIST 0 0x15819 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF6_0_PCIE_CORR_ERR_MASK 0 0x15859 7 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
regBIF_CFG_DEV2_EPF6_0_PCIE_CORR_ERR_STATUS 0 0x15858 7 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
regBIF_CFG_DEV2_EPF6_0_PCIE_DPA_CAP 0 0x15895 5 0 5
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV2_EPF6_0_PCIE_DPA_CNTL 0 0x15897 1 0 5
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV2_EPF6_0_PCIE_DPA_ENH_CAP_LIST 0 0x15894 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF6_0_PCIE_DPA_LATENCY_INDICATOR 0 0x15896 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV2_EPF6_0_PCIE_DPA_STATUS 0 0x15897 2 0 5
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV2_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x15898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x15898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x15898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x15898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x15899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x15899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x15899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x15899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV2_EPF6_0_PCIE_HDR_LOG0 0 0x1585b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF6_0_PCIE_HDR_LOG1 0 0x1585c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF6_0_PCIE_HDR_LOG2 0 0x1585d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF6_0_PCIE_HDR_LOG3 0 0x1585e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_EPF6_0_PCIE_PASID_CAP 0 0x158b5 3 0 5
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV2_EPF6_0_PCIE_PASID_CNTL 0 0x158b5 3 0 5
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV2_EPF6_0_PCIE_PASID_ENH_CAP_LIST 0 0x158b4 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF6_0_PCIE_PWR_BUDGET_CAP 0 0x15893 1 0 5
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV2_EPF6_0_PCIE_PWR_BUDGET_DATA 0 0x15892 6 0 5
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV2_EPF6_0_PCIE_PWR_BUDGET_DATA_SELECT 0 0x15891 1 0 5
	DATA_SELECT 0 7
regBIF_CFG_DEV2_EPF6_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x15890 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF6_0_PCIE_RTR_ENH_CAP_LIST 0 0x1595c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF6_0_PCIE_TLP_PREFIX_LOG0 0 0x15862 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF6_0_PCIE_TLP_PREFIX_LOG1 0 0x15863 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF6_0_PCIE_TLP_PREFIX_LOG2 0 0x15864 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF6_0_PCIE_TLP_PREFIX_LOG3 0 0x15865 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_EPF6_0_PCIE_UNCORR_ERR_MASK 0 0x15856 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV2_EPF6_0_PCIE_UNCORR_ERR_SEVERITY 0 0x15857 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV2_EPF6_0_PCIE_UNCORR_ERR_STATUS 0 0x15855 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV2_EPF6_0_PCIE_VENDOR_SPECIFIC1 0 0x15842 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV2_EPF6_0_PCIE_VENDOR_SPECIFIC2 0 0x15843 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV2_EPF6_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x15840 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_EPF6_0_PCIE_VENDOR_SPECIFIC_HDR 0 0x15841 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV2_EPF6_0_PMI_CAP 0 0x15814 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV2_EPF6_0_PMI_CAP_LIST 0 0x15814 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_EPF6_0_PMI_STATUS_CNTL 0 0x15815 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV2_EPF6_0_PROG_INTERFACE 0 0x15802 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV2_EPF6_0_REVISION_ID 0 0x15802 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV2_EPF6_0_ROM_BASE_ADDR 0 0x1580c 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_EPF6_0_RTR_DATA1 0 0x1595d 3 0 5
	RESET_TIME 0 11
	DLUP_TIME 12 23
	VALID 31 31
regBIF_CFG_DEV2_EPF6_0_RTR_DATA2 0 0x1595e 2 0 5
	FLR_TIME 0 11
	D3HOTD0_TIME 12 23
regBIF_CFG_DEV2_EPF6_0_SATA_CAP_0 0 0x15834 5 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
regBIF_CFG_DEV2_EPF6_0_SATA_CAP_1 0 0x15835 3 0 5
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
regBIF_CFG_DEV2_EPF6_0_SATA_IDP_DATA 0 0x15837 1 0 5
	IDP_DATA 0 31
regBIF_CFG_DEV2_EPF6_0_SATA_IDP_INDEX 0 0x15836 3 0 5
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
regBIF_CFG_DEV2_EPF6_0_STATUS 0 0x15801 10 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
regBIF_CFG_DEV2_EPF6_0_SUB_CLASS 0 0x15802 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV2_EPF6_0_VENDOR_CAP_LIST 0 0x15812 3 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV2_EPF6_0_VENDOR_ID 0 0x15800 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV2_RC0_BASE_ADDR_1 0 0x804 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_RC0_BASE_ADDR_2 0 0x805 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_RC0_BASE_CLASS 0 0x802 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV2_RC0_BIST 0 0x803 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV2_RC0_CACHE_LINE 0 0x803 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV2_RC0_CAP_PTR 0 0x80d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV2_RC0_COMMAND 0 0x801 10 0 5
	IOEN_DN 0 0
	MEMEN_DN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV2_RC0_DATA_LINK_FEATURE_CAP 0 0x901 2 0 5
	LOCAL_DLF_SUPPORTED 0 22
	DLF_EXCHANGE_ENABLE 31 31
regBIF_CFG_DEV2_RC0_DATA_LINK_FEATURE_STATUS 0 0x902 2 0 5
	REMOTE_DLF_SUPPORTED 0 22
	REMOTE_DLF_SUPPORTED_VALID 31 31
regBIF_CFG_DEV2_RC0_DEVICE_CAP 0 0x817 7 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	FLR_CAPABLE 28 28
regBIF_CFG_DEV2_RC0_DEVICE_CAP2 0 0x81f 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV2_RC0_DEVICE_CNTL 0 0x818 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	BRIDGE_CFG_RETRY_EN 15 15
regBIF_CFG_DEV2_RC0_DEVICE_CNTL2 0 0x820 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV2_RC0_DEVICE_ID 0 0x800 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV2_RC0_DEVICE_STATUS 0 0x818 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV2_RC0_DEVICE_STATUS2 0 0x820 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV2_RC0_EXT_BRIDGE_CNTL 0 0x810 1 0 5
	IO_PORT_80_EN 0 0
regBIF_CFG_DEV2_RC0_HEADER 0 0x803 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV2_RC0_INTERRUPT_LINE 0 0x80f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV2_RC0_INTERRUPT_PIN 0 0x80f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV2_RC0_IO_BASE_LIMIT 0 0x807 4 0 5
	IO_BASE_TYPE 0 3
	IO_BASE 4 7
	IO_LIMIT_TYPE 8 11
	IO_LIMIT 12 15
regBIF_CFG_DEV2_RC0_IO_BASE_LIMIT_HI 0 0x80c 2 0 5
	IO_BASE_31_16 0 15
	IO_LIMIT_31_16 16 31
regBIF_CFG_DEV2_RC0_IRQ_BRIDGE_CNTL 0 0x80f 12 0 5
	PARITY_RESPONSE_EN 0 0
	SERR_EN 1 1
	ISA_EN 2 2
	VGA_EN 3 3
	VGA_DEC 4 4
	MASTER_ABORT_MODE 5 5
	SECONDARY_BUS_RESET 6 6
	FAST_B2B_EN 7 7
	PRIMARY_DISCARD_TIMER 8 8
	SECONDARY_DISCARD_TIMER 9 9
	DISCARD_TIMER_STATUS 10 10
	DISCARD_TIMER_SERR_ENABLE 11 11
regBIF_CFG_DEV2_RC0_LANE_0_EQUALIZATION_CNTL_16GT 0 0x90c 2 0 5
	LANE_0_DSP_16GT_TX_PRESET 0 3
	LANE_0_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_RC0_LANE_0_MARGINING_LANE_CNTL 0 0x916 4 0 5
	LANE_0_RECEIVER_NUMBER 0 2
	LANE_0_MARGIN_TYPE 3 5
	LANE_0_USAGE_MODEL 6 6
	LANE_0_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_RC0_LANE_0_MARGINING_LANE_STATUS 0 0x916 4 0 5
	LANE_0_RECEIVER_NUMBER_STATUS 0 2
	LANE_0_MARGIN_TYPE_STATUS 3 5
	LANE_0_USAGE_MODEL_STATUS 6 6
	LANE_0_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_RC0_LANE_10_EQUALIZATION_CNTL_16GT 0 0x90e 2 0 5
	LANE_10_DSP_16GT_TX_PRESET 0 3
	LANE_10_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_RC0_LANE_10_MARGINING_LANE_CNTL 0 0x920 4 0 5
	LANE_10_RECEIVER_NUMBER 0 2
	LANE_10_MARGIN_TYPE 3 5
	LANE_10_USAGE_MODEL 6 6
	LANE_10_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_RC0_LANE_10_MARGINING_LANE_STATUS 0 0x920 4 0 5
	LANE_10_RECEIVER_NUMBER_STATUS 0 2
	LANE_10_MARGIN_TYPE_STATUS 3 5
	LANE_10_USAGE_MODEL_STATUS 6 6
	LANE_10_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_RC0_LANE_11_EQUALIZATION_CNTL_16GT 0 0x90e 2 0 5
	LANE_11_DSP_16GT_TX_PRESET 0 3
	LANE_11_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_RC0_LANE_11_MARGINING_LANE_CNTL 0 0x921 4 0 5
	LANE_11_RECEIVER_NUMBER 0 2
	LANE_11_MARGIN_TYPE 3 5
	LANE_11_USAGE_MODEL 6 6
	LANE_11_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_RC0_LANE_11_MARGINING_LANE_STATUS 0 0x921 4 0 5
	LANE_11_RECEIVER_NUMBER_STATUS 0 2
	LANE_11_MARGIN_TYPE_STATUS 3 5
	LANE_11_USAGE_MODEL_STATUS 6 6
	LANE_11_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_RC0_LANE_12_EQUALIZATION_CNTL_16GT 0 0x90f 2 0 5
	LANE_12_DSP_16GT_TX_PRESET 0 3
	LANE_12_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_RC0_LANE_12_MARGINING_LANE_CNTL 0 0x922 4 0 5
	LANE_12_RECEIVER_NUMBER 0 2
	LANE_12_MARGIN_TYPE 3 5
	LANE_12_USAGE_MODEL 6 6
	LANE_12_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_RC0_LANE_12_MARGINING_LANE_STATUS 0 0x922 4 0 5
	LANE_12_RECEIVER_NUMBER_STATUS 0 2
	LANE_12_MARGIN_TYPE_STATUS 3 5
	LANE_12_USAGE_MODEL_STATUS 6 6
	LANE_12_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_RC0_LANE_13_EQUALIZATION_CNTL_16GT 0 0x90f 2 0 5
	LANE_13_DSP_16GT_TX_PRESET 0 3
	LANE_13_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_RC0_LANE_13_MARGINING_LANE_CNTL 0 0x923 4 0 5
	LANE_13_RECEIVER_NUMBER 0 2
	LANE_13_MARGIN_TYPE 3 5
	LANE_13_USAGE_MODEL 6 6
	LANE_13_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_RC0_LANE_13_MARGINING_LANE_STATUS 0 0x923 4 0 5
	LANE_13_RECEIVER_NUMBER_STATUS 0 2
	LANE_13_MARGIN_TYPE_STATUS 3 5
	LANE_13_USAGE_MODEL_STATUS 6 6
	LANE_13_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_RC0_LANE_14_EQUALIZATION_CNTL_16GT 0 0x90f 2 0 5
	LANE_14_DSP_16GT_TX_PRESET 0 3
	LANE_14_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_RC0_LANE_14_MARGINING_LANE_CNTL 0 0x924 4 0 5
	LANE_14_RECEIVER_NUMBER 0 2
	LANE_14_MARGIN_TYPE 3 5
	LANE_14_USAGE_MODEL 6 6
	LANE_14_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_RC0_LANE_14_MARGINING_LANE_STATUS 0 0x924 4 0 5
	LANE_14_RECEIVER_NUMBER_STATUS 0 2
	LANE_14_MARGIN_TYPE_STATUS 3 5
	LANE_14_USAGE_MODEL_STATUS 6 6
	LANE_14_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_RC0_LANE_15_EQUALIZATION_CNTL_16GT 0 0x90f 2 0 5
	LANE_15_DSP_16GT_TX_PRESET 0 3
	LANE_15_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_RC0_LANE_15_MARGINING_LANE_CNTL 0 0x925 4 0 5
	LANE_15_RECEIVER_NUMBER 0 2
	LANE_15_MARGIN_TYPE 3 5
	LANE_15_USAGE_MODEL 6 6
	LANE_15_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_RC0_LANE_15_MARGINING_LANE_STATUS 0 0x925 4 0 5
	LANE_15_RECEIVER_NUMBER_STATUS 0 2
	LANE_15_MARGIN_TYPE_STATUS 3 5
	LANE_15_USAGE_MODEL_STATUS 6 6
	LANE_15_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_RC0_LANE_1_EQUALIZATION_CNTL_16GT 0 0x90c 2 0 5
	LANE_1_DSP_16GT_TX_PRESET 0 3
	LANE_1_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_RC0_LANE_1_MARGINING_LANE_CNTL 0 0x917 4 0 5
	LANE_1_RECEIVER_NUMBER 0 2
	LANE_1_MARGIN_TYPE 3 5
	LANE_1_USAGE_MODEL 6 6
	LANE_1_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_RC0_LANE_1_MARGINING_LANE_STATUS 0 0x917 4 0 5
	LANE_1_RECEIVER_NUMBER_STATUS 0 2
	LANE_1_MARGIN_TYPE_STATUS 3 5
	LANE_1_USAGE_MODEL_STATUS 6 6
	LANE_1_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_RC0_LANE_2_EQUALIZATION_CNTL_16GT 0 0x90c 2 0 5
	LANE_2_DSP_16GT_TX_PRESET 0 3
	LANE_2_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_RC0_LANE_2_MARGINING_LANE_CNTL 0 0x918 4 0 5
	LANE_2_RECEIVER_NUMBER 0 2
	LANE_2_MARGIN_TYPE 3 5
	LANE_2_USAGE_MODEL 6 6
	LANE_2_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_RC0_LANE_2_MARGINING_LANE_STATUS 0 0x918 4 0 5
	LANE_2_RECEIVER_NUMBER_STATUS 0 2
	LANE_2_MARGIN_TYPE_STATUS 3 5
	LANE_2_USAGE_MODEL_STATUS 6 6
	LANE_2_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_RC0_LANE_3_EQUALIZATION_CNTL_16GT 0 0x90c 2 0 5
	LANE_3_DSP_16GT_TX_PRESET 0 3
	LANE_3_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_RC0_LANE_3_MARGINING_LANE_CNTL 0 0x919 4 0 5
	LANE_3_RECEIVER_NUMBER 0 2
	LANE_3_MARGIN_TYPE 3 5
	LANE_3_USAGE_MODEL 6 6
	LANE_3_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_RC0_LANE_3_MARGINING_LANE_STATUS 0 0x919 4 0 5
	LANE_3_RECEIVER_NUMBER_STATUS 0 2
	LANE_3_MARGIN_TYPE_STATUS 3 5
	LANE_3_USAGE_MODEL_STATUS 6 6
	LANE_3_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_RC0_LANE_4_EQUALIZATION_CNTL_16GT 0 0x90d 2 0 5
	LANE_4_DSP_16GT_TX_PRESET 0 3
	LANE_4_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_RC0_LANE_4_MARGINING_LANE_CNTL 0 0x91a 4 0 5
	LANE_4_RECEIVER_NUMBER 0 2
	LANE_4_MARGIN_TYPE 3 5
	LANE_4_USAGE_MODEL 6 6
	LANE_4_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_RC0_LANE_4_MARGINING_LANE_STATUS 0 0x91a 4 0 5
	LANE_4_RECEIVER_NUMBER_STATUS 0 2
	LANE_4_MARGIN_TYPE_STATUS 3 5
	LANE_4_USAGE_MODEL_STATUS 6 6
	LANE_4_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_RC0_LANE_5_EQUALIZATION_CNTL_16GT 0 0x90d 2 0 5
	LANE_5_DSP_16GT_TX_PRESET 0 3
	LANE_5_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_RC0_LANE_5_MARGINING_LANE_CNTL 0 0x91b 4 0 5
	LANE_5_RECEIVER_NUMBER 0 2
	LANE_5_MARGIN_TYPE 3 5
	LANE_5_USAGE_MODEL 6 6
	LANE_5_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_RC0_LANE_5_MARGINING_LANE_STATUS 0 0x91b 4 0 5
	LANE_5_RECEIVER_NUMBER_STATUS 0 2
	LANE_5_MARGIN_TYPE_STATUS 3 5
	LANE_5_USAGE_MODEL_STATUS 6 6
	LANE_5_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_RC0_LANE_6_EQUALIZATION_CNTL_16GT 0 0x90d 2 0 5
	LANE_6_DSP_16GT_TX_PRESET 0 3
	LANE_6_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_RC0_LANE_6_MARGINING_LANE_CNTL 0 0x91c 4 0 5
	LANE_6_RECEIVER_NUMBER 0 2
	LANE_6_MARGIN_TYPE 3 5
	LANE_6_USAGE_MODEL 6 6
	LANE_6_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_RC0_LANE_6_MARGINING_LANE_STATUS 0 0x91c 4 0 5
	LANE_6_RECEIVER_NUMBER_STATUS 0 2
	LANE_6_MARGIN_TYPE_STATUS 3 5
	LANE_6_USAGE_MODEL_STATUS 6 6
	LANE_6_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_RC0_LANE_7_EQUALIZATION_CNTL_16GT 0 0x90d 2 0 5
	LANE_7_DSP_16GT_TX_PRESET 0 3
	LANE_7_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_RC0_LANE_7_MARGINING_LANE_CNTL 0 0x91d 4 0 5
	LANE_7_RECEIVER_NUMBER 0 2
	LANE_7_MARGIN_TYPE 3 5
	LANE_7_USAGE_MODEL 6 6
	LANE_7_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_RC0_LANE_7_MARGINING_LANE_STATUS 0 0x91d 4 0 5
	LANE_7_RECEIVER_NUMBER_STATUS 0 2
	LANE_7_MARGIN_TYPE_STATUS 3 5
	LANE_7_USAGE_MODEL_STATUS 6 6
	LANE_7_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_RC0_LANE_8_EQUALIZATION_CNTL_16GT 0 0x90e 2 0 5
	LANE_8_DSP_16GT_TX_PRESET 0 3
	LANE_8_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_RC0_LANE_8_MARGINING_LANE_CNTL 0 0x91e 4 0 5
	LANE_8_RECEIVER_NUMBER 0 2
	LANE_8_MARGIN_TYPE 3 5
	LANE_8_USAGE_MODEL 6 6
	LANE_8_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_RC0_LANE_8_MARGINING_LANE_STATUS 0 0x91e 4 0 5
	LANE_8_RECEIVER_NUMBER_STATUS 0 2
	LANE_8_MARGIN_TYPE_STATUS 3 5
	LANE_8_USAGE_MODEL_STATUS 6 6
	LANE_8_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_RC0_LANE_9_EQUALIZATION_CNTL_16GT 0 0x90e 2 0 5
	LANE_9_DSP_16GT_TX_PRESET 0 3
	LANE_9_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV2_RC0_LANE_9_MARGINING_LANE_CNTL 0 0x91f 4 0 5
	LANE_9_RECEIVER_NUMBER 0 2
	LANE_9_MARGIN_TYPE 3 5
	LANE_9_USAGE_MODEL 6 6
	LANE_9_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV2_RC0_LANE_9_MARGINING_LANE_STATUS 0 0x91f 4 0 5
	LANE_9_RECEIVER_NUMBER_STATUS 0 2
	LANE_9_MARGIN_TYPE_STATUS 3 5
	LANE_9_USAGE_MODEL_STATUS 6 6
	LANE_9_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV2_RC0_LATENCY 0 0x803 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV2_RC0_LINK_CAP 0 0x819 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV2_RC0_LINK_CAP2 0 0x821 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV2_RC0_LINK_CAP_16GT 0 0x905 1 0 5
	RESERVED 0 31
regBIF_CFG_DEV2_RC0_LINK_CNTL 0 0x81a 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV2_RC0_LINK_CNTL2 0 0x822 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV2_RC0_LINK_CNTL_16GT 0 0x906 1 0 5
	RESERVED 0 31
regBIF_CFG_DEV2_RC0_LINK_STATUS 0 0x81a 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV2_RC0_LINK_STATUS2 0 0x822 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV2_RC0_LINK_STATUS_16GT 0 0x907 5 0 5
	EQUALIZATION_COMPLETE_16GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_16GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_16GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_16GT 3 3
	LINK_EQUALIZATION_REQUEST_16GT 4 4
regBIF_CFG_DEV2_RC0_LOCAL_PARITY_MISMATCH_STATUS_16GT 0 0x908 1 0 5
	LOCAL_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV2_RC0_MARGINING_PORT_CAP 0 0x915 1 0 5
	MARGINING_USES_SOFTWARE 0 0
regBIF_CFG_DEV2_RC0_MARGINING_PORT_STATUS 0 0x915 2 0 5
	MARGINING_READY 0 0
	MARGINING_SOFTWARE_READY 1 1
regBIF_CFG_DEV2_RC0_MEM_BASE_LIMIT 0 0x808 4 0 5
	MEM_BASE_TYPE 0 3
	MEM_BASE_31_20 4 15
	MEM_LIMIT_TYPE 16 19
	MEM_LIMIT_31_20 20 31
regBIF_CFG_DEV2_RC0_MSI_CAP_LIST 0 0x828 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_RC0_MSI_EXT_MSG_DATA 0 0x82a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV2_RC0_MSI_EXT_MSG_DATA_64 0 0x82b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV2_RC0_MSI_MAP_CAP 0 0x832 3 0 5
	EN 0 0
	FIXD 1 1
	CAP_TYPE 11 15
regBIF_CFG_DEV2_RC0_MSI_MAP_CAP_LIST 0 0x832 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_RC0_MSI_MSG_ADDR_HI 0 0x82a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV2_RC0_MSI_MSG_ADDR_LO 0 0x829 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV2_RC0_MSI_MSG_CNTL 0 0x828 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV2_RC0_MSI_MSG_DATA 0 0x82a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV2_RC0_MSI_MSG_DATA_64 0 0x82b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV2_RC0_PCIE_ACS_CAP 0 0x8a9 8 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV2_RC0_PCIE_ACS_CNTL 0 0x8a9 7 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
regBIF_CFG_DEV2_RC0_PCIE_ACS_ENH_CAP_LIST 0 0x8a8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_RC0_PCIE_ADV_ERR_CAP_CNTL 0 0x85a 7 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
regBIF_CFG_DEV2_RC0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x854 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_RC0_PCIE_CAP 0 0x816 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV2_RC0_PCIE_CAP_LIST 0 0x816 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_RC0_PCIE_CORR_ERR_MASK 0 0x859 7 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
regBIF_CFG_DEV2_RC0_PCIE_CORR_ERR_STATUS 0 0x858 7 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
regBIF_CFG_DEV2_RC0_PCIE_DEV_SERIAL_NUM_DW1 0 0x851 1 0 5
	SERIAL_NUMBER_LO 0 31
regBIF_CFG_DEV2_RC0_PCIE_DEV_SERIAL_NUM_DW2 0 0x852 1 0 5
	SERIAL_NUMBER_HI 0 31
regBIF_CFG_DEV2_RC0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 0 0x850 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_RC0_PCIE_DLF_ENH_CAP_LIST 0 0x900 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_RC0_PCIE_ERR_SRC_ID 0 0x861 2 0 5
	ERR_CORR_SRC_ID 0 15
	ERR_FATAL_NONFATAL_SRC_ID 16 31
regBIF_CFG_DEV2_RC0_PCIE_HDR_LOG0 0 0x85b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_RC0_PCIE_HDR_LOG1 0 0x85c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_RC0_PCIE_HDR_LOG2 0 0x85d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_RC0_PCIE_HDR_LOG3 0 0x85e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV2_RC0_PCIE_LANE_0_EQUALIZATION_CNTL 0 0x89f 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_RC0_PCIE_LANE_10_EQUALIZATION_CNTL 0 0x8a4 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_RC0_PCIE_LANE_11_EQUALIZATION_CNTL 0 0x8a4 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_RC0_PCIE_LANE_12_EQUALIZATION_CNTL 0 0x8a5 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_RC0_PCIE_LANE_13_EQUALIZATION_CNTL 0 0x8a5 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_RC0_PCIE_LANE_14_EQUALIZATION_CNTL 0 0x8a6 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_RC0_PCIE_LANE_15_EQUALIZATION_CNTL 0 0x8a6 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_RC0_PCIE_LANE_1_EQUALIZATION_CNTL 0 0x89f 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_RC0_PCIE_LANE_2_EQUALIZATION_CNTL 0 0x8a0 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_RC0_PCIE_LANE_3_EQUALIZATION_CNTL 0 0x8a0 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_RC0_PCIE_LANE_4_EQUALIZATION_CNTL 0 0x8a1 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_RC0_PCIE_LANE_5_EQUALIZATION_CNTL 0 0x8a1 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_RC0_PCIE_LANE_6_EQUALIZATION_CNTL 0 0x8a2 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_RC0_PCIE_LANE_7_EQUALIZATION_CNTL 0 0x8a2 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_RC0_PCIE_LANE_8_EQUALIZATION_CNTL 0 0x8a3 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_RC0_PCIE_LANE_9_EQUALIZATION_CNTL 0 0x8a3 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV2_RC0_PCIE_LANE_ERROR_STATUS 0 0x89e 1 0 5
	LANE_ERROR_STATUS_BITS 0 15
regBIF_CFG_DEV2_RC0_PCIE_LINK_CNTL3 0 0x89d 3 0 5
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
regBIF_CFG_DEV2_RC0_PCIE_MARGINING_ENH_CAP_LIST 0 0x914 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_RC0_PCIE_PHY_16GT_ENH_CAP_LIST 0 0x904 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_RC0_PCIE_PORT_VC_CAP_REG1 0 0x845 4 0 5
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
regBIF_CFG_DEV2_RC0_PCIE_PORT_VC_CAP_REG2 0 0x846 2 0 5
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV2_RC0_PCIE_PORT_VC_CNTL 0 0x847 2 0 5
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
regBIF_CFG_DEV2_RC0_PCIE_PORT_VC_STATUS 0 0x847 1 0 5
	VC_ARB_TABLE_STATUS 0 0
regBIF_CFG_DEV2_RC0_PCIE_ROOT_ERR_CMD 0 0x85f 3 0 5
	CORR_ERR_REP_EN 0 0
	NONFATAL_ERR_REP_EN 1 1
	FATAL_ERR_REP_EN 2 2
regBIF_CFG_DEV2_RC0_PCIE_ROOT_ERR_STATUS 0 0x860 8 0 5
	ERR_CORR_RCVD 0 0
	MULT_ERR_CORR_RCVD 1 1
	ERR_FATAL_NONFATAL_RCVD 2 2
	MULT_ERR_FATAL_NONFATAL_RCVD 3 3
	FIRST_UNCORRECTABLE_FATAL 4 4
	NONFATAL_ERROR_MSG_RCVD 5 5
	FATAL_ERROR_MSG_RCVD 6 6
	ADV_ERR_INT_MSG_NUM 27 31
regBIF_CFG_DEV2_RC0_PCIE_RTR_ENH_CAP_LIST 0 0x95c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_RC0_PCIE_SECONDARY_ENH_CAP_LIST 0 0x89c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_RC0_PCIE_TLP_PREFIX_LOG0 0 0x862 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_RC0_PCIE_TLP_PREFIX_LOG1 0 0x863 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_RC0_PCIE_TLP_PREFIX_LOG2 0 0x864 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_RC0_PCIE_TLP_PREFIX_LOG3 0 0x865 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV2_RC0_PCIE_UNCORR_ERR_MASK 0 0x856 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV2_RC0_PCIE_UNCORR_ERR_SEVERITY 0 0x857 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV2_RC0_PCIE_UNCORR_ERR_STATUS 0 0x855 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV2_RC0_PCIE_VC0_RESOURCE_CAP 0 0x848 4 0 5
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 22
	PORT_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV2_RC0_PCIE_VC0_RESOURCE_CNTL 0 0x849 6 0 5
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
regBIF_CFG_DEV2_RC0_PCIE_VC0_RESOURCE_STATUS 0 0x84a 2 0 5
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
regBIF_CFG_DEV2_RC0_PCIE_VC1_RESOURCE_CAP 0 0x84b 4 0 5
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV2_RC0_PCIE_VC1_RESOURCE_CNTL 0 0x84c 6 0 5
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
regBIF_CFG_DEV2_RC0_PCIE_VC1_RESOURCE_STATUS 0 0x84d 2 0 5
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
regBIF_CFG_DEV2_RC0_PCIE_VC_ENH_CAP_LIST 0 0x844 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_RC0_PCIE_VENDOR_SPECIFIC1 0 0x842 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV2_RC0_PCIE_VENDOR_SPECIFIC2 0 0x843 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV2_RC0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x840 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV2_RC0_PCIE_VENDOR_SPECIFIC_HDR 0 0x841 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV2_RC0_PMI_CAP 0 0x814 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV2_RC0_PMI_CAP_LIST 0 0x814 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_RC0_PMI_STATUS_CNTL 0 0x815 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV2_RC0_PREF_BASE_LIMIT 0 0x809 4 0 5
	PREF_MEM_BASE_TYPE 0 3
	PREF_MEM_BASE_31_20 4 15
	PREF_MEM_LIMIT_TYPE 16 19
	PREF_MEM_LIMIT_31_20 20 31
regBIF_CFG_DEV2_RC0_PREF_BASE_UPPER 0 0x80a 1 0 5
	PREF_BASE_UPPER 0 31
regBIF_CFG_DEV2_RC0_PREF_LIMIT_UPPER 0 0x80b 1 0 5
	PREF_LIMIT_UPPER 0 31
regBIF_CFG_DEV2_RC0_PROG_INTERFACE 0 0x802 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV2_RC0_REVISION_ID 0 0x802 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV2_RC0_ROM_BASE_ADDR 0 0x80e 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV2_RC0_ROOT_CAP 0 0x81d 1 0 5
	CRS_SOFTWARE_VISIBILITY 0 0
regBIF_CFG_DEV2_RC0_ROOT_CNTL 0 0x81d 5 0 5
	SERR_ON_CORR_ERR_EN 0 0
	SERR_ON_NONFATAL_ERR_EN 1 1
	SERR_ON_FATAL_ERR_EN 2 2
	PM_INTERRUPT_EN 3 3
	CRS_SOFTWARE_VISIBILITY_EN 4 4
regBIF_CFG_DEV2_RC0_ROOT_STATUS 0 0x81e 3 0 5
	PME_REQUESTOR_ID 0 15
	PME_STATUS 16 16
	PME_PENDING 17 17
regBIF_CFG_DEV2_RC0_RTM1_PARITY_MISMATCH_STATUS_16GT 0 0x909 1 0 5
	RTM1_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV2_RC0_RTM2_PARITY_MISMATCH_STATUS_16GT 0 0x90a 1 0 5
	RTM2_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV2_RC0_RTR_DATA1 0 0x95d 3 0 5
	RESET_TIME 0 11
	DLUP_TIME 12 23
	VALID 31 31
regBIF_CFG_DEV2_RC0_RTR_DATA2 0 0x95e 2 0 5
	FLR_TIME 0 11
	D3HOTD0_TIME 12 23
regBIF_CFG_DEV2_RC0_SECONDARY_STATUS 0 0x807 7 0 5
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	RECEIVED_SYSTEM_ERROR 14 14
regBIF_CFG_DEV2_RC0_SLOT_CAP 0 0x81b 12 0 5
	ATTN_BUTTON_PRESENT 0 0
	PWR_CONTROLLER_PRESENT 1 1
	MRL_SENSOR_PRESENT 2 2
	ATTN_INDICATOR_PRESENT 3 3
	PWR_INDICATOR_PRESENT 4 4
	HOTPLUG_SURPRISE 5 5
	HOTPLUG_CAPABLE 6 6
	SLOT_PWR_LIMIT_VALUE 7 14
	SLOT_PWR_LIMIT_SCALE 15 16
	ELECTROMECH_INTERLOCK_PRESENT 17 17
	NO_COMMAND_COMPLETED_SUPPORTED 18 18
	PHYSICAL_SLOT_NUM 19 31
regBIF_CFG_DEV2_RC0_SLOT_CAP2 0 0x823 1 0 5
	RESERVED 0 31
regBIF_CFG_DEV2_RC0_SLOT_CNTL 0 0x81c 12 0 5
	ATTN_BUTTON_PRESSED_EN 0 0
	PWR_FAULT_DETECTED_EN 1 1
	MRL_SENSOR_CHANGED_EN 2 2
	PRESENCE_DETECT_CHANGED_EN 3 3
	COMMAND_COMPLETED_INTR_EN 4 4
	HOTPLUG_INTR_EN 5 5
	ATTN_INDICATOR_CNTL 6 7
	PWR_INDICATOR_CNTL 8 9
	PWR_CONTROLLER_CNTL 10 10
	ELECTROMECH_INTERLOCK_CNTL 11 11
	DL_STATE_CHANGED_EN 12 12
	AUTO_SLOT_PWR_LIMIT_DISABLE 13 13
regBIF_CFG_DEV2_RC0_SLOT_CNTL2 0 0x824 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV2_RC0_SLOT_STATUS 0 0x81c 9 0 5
	ATTN_BUTTON_PRESSED 0 0
	PWR_FAULT_DETECTED 1 1
	MRL_SENSOR_CHANGED 2 2
	PRESENCE_DETECT_CHANGED 3 3
	COMMAND_COMPLETED 4 4
	MRL_SENSOR_STATE 5 5
	PRESENCE_DETECT_STATE 6 6
	ELECTROMECH_INTERLOCK_STATUS 7 7
	DL_STATE_CHANGED 8 8
regBIF_CFG_DEV2_RC0_SLOT_STATUS2 0 0x824 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV2_RC0_SSID_CAP 0 0x831 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV2_RC0_SSID_CAP_LIST 0 0x830 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV2_RC0_STATUS 0 0x801 10 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
regBIF_CFG_DEV2_RC0_SUB_BUS_NUMBER_LATENCY 0 0x806 4 0 5
	PRIMARY_BUS 0 7
	SECONDARY_BUS 8 15
	SUB_BUS_NUM 16 23
	SECONDARY_LATENCY_TIMER 24 31
regBIF_CFG_DEV2_RC0_SUB_CLASS 0 0x802 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV2_RC0_VENDOR_ID 0 0x800 1 0 5
	VENDOR_ID 0 15
regBIF_D3HOTD0_INTR_MASK 0 0xe022 17 0 5
	DEV0_PF0_D3HOTD0_INTR_MASK 0 0
	DEV0_PF1_D3HOTD0_INTR_MASK 1 1
	DEV0_PF2_D3HOTD0_INTR_MASK 2 2
	DEV0_PF3_D3HOTD0_INTR_MASK 3 3
	DEV0_PF4_D3HOTD0_INTR_MASK 4 4
	DEV0_PF5_D3HOTD0_INTR_MASK 5 5
	DEV0_PF6_D3HOTD0_INTR_MASK 6 6
	DEV0_PF7_D3HOTD0_INTR_MASK 7 7
	DEV1_PF0_D3HOTD0_INTR_MASK 8 8
	DEV1_PF1_D3HOTD0_INTR_MASK 9 9
	DEV2_PF0_D3HOTD0_INTR_MASK 16 16
	DEV2_PF1_D3HOTD0_INTR_MASK 17 17
	DEV2_PF2_D3HOTD0_INTR_MASK 18 18
	DEV2_PF3_D3HOTD0_INTR_MASK 19 19
	DEV2_PF4_D3HOTD0_INTR_MASK 20 20
	DEV2_PF5_D3HOTD0_INTR_MASK 21 21
	DEV2_PF6_D3HOTD0_INTR_MASK 22 22
regBIF_D3HOTD0_INTR_STS 0 0xe012 17 0 5
	DEV0_PF0_D3HOTD0_INTR_STS 0 0
	DEV0_PF1_D3HOTD0_INTR_STS 1 1
	DEV0_PF2_D3HOTD0_INTR_STS 2 2
	DEV0_PF3_D3HOTD0_INTR_STS 3 3
	DEV0_PF4_D3HOTD0_INTR_STS 4 4
	DEV0_PF5_D3HOTD0_INTR_STS 5 5
	DEV0_PF6_D3HOTD0_INTR_STS 6 6
	DEV0_PF7_D3HOTD0_INTR_STS 7 7
	DEV1_PF0_D3HOTD0_INTR_STS 8 8
	DEV1_PF1_D3HOTD0_INTR_STS 9 9
	DEV2_PF0_D3HOTD0_INTR_STS 16 16
	DEV2_PF1_D3HOTD0_INTR_STS 17 17
	DEV2_PF2_D3HOTD0_INTR_STS 18 18
	DEV2_PF3_D3HOTD0_INTR_STS 19 19
	DEV2_PF4_D3HOTD0_INTR_STS 20 20
	DEV2_PF5_D3HOTD0_INTR_STS 21 21
	DEV2_PF6_D3HOTD0_INTR_STS 22 22
regBIF_DEV0_PF0_DSTATE_VALUE 0 0xe050 3 0 5
	DEV0_PF0_DSTATE_TGT_VALUE 0 1
	DEV0_PF0_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV0_PF0_DSTATE_ACK_VALUE 16 17
regBIF_DEV0_PF1_DSTATE_VALUE 0 0xe051 3 0 5
	DEV0_PF1_DSTATE_TGT_VALUE 0 1
	DEV0_PF1_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV0_PF1_DSTATE_ACK_VALUE 16 17
regBIF_DEV0_PF2_DSTATE_VALUE 0 0xe052 3 0 5
	DEV0_PF2_DSTATE_TGT_VALUE 0 1
	DEV0_PF2_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV0_PF2_DSTATE_ACK_VALUE 16 17
regBIF_DEV0_PF3_DSTATE_VALUE 0 0xe053 3 0 5
	DEV0_PF3_DSTATE_TGT_VALUE 0 1
	DEV0_PF3_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV0_PF3_DSTATE_ACK_VALUE 16 17
regBIF_DEV0_PF4_DSTATE_VALUE 0 0xe054 3 0 5
	DEV0_PF4_DSTATE_TGT_VALUE 0 1
	DEV0_PF4_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV0_PF4_DSTATE_ACK_VALUE 16 17
regBIF_DEV0_PF5_DSTATE_VALUE 0 0xe055 3 0 5
	DEV0_PF5_DSTATE_TGT_VALUE 0 1
	DEV0_PF5_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV0_PF5_DSTATE_ACK_VALUE 16 17
regBIF_DEV0_PF6_DSTATE_VALUE 0 0xe056 3 0 5
	DEV0_PF6_DSTATE_TGT_VALUE 0 1
	DEV0_PF6_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV0_PF6_DSTATE_ACK_VALUE 16 17
regBIF_DEV0_PF7_DSTATE_VALUE 0 0xe057 3 0 5
	DEV0_PF7_DSTATE_TGT_VALUE 0 1
	DEV0_PF7_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV0_PF7_DSTATE_ACK_VALUE 16 17
regBIF_DEV1_PF0_DSTATE_VALUE 0 0xe208 3 0 5
	DEV1_PF0_DSTATE_TGT_VALUE 0 1
	DEV1_PF0_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV1_PF0_DSTATE_ACK_VALUE 16 17
regBIF_DEV1_PF1_DSTATE_VALUE 0 0xe209 3 0 5
	DEV1_PF1_DSTATE_TGT_VALUE 0 1
	DEV1_PF1_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV1_PF1_DSTATE_ACK_VALUE 16 17
regBIF_DEV2_PF0_DSTATE_VALUE 0 0xe220 3 0 5
	DEV2_PF0_DSTATE_TGT_VALUE 0 1
	DEV2_PF0_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV2_PF0_DSTATE_ACK_VALUE 16 17
regBIF_DEV2_PF1_DSTATE_VALUE 0 0xe221 3 0 5
	DEV2_PF1_DSTATE_TGT_VALUE 0 1
	DEV2_PF1_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV2_PF1_DSTATE_ACK_VALUE 16 17
regBIF_DEV2_PF2_DSTATE_VALUE 0 0xe222 3 0 5
	DEV2_PF2_DSTATE_TGT_VALUE 0 1
	DEV2_PF2_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV2_PF2_DSTATE_ACK_VALUE 16 17
regBIF_DEV2_PF3_DSTATE_VALUE 0 0xe223 3 0 5
	DEV2_PF3_DSTATE_TGT_VALUE 0 1
	DEV2_PF3_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV2_PF3_DSTATE_ACK_VALUE 16 17
regBIF_DEV2_PF4_DSTATE_VALUE 0 0xe224 3 0 5
	DEV2_PF4_DSTATE_TGT_VALUE 0 1
	DEV2_PF4_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV2_PF4_DSTATE_ACK_VALUE 16 17
regBIF_DEV2_PF5_DSTATE_VALUE 0 0xe225 3 0 5
	DEV2_PF5_DSTATE_TGT_VALUE 0 1
	DEV2_PF5_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV2_PF5_DSTATE_ACK_VALUE 16 17
regBIF_DEV2_PF6_DSTATE_VALUE 0 0xe226 3 0 5
	DEV2_PF6_DSTATE_TGT_VALUE 0 1
	DEV2_PF6_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV2_PF6_DSTATE_ACK_VALUE 16 17
regBIF_GFX_DRV_VPU_RST 0 0xe003 8 0 5
	DRV_MODE1_PF_CFG_RST 0 0
	DRV_MODE1_PF_CFG_FLR_EXC_RST 1 1
	DRV_MODE1_PF_CFG_STICKY_RST 2 2
	DRV_MODE1_PF_PRV_RST 3 3
	DRV_MODE1_PF_PRV_STICKY_RST 4 4
	DRV_MODE1_VF_CFG_RST 5 5
	DRV_MODE1_VF_CFG_STICKY_RST 6 6
	DRV_MODE1_VF_PRV_RST 7 7
regBIF_GMI_WRR_WEIGHT 0 0xe848 3 0 5
	GMI_REQ_WRR_LRG_COUNTER_MODE 29 29
	GMI_REQ_WRR_LRG_MODE 30 30
	GMI_REQ_WRR_LRG_SIZE_MODE 31 31
regBIF_GMI_WRR_WEIGHT2 0 0xe849 4 0 5
	GMI_REQ_ENTRY0_WEIGHT 0 7
	GMI_REQ_ENTRY1_WEIGHT 8 15
	GMI_REQ_ENTRY2_WEIGHT 16 23
	GMI_REQ_ENTRY3_WEIGHT 24 31
regBIF_GMI_WRR_WEIGHT3 0 0xe84a 4 0 5
	GMI_REQ_ENTRY4_WEIGHT 0 7
	GMI_REQ_ENTRY5_WEIGHT 8 15
	GMI_REQ_ENTRY6_WEIGHT 16 23
	GMI_REQ_ENTRY7_WEIGHT 24 31
regBIF_INST_RESET_INTR_MASK 0 0xe020 9 0 5
	EP0_LINK_RESET_INTR_MASK 0 0
	EP0_LINK_RESET_CFG_ONLY_INTR_MASK 1 1
	DRV_RESET_M0_INTR_MASK 2 2
	DRV_RESET_M1_INTR_MASK 3 3
	DRV_RESET_M2_INTR_MASK 4 4
	EP1_LINK_RESET_INTR_MASK 8 8
	EP1_LINK_RESET_CFG_ONLY_INTR_MASK 9 9
	EP2_LINK_RESET_INTR_MASK 10 10
	EP2_LINK_RESET_CFG_ONLY_INTR_MASK 11 11
regBIF_INST_RESET_INTR_STS 0 0xe010 9 0 5
	EP0_LINK_RESET_INTR_STS 0 0
	EP0_LINK_RESET_CFG_ONLY_INTR_STS 1 1
	DRV_RESET_M0_INTR_STS 2 2
	DRV_RESET_M1_INTR_STS 3 3
	DRV_RESET_M2_INTR_STS 4 4
	EP1_LINK_RESET_INTR_STS 8 8
	EP1_LINK_RESET_CFG_ONLY_INTR_STS 9 9
	EP2_LINK_RESET_INTR_STS 10 10
	EP2_LINK_RESET_CFG_ONLY_INTR_STS 11 11
regBIF_PASID_ERR_CLR 0 0xe872 17 0 5
	PASID_ERR_CLR_DEV0_F0 0 0
	PASID_ERR_CLR_DEV0_F1 1 1
	PASID_ERR_CLR_DEV0_F2 2 2
	PASID_ERR_CLR_DEV0_F3 3 3
	PASID_ERR_CLR_DEV0_F4 4 4
	PASID_ERR_CLR_DEV0_F5 5 5
	PASID_ERR_CLR_DEV0_F6 6 6
	PASID_ERR_CLR_DEV0_F7 7 7
	PASID_ERR_CLR_DEV1_F0 8 8
	PASID_ERR_CLR_DEV1_F1 9 9
	PASID_ERR_CLR_DEV2_F0 16 16
	PASID_ERR_CLR_DEV2_F1 17 17
	PASID_ERR_CLR_DEV2_F2 18 18
	PASID_ERR_CLR_DEV2_F3 19 19
	PASID_ERR_CLR_DEV2_F4 20 20
	PASID_ERR_CLR_DEV2_F5 21 21
	PASID_ERR_CLR_DEV2_F6 22 22
regBIF_PF_DSTATE_INTR_MASK 0 0xe025 24 0 5
	DEV0_PF0_DSTATE_INTR_MASK 0 0
	DEV0_PF1_DSTATE_INTR_MASK 1 1
	DEV0_PF2_DSTATE_INTR_MASK 2 2
	DEV0_PF3_DSTATE_INTR_MASK 3 3
	DEV0_PF4_DSTATE_INTR_MASK 4 4
	DEV0_PF5_DSTATE_INTR_MASK 5 5
	DEV0_PF6_DSTATE_INTR_MASK 6 6
	DEV0_PF7_DSTATE_INTR_MASK 7 7
	DEV1_PF0_DSTATE_INTR_MASK 8 8
	DEV1_PF1_DSTATE_INTR_MASK 9 9
	DEV1_PF2_DSTATE_INTR_MASK 10 10
	DEV1_PF3_DSTATE_INTR_MASK 11 11
	DEV1_PF4_DSTATE_INTR_MASK 12 12
	DEV1_PF5_DSTATE_INTR_MASK 13 13
	DEV1_PF6_DSTATE_INTR_MASK 14 14
	DEV1_PF7_DSTATE_INTR_MASK 15 15
	DEV2_PF0_DSTATE_INTR_MASK 16 16
	DEV2_PF1_DSTATE_INTR_MASK 17 17
	DEV2_PF2_DSTATE_INTR_MASK 18 18
	DEV2_PF3_DSTATE_INTR_MASK 19 19
	DEV2_PF4_DSTATE_INTR_MASK 20 20
	DEV2_PF5_DSTATE_INTR_MASK 21 21
	DEV2_PF6_DSTATE_INTR_MASK 22 22
	DEV2_PF7_DSTATE_INTR_MASK 23 23
regBIF_PF_DSTATE_INTR_STS 0 0xe015 24 0 5
	DEV0_PF0_DSTATE_INTR_STS 0 0
	DEV0_PF1_DSTATE_INTR_STS 1 1
	DEV0_PF2_DSTATE_INTR_STS 2 2
	DEV0_PF3_DSTATE_INTR_STS 3 3
	DEV0_PF4_DSTATE_INTR_STS 4 4
	DEV0_PF5_DSTATE_INTR_STS 5 5
	DEV0_PF6_DSTATE_INTR_STS 6 6
	DEV0_PF7_DSTATE_INTR_STS 7 7
	DEV1_PF0_DSTATE_INTR_STS 8 8
	DEV1_PF1_DSTATE_INTR_STS 9 9
	DEV1_PF2_DSTATE_INTR_STS 10 10
	DEV1_PF3_DSTATE_INTR_STS 11 11
	DEV1_PF4_DSTATE_INTR_STS 12 12
	DEV1_PF5_DSTATE_INTR_STS 13 13
	DEV1_PF6_DSTATE_INTR_STS 14 14
	DEV1_PF7_DSTATE_INTR_STS 15 15
	DEV2_PF0_DSTATE_INTR_STS 16 16
	DEV2_PF1_DSTATE_INTR_STS 17 17
	DEV2_PF2_DSTATE_INTR_STS 18 18
	DEV2_PF3_DSTATE_INTR_STS 19 19
	DEV2_PF4_DSTATE_INTR_STS 20 20
	DEV2_PF5_DSTATE_INTR_STS 21 21
	DEV2_PF6_DSTATE_INTR_STS 22 22
	DEV2_PF7_DSTATE_INTR_STS 23 23
regBIF_PF_FLR_INTR_MASK 0 0xe021 17 0 5
	DEV0_PF0_FLR_INTR_MASK 0 0
	DEV0_PF1_FLR_INTR_MASK 1 1
	DEV0_PF2_FLR_INTR_MASK 2 2
	DEV0_PF3_FLR_INTR_MASK 3 3
	DEV0_PF4_FLR_INTR_MASK 4 4
	DEV0_PF5_FLR_INTR_MASK 5 5
	DEV0_PF6_FLR_INTR_MASK 6 6
	DEV0_PF7_FLR_INTR_MASK 7 7
	DEV1_PF0_FLR_INTR_MASK 8 8
	DEV1_PF1_FLR_INTR_MASK 9 9
	DEV2_PF0_FLR_INTR_MASK 16 16
	DEV2_PF1_FLR_INTR_MASK 17 17
	DEV2_PF2_FLR_INTR_MASK 18 18
	DEV2_PF3_FLR_INTR_MASK 19 19
	DEV2_PF4_FLR_INTR_MASK 20 20
	DEV2_PF5_FLR_INTR_MASK 21 21
	DEV2_PF6_FLR_INTR_MASK 22 22
regBIF_PF_FLR_INTR_STS 0 0xe011 17 0 5
	DEV0_PF0_FLR_INTR_STS 0 0
	DEV0_PF1_FLR_INTR_STS 1 1
	DEV0_PF2_FLR_INTR_STS 2 2
	DEV0_PF3_FLR_INTR_STS 3 3
	DEV0_PF4_FLR_INTR_STS 4 4
	DEV0_PF5_FLR_INTR_STS 5 5
	DEV0_PF6_FLR_INTR_STS 6 6
	DEV0_PF7_FLR_INTR_STS 7 7
	DEV1_PF0_FLR_INTR_STS 8 8
	DEV1_PF1_FLR_INTR_STS 9 9
	DEV2_PF0_FLR_INTR_STS 16 16
	DEV2_PF1_FLR_INTR_STS 17 17
	DEV2_PF2_FLR_INTR_STS 18 18
	DEV2_PF3_FLR_INTR_STS 19 19
	DEV2_PF4_FLR_INTR_STS 20 20
	DEV2_PF5_FLR_INTR_STS 21 21
	DEV2_PF6_FLR_INTR_STS 22 22
regBIF_PF_FLR_RST 0 0xe040 17 0 5
	DEV0_PF0_FLR_RST 0 0
	DEV0_PF1_FLR_RST 1 1
	DEV0_PF2_FLR_RST 2 2
	DEV0_PF3_FLR_RST 3 3
	DEV0_PF4_FLR_RST 4 4
	DEV0_PF5_FLR_RST 5 5
	DEV0_PF6_FLR_RST 6 6
	DEV0_PF7_FLR_RST 7 7
	DEV1_PF0_FLR_RST 8 8
	DEV1_PF1_FLR_RST 9 9
	DEV2_PF0_FLR_RST 16 16
	DEV2_PF1_FLR_RST 17 17
	DEV2_PF2_FLR_RST 18 18
	DEV2_PF3_FLR_RST 19 19
	DEV2_PF4_FLR_RST 20 20
	DEV2_PF5_FLR_RST 21 21
	DEV2_PF6_FLR_RST 22 22
regBIF_PORT0_DSTATE_VALUE 0 0xe230 2 0 5
	PORT0_DSTATE_TGT_VALUE 0 1
	PORT0_DSTATE_ACK_VALUE 16 17
regBIF_PORT1_DSTATE_VALUE 0 0xe231 2 0 5
	PORT1_DSTATE_TGT_VALUE 0 1
	PORT1_DSTATE_ACK_VALUE 16 17
regBIF_PORT2_DSTATE_VALUE 0 0xe232 2 0 5
	PORT2_DSTATE_TGT_VALUE 0 1
	PORT2_DSTATE_ACK_VALUE 16 17
regBIF_POWER_INTR_MASK 0 0xe024 6 0 5
	DEV0_PME_TURN_OFF_INTR_MASK 0 0
	DEV1_PME_TURN_OFF_INTR_MASK 1 1
	DEV2_PME_TURN_OFF_INTR_MASK 2 2
	PORT0_DSTATE_INTR_MASK 16 16
	PORT1_DSTATE_INTR_MASK 17 17
	PORT2_DSTATE_INTR_MASK 18 18
regBIF_POWER_INTR_STS 0 0xe014 6 0 5
	DEV0_PME_TURN_OFF_INTR_STS 0 0
	DEV1_PME_TURN_OFF_INTR_STS 1 1
	DEV2_PME_TURN_OFF_INTR_STS 2 2
	PORT0_DSTATE_INTR_STS 16 16
	PORT1_DSTATE_INTR_STS 17 17
	PORT2_DSTATE_INTR_STS 18 18
regBIF_RST_MISC_CTRL 0 0xe004 12 0 5
	ERRSTATUS_KEPT_IN_PERSTB 0 0
	DRV_RST_MODE 2 3
	DRV_RST_CFG_MASK 4 4
	DRV_RST_BITS_AUTO_CLEAR 5 5
	FLR_RST_BIT_AUTO_CLEAR 6 6
	LNK_RST_GRACE_MODE 9 9
	LNK_RST_GRACE_TIMEOUT 10 12
	LNK_RST_TIMER_SEL 13 14
	LNK_RST_TIMER2_SEL 15 16
	SRIOV_SAVE_VFS_ON_VFENABLE_CLR 17 19
	LNK_RST_DMA_DUMMY_DIS 23 23
	LNK_RST_DMA_DUMMY_RSPSTS 24 25
regBIF_RST_MISC_CTRL2 0 0xe005 6 0 5
	SWUS_LNK_RST_TRANS_IDLE 16 16
	SWDS_LNK_RST_TRANS_IDLE 17 17
	ENDP0_LNK_RST_TRANS_IDLE 18 18
	ENDP1_LNK_RST_TRANS_IDLE 19 19
	ENDP2_LNK_RST_TRANS_IDLE 20 20
	ALL_RST_TRANS_IDLE 31 31
regBIF_RST_MISC_CTRL3 0 0xe006 3 0 5
	TIMER_SCALE 0 3
	PME_TURNOFF_TIMEOUT 4 5
	PME_TURNOFF_MODE 6 6
regBIF_SELFRING_BUFFER_VID 0 0xe840 3 0 5
	DOORBELL_MONITOR_CID 0 7
	RAS_CNTLR_INTR_CID 8 15
	RAS_ATHUB_ERR_EVENT_INTR_CID 16 23
regBIF_SELFRING_VECTOR_CNTL 0 0xe841 2 0 5
	MISC_DB_MNTR_INTR_DIS 0 0
	DB_MNTR_TS_FROM 1 1
regBME_DUMMY_CNTL_0 0 0xe825 16 0 5
	BME_DUMMY_RSPSTS_DEV0_F0 0 1
	BME_DUMMY_RSPSTS_DEV0_F1 2 3
	BME_DUMMY_RSPSTS_DEV0_F2 4 5
	BME_DUMMY_RSPSTS_DEV0_F3 6 7
	BME_DUMMY_RSPSTS_DEV0_F4 8 9
	BME_DUMMY_RSPSTS_DEV0_F5 10 11
	BME_DUMMY_RSPSTS_DEV0_F6 12 13
	BME_DUMMY_RSPSTS_DEV0_F7 14 15
	BME_DUMMY_RSPSTS_DEV1_F0 16 17
	BME_DUMMY_RSPSTS_DEV1_F1 18 19
	BME_DUMMY_RSPSTS_DEV1_F2 20 21
	BME_DUMMY_RSPSTS_DEV1_F3 22 23
	BME_DUMMY_RSPSTS_DEV1_F4 24 25
	BME_DUMMY_RSPSTS_DEV1_F5 26 27
	BME_DUMMY_RSPSTS_DEV1_F6 28 29
	BME_DUMMY_RSPSTS_DEV1_F7 30 31
regBME_DUMMY_CNTL_1 0 0xe826 8 0 5
	BME_DUMMY_RSPSTS_DEV2_F0 0 1
	BME_DUMMY_RSPSTS_DEV2_F1 2 3
	BME_DUMMY_RSPSTS_DEV2_F2 4 5
	BME_DUMMY_RSPSTS_DEV2_F3 6 7
	BME_DUMMY_RSPSTS_DEV2_F4 8 9
	BME_DUMMY_RSPSTS_DEV2_F5 10 11
	BME_DUMMY_RSPSTS_DEV2_F6 12 13
	BME_DUMMY_RSPSTS_DEV2_F7 14 15
regCAM_CONTROL 0 0xe84052 6 0 5
	CAM_En 0 0
	Op 1 1
	AccessType 2 2
	DataMatchEn 3 3
	VC 4 6
	CrossTrigger 8 11
regCAM_TARGET_DATA 0 0xe8405a 1 0 5
	Data 0 31
regCAM_TARGET_DATA_ADDR_BOTTOM 0 0xe84057 1 0 5
	DataAddrBottom 0 31
regCAM_TARGET_DATA_ADDR_TOP 0 0xe84059 1 0 5
	DataAddrTop 0 31
regCAM_TARGET_DATA_MASK 0 0xe8405b 1 0 5
	DataMask 0 31
regCAM_TARGET_INDEX_ADDR_BOTTOM 0 0xe84053 1 0 5
	IndexAddrBottom 0 31
regCAM_TARGET_INDEX_ADDR_TOP 0 0xe84054 1 0 5
	IndexAddrTop 0 31
regCAM_TARGET_INDEX_DATA 0 0xe84055 1 0 5
	IndexData 0 31
regCAM_TARGET_INDEX_DATA_MASK 0 0xe84056 1 0 5
	IndexDataMask 0 31
regDEV0_PF0_D3HOTD0_RST_CTRL 0 0xe078 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV0_PF0_FLR_RST_CTRL 0 0xe008 9 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
regDEV0_PF1_D3HOTD0_RST_CTRL 0 0xe079 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV0_PF1_FLR_RST_CTRL 0 0xe009 9 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
regDEV0_PF2_D3HOTD0_RST_CTRL 0 0xe07a 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV0_PF2_FLR_RST_CTRL 0 0xe00a 9 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
regDEV0_PF3_D3HOTD0_RST_CTRL 0 0xe07b 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV0_PF3_FLR_RST_CTRL 0 0xe00b 9 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
regDEV0_PF4_D3HOTD0_RST_CTRL 0 0xe07c 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV0_PF4_FLR_RST_CTRL 0 0xe00c 9 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
regDEV0_PF5_D3HOTD0_RST_CTRL 0 0xe07d 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV0_PF5_FLR_RST_CTRL 0 0xe00d 9 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
regDEV0_PF6_D3HOTD0_RST_CTRL 0 0xe07e 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV0_PF6_FLR_RST_CTRL 0 0xe00e 9 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
regDEV0_PF7_D3HOTD0_RST_CTRL 0 0xe07f 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV0_PF7_FLR_RST_CTRL 0 0xe00f 9 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
regDEV1_PF0_D3HOTD0_RST_CTRL 0 0xe210 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV1_PF0_FLR_RST_CTRL 0 0xe200 9 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
regDEV1_PF1_D3HOTD0_RST_CTRL 0 0xe211 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV1_PF1_FLR_RST_CTRL 0 0xe201 22 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	VF_CFG_EN 5 5
	VF_CFG_STICKY_EN 6 6
	VF_PRV_EN 7 7
	SOFT_PF_CFG_EN 8 8
	SOFT_PF_CFG_FLR_EXC_EN 9 9
	SOFT_PF_CFG_STICKY_EN 10 10
	SOFT_PF_PRV_EN 11 11
	SOFT_PF_PRV_STICKY_EN 12 12
	VF_VF_CFG_EN 13 13
	VF_VF_CFG_STICKY_EN 14 14
	VF_VF_PRV_EN 15 15
	FLR_TWICE_EN 16 16
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
	SOFT_PF_PFCOPY_PRV_EN 31 31
regDEV2_PF0_D3HOTD0_RST_CTRL 0 0xe228 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV2_PF0_FLR_RST_CTRL 0 0xe218 9 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
regDEV2_PF1_D3HOTD0_RST_CTRL 0 0xe229 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV2_PF1_FLR_RST_CTRL 0 0xe219 9 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
regDEV2_PF2_D3HOTD0_RST_CTRL 0 0xe22a 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV2_PF2_FLR_RST_CTRL 0 0xe21a 9 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
regDEV2_PF3_D3HOTD0_RST_CTRL 0 0xe22b 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV2_PF3_FLR_RST_CTRL 0 0xe21b 9 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
regDEV2_PF4_D3HOTD0_RST_CTRL 0 0xe22c 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV2_PF4_FLR_RST_CTRL 0 0xe21c 9 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
regDEV2_PF5_D3HOTD0_RST_CTRL 0 0xe22d 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV2_PF5_FLR_RST_CTRL 0 0xe21d 9 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
regDEV2_PF6_D3HOTD0_RST_CTRL 0 0xe22e 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV2_PF6_FLR_RST_CTRL 0 0xe21e 9 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
regDISCON_HYSTERESIS_HEAD_CTRL 0 0xe8c6 2 0 5
	GMI_DNS_SDP_DISCON_HYSTERESIS_H 0 3
	GMI_UPS_SDP_DISCON_HYSTERESIS_H 8 11
regEGRESS_POISON_MASK_HI 0 0xe8820b 1 0 5
	EgressPoisonMaskHi 0 31
regEGRESS_POISON_MASK_LO 0 0xe8820a 1 0 5
	EgressPoisonMaskLo 0 31
regEGRESS_POISON_SEVERITY_DOWN 0 0xe8820c 1 0 5
	EgressPoisonSeverityDown 0 31
regEGRESS_POISON_SEVERITY_UPPER 0 0xe8820d 1 0 5
	EgressPoisonSeverityUpper 0 31
regEGRESS_POISON_STATUS_HI 0 0xe88209 32 0 5
	EgressPoisonStatusHi_0 0 0
	EgressPoisonStatusHi_1 1 1
	EgressPoisonStatusHi_2 2 2
	EgressPoisonStatusHi_3 3 3
	EgressPoisonStatusHi_4 4 4
	EgressPoisonStatusHi_5 5 5
	EgressPoisonStatusHi_6 6 6
	EgressPoisonStatusHi_7 7 7
	EgressPoisonStatusHi_8 8 8
	EgressPoisonStatusHi_9 9 9
	EgressPoisonStatusHi_10 10 10
	EgressPoisonStatusHi_11 11 11
	EgressPoisonStatusHi_12 12 12
	EgressPoisonStatusHi_13 13 13
	EgressPoisonStatusHi_14 14 14
	EgressPoisonStatusHi_15 15 15
	EgressPoisonStatusHi_16 16 16
	EgressPoisonStatusHi_17 17 17
	EgressPoisonStatusHi_18 18 18
	EgressPoisonStatusHi_19 19 19
	EgressPoisonStatusHi_20 20 20
	EgressPoisonStatusHi_21 21 21
	EgressPoisonStatusHi_22 22 22
	EgressPoisonStatusHi_23 23 23
	EgressPoisonStatusHi_24 24 24
	EgressPoisonStatusHi_25 25 25
	EgressPoisonStatusHi_26 26 26
	EgressPoisonStatusHi_27 27 27
	EgressPoisonStatusHi_28 28 28
	EgressPoisonStatusHi_29 29 29
	EgressPoisonStatusHi_30 30 30
	EgressPoisonStatusHi_31 31 31
regEGRESS_POISON_STATUS_LO 0 0xe88208 32 0 5
	EgressPoisonStatusLo_0 0 0
	EgressPoisonStatusLo_1 1 1
	EgressPoisonStatusLo_2 2 2
	EgressPoisonStatusLo_3 3 3
	EgressPoisonStatusLo_4 4 4
	EgressPoisonStatusLo_5 5 5
	EgressPoisonStatusLo_6 6 6
	EgressPoisonStatusLo_7 7 7
	EgressPoisonStatusLo_8 8 8
	EgressPoisonStatusLo_9 9 9
	EgressPoisonStatusLo_10 10 10
	EgressPoisonStatusLo_11 11 11
	EgressPoisonStatusLo_12 12 12
	EgressPoisonStatusLo_13 13 13
	EgressPoisonStatusLo_14 14 14
	EgressPoisonStatusLo_15 15 15
	EgressPoisonStatusLo_16 16 16
	EgressPoisonStatusLo_17 17 17
	EgressPoisonStatusLo_18 18 18
	EgressPoisonStatusLo_19 19 19
	EgressPoisonStatusLo_20 20 20
	EgressPoisonStatusLo_21 21 21
	EgressPoisonStatusLo_22 22 22
	EgressPoisonStatusLo_23 23 23
	EgressPoisonStatusLo_24 24 24
	EgressPoisonStatusLo_25 25 25
	EgressPoisonStatusLo_26 26 26
	EgressPoisonStatusLo_27 27 27
	EgressPoisonStatusLo_28 28 28
	EgressPoisonStatusLo_29 29 29
	EgressPoisonStatusLo_30 30 30
	EgressPoisonStatusLo_31 31 31
regEP0_INTR_URGENT_CAP 0 0xe875 8 0 5
	EP0_F0_INTR_URGENT_MODE 0 1
	EP0_F1_INTR_URGENT_MODE 2 3
	EP0_F2_INTR_URGENT_MODE 4 5
	EP0_F3_INTR_URGENT_MODE 6 7
	EP0_F4_INTR_URGENT_MODE 8 9
	EP0_F5_INTR_URGENT_MODE 10 11
	EP0_F6_INTR_URGENT_MODE 12 13
	EP0_F7_INTR_URGENT_MODE 14 15
regEP1_INTR_URGENT_CAP 0 0xe876 2 0 5
	EP1_F0_INTR_URGENT_MODE 0 1
	EP1_F1_INTR_URGENT_MODE 2 3
regEP2_INTR_URGENT_CAP 0 0xe877 7 0 5
	EP2_F0_INTR_URGENT_MODE 0 1
	EP2_F1_INTR_URGENT_MODE 2 3
	EP2_F2_INTR_URGENT_MODE 4 5
	EP2_F3_INTR_URGENT_MODE 6 7
	EP2_F4_INTR_URGENT_MODE 8 9
	EP2_F5_INTR_URGENT_MODE 10 11
	EP2_F6_INTR_URGENT_MODE 12 13
regEP_PEND_BLOCK_MSK 0 0xe87c 17 0 5
	EP0_F0_PEND_BLOCK_MSK 0 0
	EP0_F1_PEND_BLOCK_MSK 1 1
	EP0_F2_PEND_BLOCK_MSK 2 2
	EP0_F3_PEND_BLOCK_MSK 3 3
	EP0_F4_PEND_BLOCK_MSK 4 4
	EP0_F5_PEND_BLOCK_MSK 5 5
	EP0_F6_PEND_BLOCK_MSK 6 6
	EP0_F7_PEND_BLOCK_MSK 7 7
	EP1_F0_PEND_BLOCK_MSK 8 8
	EP1_F1_PEND_BLOCK_MSK 9 9
	EP2_F0_PEND_BLOCK_MSK 16 16
	EP2_F1_PEND_BLOCK_MSK 17 17
	EP2_F2_PEND_BLOCK_MSK 18 18
	EP2_F3_PEND_BLOCK_MSK 19 19
	EP2_F4_PEND_BLOCK_MSK 20 20
	EP2_F5_PEND_BLOCK_MSK 21 21
	EP2_F6_PEND_BLOCK_MSK 22 22
regFASTREGCNTL_BASE_ADDR_HI 0 0xe840c3 1 0 5
	FASTREGCNTL_BASE_ADDR_HI 0 15
regFASTREGCNTL_BASE_ADDR_LO 0 0xe840c2 3 0 5
	FASTREGCNTL_MMIO_EN 0 0
	FASTREGCNTL_MMIO_LOCK 1 1
	FASTREGCNTL_BASE_ADDR_LO 12 31
regFASTREG_APERTURE 0 0xe81c00 3 0 5
	FASTREG_APERTURE_ID 0 11
	FASTREG_NODE_ID 16 19
	FASTREG_TRAN_POSTED 31 31
regFASTREG_BASE_ADDR_HI 0 0xe840c1 1 0 5
	FASTREG_BASE_ADDR_HI 0 15
regFASTREG_BASE_ADDR_LO 0 0xe840c0 3 0 5
	FASTREG_MMIO_EN 0 0
	FASTREG_MMIO_LOCK 1 1
	FASTREG_BASE_ADDR_LO 20 31
regFEATURES_ENABLE 0 0x1080000 5 0 5
	Ioapic_id_ext_en 2 2
	Ioapic_sb_feature_en 4 4
	Ioapic_secondary_en 5 5
	Ioapic_processor_mode 8 8
	INTx_LevelOnlyMode 9 9
regGDC0_A2S_QUEUE_FIFO_ARB_CNTL 0 0x4f0ae7 4 0 3
	WR_QUEUE_FIFO_POP_ARB_PRIORITY 0 7
	RD_QUEUE_FIFO_POP_ARB_PRIORITY 8 15
	WR_QUEUE_FIFO_POP_ARB_MODE 16 16
	RD_QUEUE_FIFO_POP_ARB_MODE 17 17
regGDC0_ATDMA_MISC_CNTL 0 0x4f0afd 6 0 3
	WRR_ARB_MODE 0 0
	ATDMA_MISC_CNTL_INSERT_RD_ON_2ND_WDAT_EN 1 1
	RDRSP_ARB_MODE 2 3
	WRR_VC6_WEIGHT 8 15
	WRR_VC0_WEIGHT 16 23
	WRR_VC1_WEIGHT 24 31
regGDC0_BIF_CSDMA_DOORBELL_RANGE 0 0x4f0afb 2 0 3
	OFFSET 2 11
	SIZE 16 23
regGDC0_BIF_DOORBELL_FENCE_CNTL 0 0x4f0afe 11 0 3
	DOORBELL_FENCE_CP_ENABLE 0 0
	DOORBELL_FENCE_SDMA0_ENABLE 1 1
	DOORBELL_FENCE_SDMA1_ENABLE 2 2
	DOORBELL_FENCE_RLC_ENABLE 4 4
	DOORBELL_FENCE_SDMA2_ENABLE 5 5
	DOORBELL_FENCE_SDMA3_ENABLE 6 6
	DOORBELL_FENCE_SDMA4_ENABLE 7 7
	DOORBELL_FENCE_SDMA5_ENABLE 8 8
	DOORBELL_FENCE_CSDMA_ENABLE 9 9
	DOORBELL_FENCE_VPE_ENABLE 10 10
	DOORBELL_FENCE_ONCE_TRIGGER_DIS 16 16
regGDC0_BIF_IH_DOORBELL_RANGE 0 0x4f0af2 2 0 3
	OFFSET 2 11
	SIZE 16 20
regGDC0_BIF_RLC_DOORBELL_RANGE 0 0x4f0af5 2 0 3
	OFFSET 2 11
	SIZE 16 20
regGDC0_BIF_SDMA0_DOORBELL_RANGE 0 0x4f0af0 2 0 3
	OFFSET 2 11
	SIZE 16 20
regGDC0_BIF_SDMA1_DOORBELL_RANGE 0 0x4f0af1 2 0 3
	OFFSET 2 11
	SIZE 16 20
regGDC0_BIF_SDMA2_DOORBELL_RANGE 0 0x4f0af6 2 0 3
	OFFSET 2 11
	SIZE 16 20
regGDC0_BIF_SDMA3_DOORBELL_RANGE 0 0x4f0af7 2 0 3
	OFFSET 2 11
	SIZE 16 20
regGDC0_BIF_SDMA4_DOORBELL_RANGE 0 0x4f0af9 2 0 3
	OFFSET 2 11
	SIZE 16 20
regGDC0_BIF_SDMA5_DOORBELL_RANGE 0 0x4f0afa 2 0 3
	OFFSET 2 11
	SIZE 16 20
regGDC0_BIF_VCN0_DOORBELL_RANGE 0 0x4f0af3 3 0 3
	OFFSET 2 11
	SIZE 16 20
	NEED_DEDUCT 21 21
regGDC0_BIF_VCN1_DOORBELL_RANGE 0 0x4f0af8 3 0 3
	OFFSET 2 11
	SIZE 16 20
	NEED_DEDUCT 21 21
regGDC0_BIF_VPE1_DOORBELL_RANGE 0 0x4f0af4 0 0 3
regGDC0_BIF_VPE_DOORBELL_RANGE 0 0x4f0afc 2 0 3
	OFFSET 2 11
	SIZE 16 20
regGDC0_NBIF_GFX_DOORBELL_STATUS 0 0x4f0aef 1 0 3
	NBIF_GFX_DOORBELL_SENT 0 0
regGDC0_S2A_MISC_CNTL 0 0x4f0aff 15 0 3
	DOORBELL_64BIT_SUPPORT_SDMA0_DIS 0 0
	DOORBELL_64BIT_SUPPORT_SDMA1_DIS 1 1
	DOORBELL_64BIT_SUPPORT_CP_DIS 2 2
	AXI_HST_CPL_EP_DIS 3 3
	DOORBELL_64BIT_SUPPORT_RLC_DIS 5 5
	DOORBELL_64BIT_SUPPORT_VPE_DIS 6 6
	ATM_ARB_MODE 8 9
	RB_ARB_MODE 10 11
	HSTR_ARB_MODE 12 13
	WRSP_ARB_MODE 16 19
	DOORBELL_64BIT_SUPPORT_SDMA2_DIS 24 24
	DOORBELL_64BIT_SUPPORT_SDMA3_DIS 25 25
	DOORBELL_64BIT_SUPPORT_SDMA4_DIS 26 26
	DOORBELL_64BIT_SUPPORT_SDMA5_DIS 27 27
	DOORBELL_64BIT_SUPPORT_CSDMA_DIS 28 28
regGDC1_A2S_QUEUE_FIFO_ARB_CNTL 0 0x4f246c 4 0 3
	WR_QUEUE_FIFO_POP_ARB_PRIORITY 0 7
	RD_QUEUE_FIFO_POP_ARB_PRIORITY 8 15
	WR_QUEUE_FIFO_POP_ARB_MODE 16 16
	RD_QUEUE_FIFO_POP_ARB_MODE 17 17
regGDC1_ATDMA_MISC_CNTL 0 0x4f2483 6 0 3
	WRR_ARB_MODE 0 0
	ATDMA_MISC_CNTL_INSERT_RD_ON_2ND_WDAT_EN 1 1
	RDRSP_ARB_MODE 2 3
	WRR_VC6_WEIGHT 8 15
	WRR_VC0_WEIGHT 16 23
	WRR_VC1_WEIGHT 24 31
regGDC1_BIF_CSDMA_DOORBELL_RANGE 0 0x4f2481 2 0 3
	OFFSET 2 11
	SIZE 16 23
regGDC1_BIF_DOORBELL_FENCE_CNTL 0 0x4f2484 11 0 3
	DOORBELL_FENCE_CP_ENABLE 0 0
	DOORBELL_FENCE_SDMA0_ENABLE 1 1
	DOORBELL_FENCE_SDMA1_ENABLE 2 2
	DOORBELL_FENCE_RLC_ENABLE 4 4
	DOORBELL_FENCE_SDMA2_ENABLE 5 5
	DOORBELL_FENCE_SDMA3_ENABLE 6 6
	DOORBELL_FENCE_SDMA4_ENABLE 7 7
	DOORBELL_FENCE_SDMA5_ENABLE 8 8
	DOORBELL_FENCE_CSDMA_ENABLE 9 9
	DOORBELL_FENCE_VPE_ENABLE 10 10
	DOORBELL_FENCE_ONCE_TRIGGER_DIS 16 16
regGDC1_BIF_IH_DOORBELL_RANGE 0 0x4f2479 2 0 3
	OFFSET 2 11
	SIZE 16 20
regGDC1_BIF_RLC_DOORBELL_RANGE 0 0x4f247b 2 0 3
	OFFSET 2 11
	SIZE 16 20
regGDC1_BIF_SDMA0_DOORBELL_RANGE 0 0x4f2477 2 0 3
	OFFSET 2 11
	SIZE 16 20
regGDC1_BIF_SDMA1_DOORBELL_RANGE 0 0x4f2478 2 0 3
	OFFSET 2 11
	SIZE 16 20
regGDC1_BIF_SDMA2_DOORBELL_RANGE 0 0x4f247c 2 0 3
	OFFSET 2 11
	SIZE 16 20
regGDC1_BIF_SDMA3_DOORBELL_RANGE 0 0x4f247d 2 0 3
	OFFSET 2 11
	SIZE 16 20
regGDC1_BIF_SDMA4_DOORBELL_RANGE 0 0x4f247f 2 0 3
	OFFSET 2 11
	SIZE 16 20
regGDC1_BIF_SDMA5_DOORBELL_RANGE 0 0x4f2480 2 0 3
	OFFSET 2 11
	SIZE 16 20
regGDC1_BIF_VCN0_DOORBELL_RANGE 0 0x4f247a 3 0 3
	OFFSET 2 11
	SIZE 16 20
	NEED_DEDUCT 21 21
regGDC1_BIF_VCN1_DOORBELL_RANGE 0 0x4f247e 3 0 3
	OFFSET 2 11
	SIZE 16 20
	NEED_DEDUCT 21 21
regGDC1_BIF_VPE_DOORBELL_RANGE 0 0x4f2482 2 0 3
	OFFSET 2 11
	SIZE 16 20
regGDC1_NBIF_GFX_DOORBELL_STATUS 0 0x4f2476 1 0 3
	NBIF_GFX_DOORBELL_SENT 0 0
regGDC1_S2A_MISC_CNTL 0 0x4f2485 15 0 3
	DOORBELL_64BIT_SUPPORT_SDMA0_DIS 0 0
	DOORBELL_64BIT_SUPPORT_SDMA1_DIS 1 1
	DOORBELL_64BIT_SUPPORT_CP_DIS 2 2
	AXI_HST_CPL_EP_DIS 3 3
	DOORBELL_64BIT_SUPPORT_RLC_DIS 5 5
	DOORBELL_64BIT_SUPPORT_VPE_DIS 6 6
	ATM_ARB_MODE 8 9
	RB_ARB_MODE 10 11
	HSTR_ARB_MODE 12 13
	WRSP_ARB_MODE 16 19
	DOORBELL_64BIT_SUPPORT_SDMA2_DIS 24 24
	DOORBELL_64BIT_SUPPORT_SDMA3_DIS 25 25
	DOORBELL_64BIT_SUPPORT_SDMA4_DIS 26 26
	DOORBELL_64BIT_SUPPORT_SDMA5_DIS 27 27
	DOORBELL_64BIT_SUPPORT_CSDMA_DIS 28 28
regGDC2_A2S_QUEUE_FIFO_ARB_CNTL 0 0x2ffc0ee7 4 0 5
	WR_QUEUE_FIFO_POP_ARB_PRIORITY 0 7
	RD_QUEUE_FIFO_POP_ARB_PRIORITY 8 15
	WR_QUEUE_FIFO_POP_ARB_MODE 16 16
	RD_QUEUE_FIFO_POP_ARB_MODE 17 17
regGDC2_ATDMA_MISC_CNTL 0 0x2ffc0efd 6 0 5
	WRR_ARB_MODE 0 0
	ATDMA_MISC_CNTL_INSERT_RD_ON_2ND_WDAT_EN 1 1
	RDRSP_ARB_MODE 2 3
	WRR_VC6_WEIGHT 8 15
	WRR_VC0_WEIGHT 16 23
	WRR_VC1_WEIGHT 24 31
regGDC2_BIF_CSDMA_DOORBELL_RANGE 0 0x2ffc0efb 2 0 5
	OFFSET 2 11
	SIZE 16 23
regGDC2_BIF_DOORBELL_FENCE_CNTL 0 0x2ffc0efe 11 0 5
	DOORBELL_FENCE_CP_ENABLE 0 0
	DOORBELL_FENCE_SDMA0_ENABLE 1 1
	DOORBELL_FENCE_SDMA1_ENABLE 2 2
	DOORBELL_FENCE_RLC_ENABLE 4 4
	DOORBELL_FENCE_SDMA2_ENABLE 5 5
	DOORBELL_FENCE_SDMA3_ENABLE 6 6
	DOORBELL_FENCE_SDMA4_ENABLE 7 7
	DOORBELL_FENCE_SDMA5_ENABLE 8 8
	DOORBELL_FENCE_CSDMA_ENABLE 9 9
	DOORBELL_FENCE_VPE_ENABLE 10 10
	DOORBELL_FENCE_ONCE_TRIGGER_DIS 16 16
regGDC2_BIF_IH_DOORBELL_RANGE 0 0x2ffc0ef2 2 0 5
	OFFSET 2 11
	SIZE 16 20
regGDC2_BIF_RLC_DOORBELL_RANGE 0 0x2ffc0ef5 2 0 5
	OFFSET 2 11
	SIZE 16 20
regGDC2_BIF_SDMA0_DOORBELL_RANGE 0 0x2ffc0ef0 2 0 5
	OFFSET 2 11
	SIZE 16 20
regGDC2_BIF_SDMA1_DOORBELL_RANGE 0 0x2ffc0ef1 2 0 5
	OFFSET 2 11
	SIZE 16 20
regGDC2_BIF_SDMA2_DOORBELL_RANGE 0 0x2ffc0ef6 2 0 5
	OFFSET 2 11
	SIZE 16 20
regGDC2_BIF_SDMA3_DOORBELL_RANGE 0 0x2ffc0ef7 2 0 5
	OFFSET 2 11
	SIZE 16 20
regGDC2_BIF_SDMA4_DOORBELL_RANGE 0 0x2ffc0ef9 2 0 5
	OFFSET 2 11
	SIZE 16 20
regGDC2_BIF_SDMA5_DOORBELL_RANGE 0 0x2ffc0efa 2 0 5
	OFFSET 2 11
	SIZE 16 20
regGDC2_BIF_VCN0_DOORBELL_RANGE 0 0x2ffc0ef3 3 0 5
	OFFSET 2 11
	SIZE 16 20
	NEED_DEDUCT 21 21
regGDC2_BIF_VCN1_DOORBELL_RANGE 0 0x2ffc0ef8 3 0 5
	OFFSET 2 11
	SIZE 16 20
	NEED_DEDUCT 21 21
regGDC2_BIF_VPE_DOORBELL_RANGE 0 0x2ffc0efc 2 0 5
	OFFSET 2 11
	SIZE 16 20
regGDC2_NBIF_GFX_DOORBELL_STATUS 0 0x2ffc0eef 1 0 5
	NBIF_GFX_DOORBELL_SENT 0 0
regHARD_RST_CTRL 0 0xe000 12 0 5
	DSPT_CFG_RST_EN 0 0
	DSPT_CFG_STICKY_RST_EN 1 1
	DSPT_PRV_RST_EN 2 2
	DSPT_PRV_STICKY_RST_EN 3 3
	EP_CFG_RST_EN 4 4
	EP_CFG_STICKY_RST_EN 5 5
	EP_PRV_RST_EN 6 6
	EP_PRV_STICKY_RST_EN 7 7
	SDP_PORT_RESET_EN 9 9
	SION_AON_RESET_EN 10 10
	CORE_STICKY_RST_EN 29 29
	CORE_RST_EN 31 31
regINTERNAL_POISON_MASK 0 0xe88207 1 0 5
	IntPoisonMask 0 7
regINTERNAL_POISON_STATUS 0 0xe88206 8 0 5
	IntPoisonStatus_0 0 0
	IntPoisonStatus_1 1 1
	IntPoisonStatus_2 2 2
	IntPoisonStatus_3 3 3
	IntPoisonStatus_4 4 4
	IntPoisonStatus_5 5 5
	IntPoisonStatus_6 6 6
	IntPoisonStatus_7 7 7
regINTR_LINE_ENABLE 0 0xe802 3 0 5
	INTR_LINE_ENABLE_DEV0 0 7
	INTR_LINE_ENABLE_DEV1 8 15
	INTR_LINE_ENABLE_DEV2 16 23
regINTR_LINE_POLARITY 0 0xe801 3 0 5
	INTR_LINE_POLARITY_DEV0 0 7
	INTR_LINE_POLARITY_DEV1 8 15
	INTR_LINE_POLARITY_DEV2 16 23
regL2A_UPDATE_FILTER_CNTL 0 0x1580022 2 0 5
	L2a_Update_Filter_Bypass 0 0
	L2a_Update_Filter_RdLatency 1 4
regL2_CONTROL_0 0 0x158000c 14 0 5
	AllowL1CacheVZero 1 1
	AllowL1CacheATSRsp 2 2
	DTCHitVZeroOrIVZero 3 3
	L1CacheATSRsp_Enable 4 4
	L1CacheATSRsp_L1ID 5 7
	SIDEPTEOnUntransExcl 10 10
	SIDEPTEOnAddrTransExcl 11 11
	Allow_nonats_u_bit 12 12
	DTE_I_MASK_ENABLE 13 13
	DTE_I_MASK_L1ID 14 16
	FLTCMBPriority 18 18
	AllowL1CacheLargePagemode0 19 19
	IFifoBurstLength 20 23
	IFifoClientPriority 24 31
regL2_CONTROL_1 0 0x158000d 4 0 5
	SeqInvBurstLimitInv 0 7
	SeqInvBurstLimitL2Req 8 15
	SeqInvBurstLimitEn 16 16
	PerfThreshold 24 31
regL2_CREDIT_CONTROL_2 0 0x1580020 7 0 5
	QUEUECredits 0 5
	QUEUEOverride 7 7
	FLTCMBCredits 8 13
	FLTCMBOverride 15 15
	FCELCredits 16 21
	FCELOverride 23 23
	PPR_logger_credits 24 27
regL2_DTC_CONTROL 0 0x1580010 8 0 5
	DTCLRUUpdatePri 3 3
	DTCParityEn 4 4
	DTCInvalidationSel 8 9
	DTCSoftInvalidate 10 10
	DTCBypass 13 13
	DTCParitySupport 15 15
	DTCWays 16 23
	DTCEntries 28 31
regL2_DTC_HASH_CONTROL 0 0x1580011 1 0 5
	DTCAddressMask 16 31
regL2_DTC_WAY_CONTROL 0 0x1580012 2 0 5
	DTCWayDisable 0 15
	DTCWayAccessDisable 16 31
regL2_ECO_CNTRL_0 0 0x1580042 1 0 5
	L2_ECO_0 0 31
regL2_ERR_RULE_CONTROL_3 0 0x1580030 2 0 5
	ERRRuleLock1 0 0
	ERRRuleDisable3 4 31
regL2_ERR_RULE_CONTROL_4 0 0x1580031 1 0 5
	ERRRuleDisable4 0 31
regL2_ERR_RULE_CONTROL_5 0 0x1580032 1 0 5
	ERRRuleDisable5 0 31
regL2_ITC_CONTROL 0 0x1580014 8 0 5
	ITCLRUUpdatePri 3 3
	ITCParityEn 4 4
	ITCInvalidationSel 8 9
	ITCSoftInvalidate 10 10
	ITCBypass 13 13
	ITCParitySupport 15 15
	ITCWays 16 23
	ITCEntries 28 31
regL2_ITC_HASH_CONTROL 0 0x1580015 1 0 5
	ITCAddressMask 16 31
regL2_ITC_WAY_CONTROL 0 0x1580016 2 0 5
	ITCWayDisable 0 15
	ITCWayAccessDisable 16 31
regL2_L2A_MEMPWR_GATE_1 0 0x1580035 4 0 5
	L2AREG_LS_EN 0 0
	L2AREG_DS_EN 1 1
	L2AREG_SD_EN 2 2
	L2AREG_CACHE_PGMEM_SEL 4 4
regL2_L2A_MEMPWR_GATE_10 0 0x158003f 1 0 5
	L2AREG_SD_Exit_Maintain_Cnt 0 31
regL2_L2A_MEMPWR_GATE_2 0 0x1580036 1 0 5
	L2AREG_LS_thres 0 31
regL2_L2A_MEMPWR_GATE_3 0 0x1580037 1 0 5
	L2AREG_DS_thres 0 31
regL2_L2A_MEMPWR_GATE_4 0 0x1580038 1 0 5
	L2AREG_SD_thres 0 31
regL2_L2A_MEMPWR_GATE_5 0 0x1580039 1 0 5
	L2AREG_LS_Req_Maintain_Cnt 0 31
regL2_L2A_MEMPWR_GATE_6 0 0x158003a 1 0 5
	L2AREG_LS_Exit_Maintain_Cnt 0 31
regL2_L2A_MEMPWR_GATE_7 0 0x158003b 1 0 5
	L2AREG_DS_Req_Maintain_Cnt 0 31
regL2_L2A_MEMPWR_GATE_8 0 0x158003c 1 0 5
	L2AREG_DS_Exit_Maintain_Cnt 0 31
regL2_L2A_MEMPWR_GATE_9 0 0x158003d 1 0 5
	L2AREG_SD_Req_Maintain_Cnt 0 31
regL2_L2A_PGSIZE_CONTROL 0 0x1580034 3 0 5
	L2AREG_GST_PGSIZE 0 6
	L2AREG_HOST_PGSIZE 8 14
	L2AREG_PTCSCAN_MODE 17 19
regL2_PERF_CNTL_0 0 0x1580000 4 0 5
	L2PerfEvent0 0 7
	L2PerfEvent1 8 15
	L2PerfCountUpper0 16 23
	L2PerfCountUpper1 24 31
regL2_PERF_CNTL_1 0 0x1580003 4 0 5
	L2PerfEvent2 0 7
	L2PerfEvent3 8 15
	L2PerfCountUpper2 16 23
	L2PerfCountUpper3 24 31
regL2_PERF_COUNT_0 0 0x1580001 1 0 5
	L2PerfCount0 0 31
regL2_PERF_COUNT_1 0 0x1580002 1 0 5
	L2PerfCount1 0 31
regL2_PERF_COUNT_2 0 0x1580004 1 0 5
	L2PerfCount2 0 31
regL2_PERF_COUNT_3 0 0x1580005 1 0 5
	L2PerfCount3 0 31
regL2_PTC_A_CONTROL 0 0x1580018 11 0 5
	PTCAStoreFinalATSeperate 1 1
	PTCAStorePartialATSeperate 2 2
	PTCALRUUpdatePri 3 3
	PTCAParityEn 4 4
	PTCAInvalidationSel 8 9
	PTCASoftInvalidate 10 10
	PTCA2MMode 11 11
	PTCABypass 13 13
	PTCAParitySupport 15 15
	PTCAWays 16 23
	PTCAEntries 28 31
regL2_PTC_A_HASH_CONTROL 0 0x1580019 1 0 5
	PTCAAddressMask 16 31
regL2_PTC_A_WAY_CONTROL 0 0x158001a 2 0 5
	PTCAWayDisable 0 15
	PTCAWayAccessDisable 16 31
regL2_STATUS_0 0 0x1580008 1 0 5
	L2STATUS0 0 31
regMCA_SMN_INT_APERTUREID 0 0xe85022 1 0 5
	SMN_INT_APERTUREID 0 11
regMCA_SMN_INT_CONTROL 0 0xe85023 1 0 5
	MCACrossTrigger 0 3
regMCA_SMN_INT_MCM_ADDR 0 0xe85021 1 0 5
	SMN_INT_MCM_ADDR 0 3
regMCA_SMN_INT_REQ_ADDR 0 0xe85020 1 0 5
	SMN_INT_REQ_ADDR 0 19
regMISC0_BASE_ADDR_HI 0 0xe840d9 1 0 5
	MISC0_BASE_ADDR_HI 0 15
regMISC0_BASE_ADDR_LO 0 0xe840d8 3 0 5
	MISC0_MMIO_EN 0 0
	MISC0_MMIO_LOCK 1 1
	MISC0_BASE_ADDR_LO 20 31
regMISC1_BASE_ADDR_HI 0 0xe840db 1 0 5
	MISC1_BASE_ADDR_HI 0 15
regMISC1_BASE_ADDR_LO 0 0xe840da 3 0 5
	MISC1_MMIO_EN 0 0
	MISC1_MMIO_LOCK 1 1
	MISC1_BASE_ADDR_LO 20 31
regMISC2_BASE_ADDR_HI 0 0xe840dd 1 0 5
	MISC2_BASE_ADDR_HI 0 15
regMISC2_BASE_ADDR_LO 0 0xe840dc 3 0 5
	MISC2_MMIO_EN 0 0
	MISC2_MMIO_LOCK 1 1
	MISC2_BASE_ADDR_LO 20 31
regMISC3_BASE_ADDR_HI 0 0xe840df 1 0 5
	MISC3_BASE_ADDR_HI 0 15
regMISC3_BASE_ADDR_LO 0 0xe840de 3 0 5
	MISC3_MMIO_EN 0 0
	MISC3_MMIO_LOCK 1 1
	MISC3_BASE_ADDR_LO 20 31
regMISC_RAS_CONTROL 0 0xe88038 11 0 5
	PIN_NMI_SyncFlood_En 2 2
	GNB_SB_LinkNeverDis 3 3
	InterruptOutputDis 9 9
	LinkDisOutputDis 10 10
	SyncFldOutputDis 11 11
	PCIe_NMI_En 12 12
	PCIe_SCI_En 13 13
	PCIe_SMI_En 14 14
	SW_SCI_En 15 15
	SW_SMI_En 16 16
	SW_NMI_En 17 17
regMISC_SCRATCH 0 0xe800 1 0 5
	MISC_SCRATCH0 0 31
regMISC_SEVERITY_CONTROL 0 0xe88037 2 0 5
	ErrEventErrSev 4 5
	PcieParityErrSev 6 7
regNBIF_BX_PERF_CNT_FSM 0 0xe8ff 3 0 5
	BX_GLOBAL_PERF_RESET_TGL_DELAY_COUNT 4 7
	BX_GLOBAL_PERF_RESET_TGL_DELAY_EN 8 8
	BX_PERF_CNT_DONE 10 10
regNBIF_COM_COUNT_VALUE 0 0xe97a 1 0 5
	NBIF_COM_COUNT_VALUE 0 31
regNBIF_DS_CTRL_LCLK 0 0xe888 2 0 5
	NBIF_LCLK_DS_EN 0 0
	NBIF_LCLK_DS_TIMER 16 31
regNBIF_HST_MISC_CTRL 0 0xe83b 1 0 5
	ACP_NP_OSTD_LIMIT 0 7
regNBIF_INTX_DSTATE_MISC_CNTL 0 0xe846 8 0 5
	DEASRT_INTX_DSTATE_CHK_DIS_EP 0 0
	DEASRT_INTX_DSTATE_CHK_DIS_DN 1 1
	DEASRT_INTX_DSTATE_CHK_DIS_SWUS 2 2
	DEASRT_INTX_IN_NOND0_EN_EP 3 3
	DEASRT_INTX_IN_NOND0_EN_DN 4 4
	PMI_INT_DIS_EP 5 5
	PMI_INT_DIS_DN 6 6
	PMI_INT_DIS_SWUS 7 7
regNBIF_MGCG_CTRL_LCLK 0 0xe887 7 0 5
	NBIF_MGCG_EN_LCLK 0 0
	NBIF_MGCG_MODE_LCLK 1 1
	NBIF_MGCG_HYSTERESIS_LCLK 2 9
	NBIF_MGCG_HST_DIS_LCLK 10 10
	NBIF_MGCG_DMA_DIS_LCLK 11 11
	NBIF_MGCG_REG_DIS_LCLK 12 12
	NBIF_MGCG_AER_DIS_LCLK 13 13
regNBIF_PENDING_MISC_CNTL 0 0xe847 2 0 5
	FLR_MST_PEND_CHK_DIS 0 0
	FLR_SLV_PEND_CHK_DIS 1 1
regNBIF_PERF_COM_COUNT_ENABLE 0 0xe8f4 3 0 5
	NBIF_COM_COUNT_ENABLE 0 0
	START_COUNT_NOPULS 3 3
	LEGACY_OUT_REALTIME_SEL 4 4
regNBIF_PGMST_CTRL 0 0xe838 4 0 5
	NBIF_CFG_PG_HYSTERESIS 0 7
	NBIF_CFG_PG_EN 8 8
	NBIF_CFG_IDLENESS_COUNT_EN 10 13
	NBIF_CFG_FW_PG_EXIT_EN 14 15
regNBIF_PGSLV_CTRL 0 0xe839 1 0 5
	NBIF_CFG_IDLE_HYSTERESIS 0 4
regNBIF_PG_MISC_CTRL 0 0xe83a 7 0 5
	NBIF_PG_ENDP_D3_ONLY 10 10
	NBIF_PG_CLK_PERM1 13 13
	NBIF_PG_DS_ALLOW_DIS 14 14
	NBIF_PG_CLK_PERM2 16 16
	NBIF_CFG_REFCLK_CYCLE_FOR_200NS 24 29
	NBIF_PG_PCIE_NBIF_LD_MASK 30 30
	NBIF_CFG_PG_EXIT_OVERRIDE 31 31
regNBIF_PWRBRK_REQUEST 0 0xe84c 1 0 5
	NBIF_PWRBRK_REQUEST 0 0
regNBIF_REGIF_ERRSET_CTRL 0 0xe836 1 0 5
	DROP_NONPF_MMREGREQ_SETERR_DIS 0 0
regNBIF_SDP_VWR_VCHG_DIS_CTRL 0 0xe88c 9 0 5
	SDP_VWR_VCHG_ENDP_F0_DIS 0 0
	SDP_VWR_VCHG_ENDP_F1_DIS 1 1
	SDP_VWR_VCHG_ENDP_F2_DIS 2 2
	SDP_VWR_VCHG_ENDP_F3_DIS 3 3
	SDP_VWR_VCHG_ENDP_F4_DIS 4 4
	SDP_VWR_VCHG_ENDP_F5_DIS 5 5
	SDP_VWR_VCHG_ENDP_F6_DIS 6 6
	SDP_VWR_VCHG_ENDP_F7_DIS 7 7
	SDP_VWR_VCHG_SWDS_P0_DIS 24 24
regNBIF_SDP_VWR_VCHG_RST_CTRL0 0 0xe88d 9 0 5
	SDP_VWR_VCHG_ENDP_F0_RST_OVRD_EN 0 0
	SDP_VWR_VCHG_ENDP_F1_RST_OVRD_EN 1 1
	SDP_VWR_VCHG_ENDP_F2_RST_OVRD_EN 2 2
	SDP_VWR_VCHG_ENDP_F3_RST_OVRD_EN 3 3
	SDP_VWR_VCHG_ENDP_F4_RST_OVRD_EN 4 4
	SDP_VWR_VCHG_ENDP_F5_RST_OVRD_EN 5 5
	SDP_VWR_VCHG_ENDP_F6_RST_OVRD_EN 6 6
	SDP_VWR_VCHG_ENDP_F7_RST_OVRD_EN 7 7
	SDP_VWR_VCHG_SWDS_P0_RST_OVRD_EN 24 24
regNBIF_SDP_VWR_VCHG_RST_CTRL1 0 0xe88e 9 0 5
	SDP_VWR_VCHG_ENDP_F0_RST_OVRD_VAL 0 0
	SDP_VWR_VCHG_ENDP_F1_RST_OVRD_VAL 1 1
	SDP_VWR_VCHG_ENDP_F2_RST_OVRD_VAL 2 2
	SDP_VWR_VCHG_ENDP_F3_RST_OVRD_VAL 3 3
	SDP_VWR_VCHG_ENDP_F4_RST_OVRD_VAL 4 4
	SDP_VWR_VCHG_ENDP_F5_RST_OVRD_VAL 5 5
	SDP_VWR_VCHG_ENDP_F6_RST_OVRD_VAL 6 6
	SDP_VWR_VCHG_ENDP_F7_RST_OVRD_VAL 7 7
	SDP_VWR_VCHG_SWDS_P0_RST_OVRD_VAL 24 24
regNBIF_SDP_VWR_VCHG_TRIG 0 0xe88f 9 0 5
	SDP_VWR_VCHG_ENDP_F0_TRIG 0 0
	SDP_VWR_VCHG_ENDP_F1_TRIG 1 1
	SDP_VWR_VCHG_ENDP_F2_TRIG 2 2
	SDP_VWR_VCHG_ENDP_F3_TRIG 3 3
	SDP_VWR_VCHG_ENDP_F4_TRIG 4 4
	SDP_VWR_VCHG_ENDP_F5_TRIG 5 5
	SDP_VWR_VCHG_ENDP_F6_TRIG 6 6
	SDP_VWR_VCHG_ENDP_F7_TRIG 7 7
	SDP_VWR_VCHG_SWDS_P0_TRIG 24 24
regNBIF_SHUB_TODET_CLIENT_CTRL 0 0xe899 1 0 5
	NBIF_SHUB_TODET_SLVERR_EN 0 31
regNBIF_SHUB_TODET_CLIENT_CTRL2 0 0xe89c 1 0 5
	NBIF_SHUB_TODET_SLVERR_EN2 0 31
regNBIF_SHUB_TODET_CLIENT_STATUS 0 0xe89a 1 0 5
	NBIF_SHUB_TODET_CLIENT_STATUS 0 31
regNBIF_SHUB_TODET_CLIENT_STATUS2 0 0xe89d 1 0 5
	NBIF_SHUB_TODET_CLIENT_STATUS2 0 31
regNBIF_SHUB_TODET_CTRL 0 0xe898 3 0 5
	NBIF_SHUB_TODET_EN 0 0
	NBIF_SHUB_TODET_TIMER_UNIT 8 10
	NBIF_SHUB_TIMEOUT_COUNT 16 31
regNBIF_SHUB_TODET_SYNCFLOOD_CTRL 0 0xe89b 1 0 5
	NBIF_SHUB_TODET_SYNCFLOOD_EN 0 31
regNBIF_SHUB_TODET_SYNCFLOOD_CTRL2 0 0xe89e 1 0 5
	NBIF_SHUB_TODET_SYNCFLOOD_EN2 0 31
regNBIF_VWIRE_CTRL 0 0xe880 4 0 5
	SMN_VWR_RESET_DELAY_CNT 4 7
	SMN_VWR_POSTED 8 8
	SDP_VWR_RESET_DELAY_CNT 20 23
	SDP_VWR_BLOCKLVL 26 27
regNBIO_LCLK_DS_MASK 0 0xe84009 1 0 5
	LCLK_DS_MASK 0 31
regNB_BUS_NUM_CNTL 0 0xe84015 2 0 5
	NB_BUS_NUM 0 7
	NB_BUS_LAT_Mode 8 8
regNB_CNTL 0 0xe84000 1 0 5
	HWINIT_WR_LOCK 7 7
regNB_DRAM3_BASE 0 0xe840b1 1 0 5
	DRAM3_BASE 0 29
regNB_INTSBDEVINDCFG0_STEERING_CNTL 0 0xe8f003 2 0 5
	ForceSteering 0 0
	SteeringValue 8 15
regNB_INTSBDEVINDCFG0_SW_LATENCY 0 0xe8f004 1 0 5
	SwitchLatency 0 9
regNB_LOWER_DRAM2_BASE 0 0xe8401d 1 0 5
	LOWER_DRAM2_BASE 23 31
regNB_LOWER_TOP_OF_DRAM2 0 0xe8401b 2 0 5
	ENABLE 0 0
	LOWER_TOM2 23 31
regNB_MMIOBASE 0 0xe84019 1 0 5
	MMIOBASE 0 31
regNB_MMIOLIMIT 0 0xe8401a 1 0 5
	MMIOLIMIT 0 31
regNB_NBCFG0_NBCFG_SCRATCH_0 0 0xe8001a 1 0 5
	NBCFG_SCRATCH_0 0 31
regNB_NBCFG0_NBCFG_SCRATCH_1 0 0xe8001b 1 0 5
	NBCFG_SCRATCH_1 0 31
regNB_NBCFG0_NBCFG_SCRATCH_2 0 0xe8001c 1 0 5
	NBCFG_SCRATCH_2 0 31
regNB_NBCFG0_NBCFG_SCRATCH_3 0 0xe8001d 1 0 5
	NBCFG_SCRATCH_3 0 31
regNB_NBCFG0_NBCFG_SCRATCH_4 0 0xe8001e 1 0 5
	NBCFG_SCRATCH_4 0 31
regNB_NBCFG0_NB_ADAPTER_ID 0 0xe8000b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regNB_NBCFG0_NB_ADAPTER_ID_W 0 0xe80014 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regNB_NBCFG0_NB_BASE_CODE 0 0xe80002 1 0 5
	BASE_CLASS_CODE 0 7
regNB_NBCFG0_NB_CACHE_LINE 0 0xe80003 1 0 5
	CACHE_LINE_SIZE 0 7
regNB_NBCFG0_NB_CAPABILITIES_PTR 0 0xe8000d 1 0 5
	CAP_PTR 0 7
regNB_NBCFG0_NB_COMMAND 0 0xe80001 3 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
regNB_NBCFG0_NB_DEVICE_ID 0 0xe80000 1 0 5
	DEVICE_ID 0 15
regNB_NBCFG0_NB_DEVICE_ID_W 0 0xe80040 1 0 5
	DEVICE_ID 0 15
regNB_NBCFG0_NB_DRAM_SLOT1_BASE 0 0xe80022 1 0 5
	DRAM_BASE 23 31
regNB_NBCFG0_NB_HEADER 0 0xe80003 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regNB_NBCFG0_NB_HEADER_W 0 0xe80012 1 0 5
	DEVICE_TYPE 7 7
regNB_NBCFG0_NB_INDEX_DATA_MUTEX0 0 0xe8002a 2 0 5
	NB_INDEX_DATA_MUTEX0 0 30
	NB_INDEX_DATA_MUTEX0_UNLOCK 31 31
regNB_NBCFG0_NB_INDEX_DATA_MUTEX1 0 0xe8002b 2 0 5
	NB_INDEX_DATA_MUTEX1 0 30
	NB_INDEX_DATA_MUTEX1_UNLOCK 31 31
regNB_NBCFG0_NB_LATENCY 0 0xe80003 1 0 5
	LATENCY_TIMER 0 7
regNB_NBCFG0_NB_PCI_ARB 0 0xe80021 5 0 5
	VGA_HOLE 3 3
	PMEMode 8 8
	PMETurnOff 9 9
	PMETOAckStatus 10 10
	PMETarget 16 23
regNB_NBCFG0_NB_PCI_CTRL 0 0xe80013 4 0 5
	PMEDis 4 4
	SErrDis 5 5
	MMIOEnable 23 23
	HPDis 26 26
regNB_NBCFG0_NB_STATUS 0 0xe80001 3 0 5
	CAP_LIST 4 4
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
regNB_NBCFG0_NB_SUB_CLASS 0 0xe80002 1 0 5
	SUB_CLASS_INF 0 7
regNB_NBCFG0_NB_VENDOR_ID 0 0xe80000 1 0 5
	VENDOR_ID 0 15
regNB_NBCFG0_NB_VENDOR_ID_W 0 0xe80040 1 0 5
	VENDOR_ID 0 15
regNB_PCIE0RCBDG_INDCFG0_RC_SMN_DATA 0 0xe9f5b9 1 0 5
	RC_SMN_DATA 0 31
regNB_PCIE0RCBDG_INDCFG0_RC_SMN_INDEX 0 0xe9f5b8 1 0 5
	RC_SMN_INDEX 0 31
regNB_PCIE0RCBDG_INDCFG1_RC_SMN_DATA 0 0xe9f5f9 1 0 5
	RC_SMN_DATA 0 31
regNB_PCIE0RCBDG_INDCFG1_RC_SMN_INDEX 0 0xe9f5f8 1 0 5
	RC_SMN_INDEX 0 31
regNB_PCIE0RCBDG_INDCFG2_RC_SMN_DATA 0 0xe9f639 1 0 5
	RC_SMN_DATA 0 31
regNB_PCIE0RCBDG_INDCFG2_RC_SMN_INDEX 0 0xe9f638 1 0 5
	RC_SMN_INDEX 0 31
regNB_REVID 0 0xe84005 1 0 5
	REVISION_ID 0 9
regNB_SPARE1 0 0xe84003 1 0 5
	NB_SPARE1_RW 0 31
regNB_SPARE2 0 0xe84004 32 0 5
	NB_SPARE2_RW1C_0 0 0
	NB_SPARE2_RW1C_1 1 1
	NB_SPARE2_RW1C_2 2 2
	NB_SPARE2_RW1C_3 3 3
	NB_SPARE2_RW1C_4 4 4
	NB_SPARE2_RW1C_5 5 5
	NB_SPARE2_RW1C_6 6 6
	NB_SPARE2_RW1C_7 7 7
	NB_SPARE2_RW1C_8 8 8
	NB_SPARE2_RW1C_9 9 9
	NB_SPARE2_RW1C_10 10 10
	NB_SPARE2_RW1C_11 11 11
	NB_SPARE2_RW1C_12 12 12
	NB_SPARE2_RW1C_13 13 13
	NB_SPARE2_RW1C_14 14 14
	NB_SPARE2_RW1C_15 15 15
	NB_SPARE2_RW1C_16 16 16
	NB_SPARE2_RW1C_17 17 17
	NB_SPARE2_RW1C_18 18 18
	NB_SPARE2_RW1C_19 19 19
	NB_SPARE2_RW1C_20 20 20
	NB_SPARE2_RW1C_21 21 21
	NB_SPARE2_RW1C_22 22 22
	NB_SPARE2_RW1C_23 23 23
	NB_SPARE2_RW1C_24 24 24
	NB_SPARE2_RW1C_25 25 25
	NB_SPARE2_RW1C_26 26 26
	NB_SPARE2_RW1C_27 27 27
	NB_SPARE2_RW1C_28 28 28
	NB_SPARE2_RW1C_29 29 29
	NB_SPARE2_RW1C_30 30 30
	NB_SPARE2_RW1C_31 31 31
regNB_TOP_OF_DRAM3 0 0xe8404e 2 0 5
	TOM3_LIMIT 0 29
	TOM3_ENABLE 31 31
regNB_UPPER_DRAM2_BASE 0 0xe8401e 1 0 5
	UPPER_DRAM2_BASE 0 8
regNB_UPPER_TOP_OF_DRAM2 0 0xe8401c 1 0 5
	UPPER_TOM2 0 8
regNMI_STATUS 0 0xe88201 1 0 5
	NMIFromPin 0 0
regOBFF_EMU_CFG 0 0xe874 1 0 5
	OBFF_EMU_INTR_EN 0 0
regOUTSTANDING_VC_ALLOC 0 0xe803 12 0 5
	DMA_OUTSTANDING_VC0_ALLOC 0 1
	DMA_OUTSTANDING_VC1_ALLOC 2 3
	DMA_OUTSTANDING_VC2_ALLOC 4 5
	DMA_OUTSTANDING_VC3_ALLOC 6 7
	DMA_OUTSTANDING_VC4_ALLOC 8 9
	DMA_OUTSTANDING_VC5_ALLOC 10 11
	DMA_OUTSTANDING_VC6_ALLOC 12 13
	DMA_OUTSTANDING_VC7_ALLOC 14 15
	DMA_OUTSTANDING_THRD 16 19
	HST_OUTSTANDING_VC0_ALLOC 24 25
	HST_OUTSTANDING_VC1_ALLOC 26 27
	HST_OUTSTANDING_THRD 28 31
regPARITY_CONTROL_0 0 0xe88000 2 0 5
	ParityCorrThreshold 0 15
	ParityUCPThreshold 16 31
regPARITY_CONTROL_1 0 0xe88001 6 0 5
	ParityErrGenGroupSel 0 7
	ParityErrGenGroupTypeSel 8 8
	ParityErrGenIdSel 11 15
	ParityErrGenCmd 16 19
	ParityErrGenTrigger 30 30
	ParityErrGenInjectAllow 31 31
regPARITY_SEVERITY_CONTROL_CORR_0 0 0xe88004 9 0 5
	ParityErrSevCorrGrp0 0 1
	ParityErrSevCorrGrp1 2 3
	ParityErrSevCorrGrp2 4 5
	ParityErrSevCorrGrp3 6 7
	ParityErrSevCorrGrp4 8 9
	ParityErrSevCorrGrp5 10 11
	ParityErrSevCorrGrp6 12 13
	ParityErrSevCorrGrp7 14 15
	ParityErrSevCorrGrp8 16 17
regPARITY_SEVERITY_CONTROL_UCP_0 0 0xe88006 9 0 5
	ParityErrSevUCPGrp0 0 1
	ParityErrSevUCPGrp1 2 3
	ParityErrSevUCPGrp2 4 5
	ParityErrSevUCPGrp3 6 7
	ParityErrSevUCPGrp4 8 9
	ParityErrSevUCPGrp5 10 11
	ParityErrSevUCPGrp6 12 13
	ParityErrSevUCPGrp7 14 15
	ParityErrSevUCPGrp8 16 17
regPARITY_SEVERITY_CONTROL_UNCORR_0 0 0xe88002 9 0 5
	ParityErrSevUnCorrGrp0 0 1
	ParityErrSevUnCorrGrp1 2 3
	ParityErrSevUnCorrGrp2 4 5
	ParityErrSevUnCorrGrp3 6 7
	ParityErrSevUnCorrGrp4 8 9
	ParityErrSevUnCorrGrp5 10 11
	ParityErrSevUnCorrGrp6 12 13
	ParityErrSevUnCorrGrp7 14 15
	ParityErrSevUnCorrGrp8 16 17
regPCIE_USB4_AL_CNTL1 0 0x420170 28 0 5
	PCIE_USB_Z10_TXAL_IDLE_IGNORE_EN 2 2
	PCIE_USB_Z10_RXAL_IDLE_IGNORE_EN 3 3
	PCIE_USB_Z10_AL_IDLE_IGNORE_EN 4 4
	PCIE_USB_Z10_TXAL_GATE_EN 5 5
	PCIE_USB_Z10_RXAL_GATE_EN 6 6
	PCIE_USB_Z10_AL_GATE_EN 7 7
	PCIE_USB_IGNORE_HW_PATH_ENABLE 9 9
	PCIE_USB_AL_IGNORE_CLK_SWITCH_EN 10 10
	PCIE_TPI_RESET_OVERRIDE_EN 11 11
	PCIE_TPI_RESET_PCIE_CIO_RST_REQ_VALUE 12 12
	PCIE_TPI_RESET_CIO_PCIE_RST_RDY_VALUE 13 13
	PCIE_TPI_RESET_READY_VALUE 14 14
	PCIE_TPI_RESET_ON_PATH_EN_DIS 15 15
	PCIE_USB_HW_PE_OVERRIDE_EN 16 16
	PCIE_USB_HW_PE_BLOCK_IN_TUNNEL_DISABLE_EN 17 17
	PCIE_USB_ALLOW_DISC_IN_SLEEP 18 18
	PCIE_USB_ALLOW_PG_IN_L23 19 19
	PCIE_USB_ALLOW_PG_IN_PE_DIS 20 20
	PCIE_USB_AL_TXCLK_UNGATE_DIS 21 21
	PCIE_USB_ALLOW_RECONFIG_ON_PE 23 23
	PCIE_USB_FORCE_AL_RECONFIG_ACK 24 24
	PCIE_USB_RECONFIG_IGNORE_AL 25 25
	PCIE_TPI_RESET_ON_RECONFIG_EN 26 26
	PCIE_USB_PARTIAL_DISC_EN 27 27
	PCIE_TPI_RESET_ON_LOW_CHECK_DIS 28 28
	PCIE_USB_AL_MNTR_WAKE_REQ_DIS 29 29
	PCIE_USB_BYPASS_PCS_HOLD 30 30
	PCIE_CIO_PART_CONN_EN 31 31
regPCIE_USB4_AL_CNTL2 0 0x420171 10 0 5
	PCIE_USB_AL_PG_IGNORE_SIDEBAND 0 7
	PCIE_USB_PG_HT_CHECK_AL_DIS 8 8
	PCIE_USB_PG_IGNORE_HT 9 9
	PCIE_AL_TPI_RESET_HANDSHAKE_DIS 10 10
	PCIE_AL_RXAL_RESET_HANDSHAKE_DIS 11 11
	PCIE_AL_TXAL_RESET_HANDSHAKE_DIS 12 12
	PCIE_TPI_RESET_BLOCK_TXAL_EN 14 14
	PCIE_TXAL_LOCAL_RESET_EN 15 15
	PCIE_TXAL_PERST_INACT_INIT_BY_TPIRST_EN 16 16
	PCIE_USB4_ALL_CLKREQ_IDLE_NODELAY_AL_TEARDOWN_COMPLETE_EN 17 17
regPCIE_USB4_AL_HYSTERESIS 0 0x420172 3 0 5
	PCIE_CIO_RESET_HYSTERESIS 0 7
	PCIE_CIO_INIT_HYSTERESIS 8 15
	PCIE_CIO_TEARDOWN_HYSTERESIS 16 23
regPCIE_USB4_AL_HYSTERESIS_2 0 0x420173 3 0 5
	PCIE_USB_RXAL_RESET_HYSTERESIS 8 15
	PCIE_USB_TXAL_IDLE_HYSTERESIS 16 23
	PCIE_USB_RXAL_IDLE_HYSTERESIS 24 31
regPCIE_USB4_ERR_CNTL5 0 0x420178 1 0 5
	PCIE_USB_RXAL_ERR_RECORD_MODE 0 0
regPCIE_USB4_LC_CNTL1 0 0x420179 1 0 5
	PCIE_USB_ROUTER_CLEAR_PATH_MODE 0 0
regPCIE_USB4_RXAL_CNTL1 0 0x420168 13 0 5
	PCIE_USB_RXAL_DLLP_TLP_DECODE_EN 0 0
	PCIE_USB_RXEI_WAIT_RXAL_EMPTY_EN 1 1
	PCIE_USB_RXEI_WAIT_RXAL_IDLE_EN 2 2
	PCIE_USB_RXAL_IDLE_WAIT_FOR_TPI_RESET 3 3
	PCIE_USB_RXAL_IDLE_WAIT_FOR_PATH_ENABLE 4 4
	PCIE_USB_RXAL_FORCE_CHK_PASS 8 8
	PCIE_USB_RXAL_FORCE_SUPPID_PASS 9 9
	PCIE_USB_RXAL_FORCE_PDF_PASS 10 10
	PCIE_USB_RXAL_FORCE_LEN_PASS 11 11
	PCIE_USB_RXAL_DLLP2_EN 12 12
	PCIE_USB_RXAL_PDF_ERR_EN 13 13
	PCIE_USB_RXAL_FLUSH_ON_PE_EN 14 14
	USB_62_164_FIX_DIS 15 15
regPCIE_USB4_TXAL_CNTL1 0 0x420160 15 0 5
	PCIE_USB_TX_CREDITS 0 7
	PCIE_USB_TXAL_REQ_FLUSH_ON_PERST_EN 8 8
	PCIE_USB_TXAL_IGNORE_PERST_ON_PE 9 9
	PCIE_USB_TXAL_SAVE_OS_DATA 10 10
	PCIE_USB_TXAL_DLLP2_EN 11 11
	PCIE_USB_TXAL_CLKSW_WAIT_EN 12 12
	PCIE_USB_TXAL_PRELOAD_FIX_DIS 13 13
	PCIE_USB_TXAL_REQ_FLUSH_ON_RESET 16 16
	PCIE_USB_TXAL_TEARDOWN_FIX_DIS 17 17
	PCIE_USB_WAIT_FOR_TXAL_FLUSH_DIS 18 18
	PCIE_USB_TXAL_DLLP_REQ_HOLD_OLD 19 19
	PCIE_USB_HP_HALT_FIX_DIS 20 20
	PCIE_USB_TXAL_FLUSH_DISC_DIS 21 21
	TXAL_REQ_DROP_ON_RESET_DIS 22 22
	PCIE_USB_TXAL_TPI_FLUSH_DIS 23 23
regPCIE_VDM_CNTL2 0 0xe8408c 6 0 5
	VdmP2pMode 0 1
	MCTPT2SMUEn 4 4
	AMDVDM2SMUEn 5 5
	OtherVDM2SMUEn 6 6
	MCTPMasterValid 15 15
	MCTPMasterID 16 31
regPCIE_VDM_CNTL3 0 0xe8408d 2 0 5
	APMTPMasterValid 15 15
	APMTPMasterID 16 31
regPCIE_VDM_NODE0_CTRL4 0 0xe84064 3 0 5
	BUS_RANGE_BASE 0 7
	BUS_RANGE_LIMIT 8 15
	NODE0_PRESENT 31 31
regPSP_BASE_ADDR_HI 0 0xe840b9 1 0 5
	PSP_BASE_ADDR_HI 0 15
regPSP_BASE_ADDR_LO 0 0xe840b8 3 0 5
	PSP_MMIO_EN 0 0
	PSP_MMIO_LOCK 8 8
	PSP_BASE_ADDR_LO 20 31
regPSP_EGRESS_POISON_STATUS_HI 0 0xe88c05 32 0 5
	PSPEgressPoisonStatusHi_0 0 0
	PSPEgressPoisonStatusHi_1 1 1
	PSPEgressPoisonStatusHi_2 2 2
	PSPEgressPoisonStatusHi_3 3 3
	PSPEgressPoisonStatusHi_4 4 4
	PSPEgressPoisonStatusHi_5 5 5
	PSPEgressPoisonStatusHi_6 6 6
	PSPEgressPoisonStatusHi_7 7 7
	PSPEgressPoisonStatusHi_8 8 8
	PSPEgressPoisonStatusHi_9 9 9
	PSPEgressPoisonStatusHi_10 10 10
	PSPEgressPoisonStatusHi_11 11 11
	PSPEgressPoisonStatusHi_12 12 12
	PSPEgressPoisonStatusHi_13 13 13
	PSPEgressPoisonStatusHi_14 14 14
	PSPEgressPoisonStatusHi_15 15 15
	PSPEgressPoisonStatusHi_16 16 16
	PSPEgressPoisonStatusHi_17 17 17
	PSPEgressPoisonStatusHi_18 18 18
	PSPEgressPoisonStatusHi_19 19 19
	PSPEgressPoisonStatusHi_20 20 20
	PSPEgressPoisonStatusHi_21 21 21
	PSPEgressPoisonStatusHi_22 22 22
	PSPEgressPoisonStatusHi_23 23 23
	PSPEgressPoisonStatusHi_24 24 24
	PSPEgressPoisonStatusHi_25 25 25
	PSPEgressPoisonStatusHi_26 26 26
	PSPEgressPoisonStatusHi_27 27 27
	PSPEgressPoisonStatusHi_28 28 28
	PSPEgressPoisonStatusHi_29 29 29
	PSPEgressPoisonStatusHi_30 30 30
	PSPEgressPoisonStatusHi_31 31 31
regPSP_EGRESS_POISON_STATUS_LO 0 0xe88c04 32 0 5
	PSPEgressPoisonStatusLo_0 0 0
	PSPEgressPoisonStatusLo_1 1 1
	PSPEgressPoisonStatusLo_2 2 2
	PSPEgressPoisonStatusLo_3 3 3
	PSPEgressPoisonStatusLo_4 4 4
	PSPEgressPoisonStatusLo_5 5 5
	PSPEgressPoisonStatusLo_6 6 6
	PSPEgressPoisonStatusLo_7 7 7
	PSPEgressPoisonStatusLo_8 8 8
	PSPEgressPoisonStatusLo_9 9 9
	PSPEgressPoisonStatusLo_10 10 10
	PSPEgressPoisonStatusLo_11 11 11
	PSPEgressPoisonStatusLo_12 12 12
	PSPEgressPoisonStatusLo_13 13 13
	PSPEgressPoisonStatusLo_14 14 14
	PSPEgressPoisonStatusLo_15 15 15
	PSPEgressPoisonStatusLo_16 16 16
	PSPEgressPoisonStatusLo_17 17 17
	PSPEgressPoisonStatusLo_18 18 18
	PSPEgressPoisonStatusLo_19 19 19
	PSPEgressPoisonStatusLo_20 20 20
	PSPEgressPoisonStatusLo_21 21 21
	PSPEgressPoisonStatusLo_22 22 22
	PSPEgressPoisonStatusLo_23 23 23
	PSPEgressPoisonStatusLo_24 24 24
	PSPEgressPoisonStatusLo_25 25 25
	PSPEgressPoisonStatusLo_26 26 26
	PSPEgressPoisonStatusLo_27 27 27
	PSPEgressPoisonStatusLo_28 28 28
	PSPEgressPoisonStatusLo_29 29 29
	PSPEgressPoisonStatusLo_30 30 30
	PSPEgressPoisonStatusLo_31 31 31
regPSP_INTERNAL_POISON_STATUS 0 0xe88c02 8 0 5
	PSPIntPoisonStatus_0 0 0
	PSPIntPoisonStatus_1 1 1
	PSPIntPoisonStatus_2 2 2
	PSPIntPoisonStatus_3 3 3
	PSPIntPoisonStatus_4 4 4
	PSPIntPoisonStatus_5 5 5
	PSPIntPoisonStatus_6 6 6
	PSPIntPoisonStatus_7 7 7
regRAS_SCRATCH_0 0 0xe88039 1 0 5
	SCRATCH_0 0 31
regRAS_SCRATCH_1 0 0xe8803a 1 0 5
	SCRATCH_1 0 31
regRCC_DEV0_EPF0_0_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_0_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_1_RCC_CONFIG_MEMSIZE 0 0x2ffc0de3 1 0 5
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_1_RCC_DOORBELL_APER_EN 0 0x2ffc0de0 1 0 5
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF5_STRAP4 0 0xd284 6 0 5
	STRAP_ATOMIC_64BIT_EN_DEV0_F5 20 20
	STRAP_ATOMIC_EN_DEV0_F5 21 21
	STRAP_FLR_EN_DEV0_F5 22 22
	STRAP_PME_SUPPORT_DEV0_F5 23 27
	STRAP_INTERRUPT_PIN_DEV0_F5 28 30
	STRAP_AUXPWR_SUPPORT_DEV0_F5 31 31
regRCC_DWNP_DEV0_0_LTR_MSG_INFO_FROM_EP 0 0xc47a 1 0 5
	LTR_MSG_INFO_FROM_EP 0 31
regRCC_DWNP_DEV0_0_PCIE_ERR_CNTL 0 0xc475 5 0 5
	ERR_REPORTING_DIS 0 0
	SEND_ERR_MSG_IMMEDIATELY 17 17
	ERR_CORR_RCVD_CLR 18 18
	NONFATAL_ERR_RCVD_CLR 19 19
	FATAL_ERR_RCVD_CLR 20 20
regRCC_DWNP_DEV0_0_PCIE_LC_CNTL2 0 0xc478 2 0 5
	DL_STATE_CHANGED_NOTIFICATION_DIS 0 0
	LC_LINK_BW_NOTIFICATION_DIS 27 27
regRCC_DWNP_DEV0_0_PCIE_LC_SPEED_CNTL 0 0xc477 0 0 5
regRCC_DWNP_DEV0_0_PCIE_RX_CNTL 0 0xc476 5 0 5
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR_DN 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR_DN 21 21
	RX_RCB_FLR_TIMEOUT_DIS 27 27
regRCC_DWNP_DEV0_1_LTR_MSG_INFO_FROM_EP 0 0x8d81 1 0 5
	LTR_MSG_INFO_FROM_EP 0 31
regRCC_DWNP_DEV0_1_PCIE_ERR_CNTL 0 0x8d7c 5 0 5
	ERR_REPORTING_DIS 0 0
	SEND_ERR_MSG_IMMEDIATELY 17 17
	ERR_CORR_RCVD_CLR 18 18
	NONFATAL_ERR_RCVD_CLR 19 19
	FATAL_ERR_RCVD_CLR 20 20
regRCC_DWNP_DEV0_1_PCIE_LC_CNTL2 0 0x8d7f 2 0 5
	DL_STATE_CHANGED_NOTIFICATION_DIS 0 0
	LC_LINK_BW_NOTIFICATION_DIS 27 27
regRCC_DWNP_DEV0_1_PCIE_LC_SPEED_CNTL 0 0x8d7e 0 0 5
regRCC_DWNP_DEV0_1_PCIE_RX_CNTL 0 0x8d7d 5 0 5
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR_DN 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR_DN 21 21
	RX_RCB_FLR_TIMEOUT_DIS 27 27
regRCC_DWNP_DEV0_2_LTR_MSG_INFO_FROM_EP 0 0x61 1 0 2
	LTR_MSG_INFO_FROM_EP 0 31
regRCC_DWNP_DEV0_2_PCIE_ERR_CNTL 0 0x5c 5 0 2
	ERR_REPORTING_DIS 0 0
	SEND_ERR_MSG_IMMEDIATELY 17 17
	ERR_CORR_RCVD_CLR 18 18
	NONFATAL_ERR_RCVD_CLR 19 19
	FATAL_ERR_RCVD_CLR 20 20
regRCC_DWNP_DEV0_2_PCIE_LC_CNTL2 0 0x5f 2 0 2
	DL_STATE_CHANGED_NOTIFICATION_DIS 0 0
	LC_LINK_BW_NOTIFICATION_DIS 27 27
regRCC_DWNP_DEV0_2_PCIE_LC_SPEED_CNTL 0 0x5e 0 0 2
regRCC_DWNP_DEV0_2_PCIE_RX_CNTL 0 0x5d 5 0 2
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR_DN 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR_DN 21 21
	RX_RCB_FLR_TIMEOUT_DIS 27 27
regRCC_DWNP_DEV0_3_LTR_MSG_INFO_FROM_EP 0 0x2ffc0d81 1 0 5
	LTR_MSG_INFO_FROM_EP 0 31
regRCC_DWNP_DEV0_3_PCIE_ERR_CNTL 0 0x2ffc0d7c 5 0 5
	ERR_REPORTING_DIS 0 0
	SEND_ERR_MSG_IMMEDIATELY 17 17
	ERR_CORR_RCVD_CLR 18 18
	NONFATAL_ERR_RCVD_CLR 19 19
	FATAL_ERR_RCVD_CLR 20 20
regRCC_DWNP_DEV0_3_PCIE_LC_CNTL2 0 0x2ffc0d7f 2 0 5
	DL_STATE_CHANGED_NOTIFICATION_DIS 0 0
	LC_LINK_BW_NOTIFICATION_DIS 27 27
regRCC_DWNP_DEV0_3_PCIE_LC_SPEED_CNTL 0 0x2ffc0d7e 0 0 5
regRCC_DWNP_DEV0_3_PCIE_RX_CNTL 0 0x2ffc0d7d 5 0 5
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR_DN 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR_DN 21 21
	RX_RCB_FLR_TIMEOUT_DIS 27 27
regRCC_DWNP_DEV1_LTR_MSG_INFO_FROM_EP 0 0xc4fa 1 0 5
	LTR_MSG_INFO_FROM_EP 0 31
regRCC_DWNP_DEV1_PCIE_ERR_CNTL 0 0xc4f5 5 0 5
	ERR_REPORTING_DIS 0 0
	SEND_ERR_MSG_IMMEDIATELY 17 17
	ERR_CORR_RCVD_CLR 18 18
	NONFATAL_ERR_RCVD_CLR 19 19
	FATAL_ERR_RCVD_CLR 20 20
regRCC_DWNP_DEV1_PCIE_LC_CNTL2 0 0xc4f8 2 0 5
	DL_STATE_CHANGED_NOTIFICATION_DIS 0 0
	LC_LINK_BW_NOTIFICATION_DIS 27 27
regRCC_DWNP_DEV1_PCIE_LC_SPEED_CNTL 0 0xc4f7 0 0 5
regRCC_DWNP_DEV1_PCIE_RX_CNTL 0 0xc4f6 5 0 5
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR_DN 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR_DN 21 21
	RX_RCB_FLR_TIMEOUT_DIS 27 27
regRCC_DWNP_DEV2_LTR_MSG_INFO_FROM_EP 0 0xc57a 1 0 5
	LTR_MSG_INFO_FROM_EP 0 31
regRCC_DWNP_DEV2_PCIE_ERR_CNTL 0 0xc575 5 0 5
	ERR_REPORTING_DIS 0 0
	SEND_ERR_MSG_IMMEDIATELY 17 17
	ERR_CORR_RCVD_CLR 18 18
	NONFATAL_ERR_RCVD_CLR 19 19
	FATAL_ERR_RCVD_CLR 20 20
regRCC_DWNP_DEV2_PCIE_LC_CNTL2 0 0xc578 2 0 5
	DL_STATE_CHANGED_NOTIFICATION_DIS 0 0
	LC_LINK_BW_NOTIFICATION_DIS 27 27
regRCC_DWNP_DEV2_PCIE_LC_SPEED_CNTL 0 0xc577 0 0 5
regRCC_DWNP_DEV2_PCIE_RX_CNTL 0 0xc576 5 0 5
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR_DN 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR_DN 21 21
	RX_RCB_FLR_TIMEOUT_DIS 27 27
regRCC_DWN_DEV0_0_DN_PCIE_BUS_CNTL 0 0xc46e 2 0 5
	IMMEDIATE_PMI_DIS 7 7
	AER_CPL_TIMEOUT_RO_DIS_SWDN 8 8
regRCC_DWN_DEV0_0_DN_PCIE_CFG_CNTL 0 0xc46f 5 0 5
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_DWN_DEV0_0_DN_PCIE_CNTL 0 0xc46b 3 0 5
	HWINIT_WR_LOCK 0 0
	UR_ERR_REPORT_DIS_DN 7 7
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_DWN_DEV0_0_DN_PCIE_CONFIG_CNTL 0 0xc46c 1 0 5
	CI_EXTENDED_TAG_EN_OVERRIDE 25 26
regRCC_DWN_DEV0_0_DN_PCIE_RESERVED 0 0xc468 1 0 5
	PCIE_RESERVED 0 31
regRCC_DWN_DEV0_0_DN_PCIE_RX_CNTL2 0 0xc46d 1 0 5
	FLR_EXTEND_MODE 28 30
regRCC_DWN_DEV0_0_DN_PCIE_SCRATCH 0 0xc469 1 0 5
	PCIE_SCRATCH 0 31
regRCC_DWN_DEV0_1_DN_PCIE_BUS_CNTL 0 0x8d76 2 0 5
	IMMEDIATE_PMI_DIS 7 7
	AER_CPL_TIMEOUT_RO_DIS_SWDN 8 8
regRCC_DWN_DEV0_1_DN_PCIE_CFG_CNTL 0 0x8d77 5 0 5
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_DWN_DEV0_1_DN_PCIE_CNTL 0 0x8d73 3 0 5
	HWINIT_WR_LOCK 0 0
	UR_ERR_REPORT_DIS_DN 7 7
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_DWN_DEV0_1_DN_PCIE_CONFIG_CNTL 0 0x8d74 1 0 5
	CI_EXTENDED_TAG_EN_OVERRIDE 25 26
regRCC_DWN_DEV0_1_DN_PCIE_RESERVED 0 0x8d70 1 0 5
	PCIE_RESERVED 0 31
regRCC_DWN_DEV0_1_DN_PCIE_RX_CNTL2 0 0x8d75 1 0 5
	FLR_EXTEND_MODE 28 30
regRCC_DWN_DEV0_1_DN_PCIE_SCRATCH 0 0x8d71 1 0 5
	PCIE_SCRATCH 0 31
regRCC_DWN_DEV0_2_DN_PCIE_BUS_CNTL 0 0x56 2 0 2
	IMMEDIATE_PMI_DIS 7 7
	AER_CPL_TIMEOUT_RO_DIS_SWDN 8 8
regRCC_DWN_DEV0_2_DN_PCIE_CFG_CNTL 0 0x57 5 0 2
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_DWN_DEV0_2_DN_PCIE_CNTL 0 0x53 3 0 2
	HWINIT_WR_LOCK 0 0
	UR_ERR_REPORT_DIS_DN 7 7
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_DWN_DEV0_2_DN_PCIE_CONFIG_CNTL 0 0x54 1 0 2
	CI_EXTENDED_TAG_EN_OVERRIDE 25 26
regRCC_DWN_DEV0_2_DN_PCIE_RESERVED 0 0x50 1 0 2
	PCIE_RESERVED 0 31
regRCC_DWN_DEV0_2_DN_PCIE_RX_CNTL2 0 0x55 1 0 2
	FLR_EXTEND_MODE 28 30
regRCC_DWN_DEV0_2_DN_PCIE_SCRATCH 0 0x51 1 0 2
	PCIE_SCRATCH 0 31
regRCC_DWN_DEV0_3_DN_PCIE_BUS_CNTL 0 0x2ffc0d76 2 0 5
	IMMEDIATE_PMI_DIS 7 7
	AER_CPL_TIMEOUT_RO_DIS_SWDN 8 8
regRCC_DWN_DEV0_3_DN_PCIE_CFG_CNTL 0 0x2ffc0d77 5 0 5
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_DWN_DEV0_3_DN_PCIE_CNTL 0 0x2ffc0d73 3 0 5
	HWINIT_WR_LOCK 0 0
	UR_ERR_REPORT_DIS_DN 7 7
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_DWN_DEV0_3_DN_PCIE_CONFIG_CNTL 0 0x2ffc0d74 1 0 5
	CI_EXTENDED_TAG_EN_OVERRIDE 25 26
regRCC_DWN_DEV0_3_DN_PCIE_RESERVED 0 0x2ffc0d70 1 0 5
	PCIE_RESERVED 0 31
regRCC_DWN_DEV0_3_DN_PCIE_RX_CNTL2 0 0x2ffc0d75 1 0 5
	FLR_EXTEND_MODE 28 30
regRCC_DWN_DEV0_3_DN_PCIE_SCRATCH 0 0x2ffc0d71 1 0 5
	PCIE_SCRATCH 0 31
regRCC_DWN_DEV1_DN_PCIE_BUS_CNTL 0 0xc4ee 2 0 5
	IMMEDIATE_PMI_DIS 7 7
	AER_CPL_TIMEOUT_RO_DIS_SWDN 8 8
regRCC_DWN_DEV1_DN_PCIE_CFG_CNTL 0 0xc4ef 5 0 5
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_DWN_DEV1_DN_PCIE_CNTL 0 0xc4eb 3 0 5
	HWINIT_WR_LOCK 0 0
	UR_ERR_REPORT_DIS_DN 7 7
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_DWN_DEV1_DN_PCIE_CONFIG_CNTL 0 0xc4ec 1 0 5
	CI_EXTENDED_TAG_EN_OVERRIDE 25 26
regRCC_DWN_DEV1_DN_PCIE_RESERVED 0 0xc4e8 1 0 5
	PCIE_RESERVED 0 31
regRCC_DWN_DEV1_DN_PCIE_RX_CNTL2 0 0xc4ed 1 0 5
	FLR_EXTEND_MODE 28 30
regRCC_DWN_DEV1_DN_PCIE_SCRATCH 0 0xc4e9 1 0 5
	PCIE_SCRATCH 0 31
regRCC_DWN_DEV2_DN_PCIE_BUS_CNTL 0 0xc56e 2 0 5
	IMMEDIATE_PMI_DIS 7 7
	AER_CPL_TIMEOUT_RO_DIS_SWDN 8 8
regRCC_DWN_DEV2_DN_PCIE_CFG_CNTL 0 0xc56f 5 0 5
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_DWN_DEV2_DN_PCIE_CNTL 0 0xc56b 3 0 5
	HWINIT_WR_LOCK 0 0
	UR_ERR_REPORT_DIS_DN 7 7
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_DWN_DEV2_DN_PCIE_CONFIG_CNTL 0 0xc56c 1 0 5
	CI_EXTENDED_TAG_EN_OVERRIDE 25 26
regRCC_DWN_DEV2_DN_PCIE_RESERVED 0 0xc568 1 0 5
	PCIE_RESERVED 0 31
regRCC_DWN_DEV2_DN_PCIE_RX_CNTL2 0 0xc56d 1 0 5
	FLR_EXTEND_MODE 28 30
regRCC_DWN_DEV2_DN_PCIE_SCRATCH 0 0xc569 1 0 5
	PCIE_SCRATCH 0 31
regRCC_EP_DEV0_0_EP_PCIEP_RESERVED 0 0xc45d 1 0 5
	PCIEP_RESERVED 0 31
regRCC_EP_DEV0_0_EP_PCIE_BUS_CNTL 0 0xc452 1 0 5
	IMMEDIATE_PMI_DIS 7 7
regRCC_EP_DEV0_0_EP_PCIE_CFG_CNTL 0 0xc453 5 0 5
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_EP_DEV0_0_EP_PCIE_CNTL 0 0xc44e 3 0 5
	UR_ERR_REPORT_DIS 7 7
	PCIE_MALFORM_ATOMIC_OPS 8 8
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_EP_DEV0_0_EP_PCIE_ERR_CNTL 0 0xc461 2 0 5
	ERR_REPORTING_DIS 0 0
	SEND_ERR_MSG_IMMEDIATELY 17 17
regRCC_EP_DEV0_0_EP_PCIE_F0_DPA_CAP 0 0xc457 4 0 5
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regRCC_EP_DEV0_0_EP_PCIE_F0_DPA_CNTL 0 0xc458 2 0 5
	SUBSTATE_STATUS 0 4
	DPA_COMPLIANCE_MODE 8 8
regRCC_EP_DEV0_0_EP_PCIE_F0_DPA_LATENCY_INDICATOR 0 0xc458 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regRCC_EP_DEV0_0_EP_PCIE_INT_CNTL 0 0xc44f 6 0 5
	CORR_ERR_INT_EN 0 0
	NON_FATAL_ERR_INT_EN 1 1
	FATAL_ERR_INT_EN 2 2
	USR_DETECTED_INT_EN 3 3
	MISC_ERR_INT_EN 4 4
	POWER_STATE_CHG_INT_EN 6 6
regRCC_EP_DEV0_0_EP_PCIE_INT_STATUS 0 0xc450 7 0 5
	CORR_ERR_INT_STATUS 0 0
	NON_FATAL_ERR_INT_STATUS 1 1
	FATAL_ERR_INT_STATUS 2 2
	USR_DETECTED_INT_STATUS 3 3
	MISC_ERR_INT_STATUS 4 4
	POWER_STATE_CHG_INT_STATUS 6 6
	POWER_STATE_CHG_INT_STATUS_F0 7 7
regRCC_EP_DEV0_0_EP_PCIE_LC_SPEED_CNTL 0 0xc463 0 0 5
regRCC_EP_DEV0_0_EP_PCIE_PME_CONTROL 0 0xc45c 1 0 5
	PME_SERVICE_TIMER 0 4
regRCC_EP_DEV0_0_EP_PCIE_RX_CNTL 0 0xc462 8 0 5
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR 21 21
	RX_IGNORE_MAXPREFIX_ERR 22 22
	RX_IGNORE_INVALIDPASID_ERR 24 24
	RX_IGNORE_NOT_PASID_UR 25 25
	RX_TPH_DIS 26 26
regRCC_EP_DEV0_0_EP_PCIE_RX_CNTL2 0 0xc451 1 0 5
	RX_IGNORE_EP_INVALIDPASID_UR 0 0
regRCC_EP_DEV0_0_EP_PCIE_SCRATCH 0 0xc44c 1 0 5
	PCIE_SCRATCH 0 31
regRCC_EP_DEV0_0_EP_PCIE_TX_CNTL 0 0xc45f 5 0 5
	TX_SNR_OVERRIDE 10 11
	TX_RO_OVERRIDE 12 13
	TX_F0_TPH_DIS 24 24
	TX_F1_TPH_DIS 25 25
	TX_F2_TPH_DIS 26 26
regRCC_EP_DEV0_0_EP_PCIE_TX_LTR_CNTL 0 0xc454 10 0 5
	LTR_PRIV_S_SHORT_VALUE 0 2
	LTR_PRIV_S_LONG_VALUE 3 5
	LTR_PRIV_S_REQUIREMENT 6 6
	LTR_PRIV_NS_SHORT_VALUE 7 9
	LTR_PRIV_NS_LONG_VALUE 10 12
	LTR_PRIV_NS_REQUIREMENT 13 13
	LTR_PRIV_MSG_DIS_IN_PM_NON_D0 14 14
	LTR_PRIV_RST_LTR_IN_DL_DOWN 15 15
	TX_CHK_FC_FOR_L1 16 16
	LTR_DSTATE_USING_WDATA_EN 17 17
regRCC_EP_DEV0_0_EP_PCIE_TX_REQUESTER_ID 0 0xc460 3 0 5
	TX_REQUESTER_ID_FUNCTION 0 2
	TX_REQUESTER_ID_DEVICE 3 7
	TX_REQUESTER_ID_BUS 8 15
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 0 0xc458 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 0 0xc459 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 0 0xc459 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 0 0xc459 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 0 0xc459 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 0 0xc45a 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 0 0xc45a 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 0 0xc45a 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_0 0 0x8d60 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_1 0 0x8d60 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_2 0 0x8d60 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_3 0 0x8d60 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_4 0 0x8d61 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_5 0 0x8d61 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_6 0 0x8d61 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_7 0 0x8d61 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_EP_PCIEP_RESERVED 0 0x8d69 1 0 5
	PCIEP_RESERVED 0 31
regRCC_EP_DEV0_1_EP_PCIE_BUS_CNTL 0 0x8d5c 1 0 5
	IMMEDIATE_PMI_DIS 7 7
regRCC_EP_DEV0_1_EP_PCIE_CFG_CNTL 0 0x8d5d 5 0 5
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_EP_DEV0_1_EP_PCIE_CNTL 0 0x8d58 3 0 5
	UR_ERR_REPORT_DIS 7 7
	PCIE_MALFORM_ATOMIC_OPS 8 8
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_EP_DEV0_1_EP_PCIE_ERR_CNTL 0 0x8d6d 2 0 5
	ERR_REPORTING_DIS 0 0
	SEND_ERR_MSG_IMMEDIATELY 17 17
regRCC_EP_DEV0_1_EP_PCIE_F0_DPA_CAP 0 0x8d65 4 0 5
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regRCC_EP_DEV0_1_EP_PCIE_F0_DPA_CNTL 0 0x8d66 2 0 5
	SUBSTATE_STATUS 0 4
	DPA_COMPLIANCE_MODE 8 8
regRCC_EP_DEV0_1_EP_PCIE_F0_DPA_LATENCY_INDICATOR 0 0x8d66 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regRCC_EP_DEV0_1_EP_PCIE_INT_CNTL 0 0x8d59 6 0 5
	CORR_ERR_INT_EN 0 0
	NON_FATAL_ERR_INT_EN 1 1
	FATAL_ERR_INT_EN 2 2
	USR_DETECTED_INT_EN 3 3
	MISC_ERR_INT_EN 4 4
	POWER_STATE_CHG_INT_EN 6 6
regRCC_EP_DEV0_1_EP_PCIE_INT_STATUS 0 0x8d5a 7 0 5
	CORR_ERR_INT_STATUS 0 0
	NON_FATAL_ERR_INT_STATUS 1 1
	FATAL_ERR_INT_STATUS 2 2
	USR_DETECTED_INT_STATUS 3 3
	MISC_ERR_INT_STATUS 4 4
	POWER_STATE_CHG_INT_STATUS 6 6
	POWER_STATE_CHG_INT_STATUS_F0 7 7
regRCC_EP_DEV0_1_EP_PCIE_LC_SPEED_CNTL 0 0x8d6f 0 0 5
regRCC_EP_DEV0_1_EP_PCIE_PME_CONTROL 0 0x8d68 1 0 5
	PME_SERVICE_TIMER 0 4
regRCC_EP_DEV0_1_EP_PCIE_RX_CNTL 0 0x8d6e 8 0 5
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR 21 21
	RX_IGNORE_MAXPREFIX_ERR 22 22
	RX_IGNORE_INVALIDPASID_ERR 24 24
	RX_IGNORE_NOT_PASID_UR 25 25
	RX_TPH_DIS 26 26
regRCC_EP_DEV0_1_EP_PCIE_RX_CNTL2 0 0x8d5b 1 0 5
	RX_IGNORE_EP_INVALIDPASID_UR 0 0
regRCC_EP_DEV0_1_EP_PCIE_SCRATCH 0 0x8d56 1 0 5
	PCIE_SCRATCH 0 31
regRCC_EP_DEV0_1_EP_PCIE_TX_CNTL 0 0x8d6b 5 0 5
	TX_SNR_OVERRIDE 10 11
	TX_RO_OVERRIDE 12 13
	TX_F0_TPH_DIS 24 24
	TX_F1_TPH_DIS 25 25
	TX_F2_TPH_DIS 26 26
regRCC_EP_DEV0_1_EP_PCIE_TX_LTR_CNTL 0 0x8d5f 10 0 5
	LTR_PRIV_S_SHORT_VALUE 0 2
	LTR_PRIV_S_LONG_VALUE 3 5
	LTR_PRIV_S_REQUIREMENT 6 6
	LTR_PRIV_NS_SHORT_VALUE 7 9
	LTR_PRIV_NS_LONG_VALUE 10 12
	LTR_PRIV_NS_REQUIREMENT 13 13
	LTR_PRIV_MSG_DIS_IN_PM_NON_D0 14 14
	LTR_PRIV_RST_LTR_IN_DL_DOWN 15 15
	TX_CHK_FC_FOR_L1 16 16
	LTR_DSTATE_USING_WDATA_EN 17 17
regRCC_EP_DEV0_1_EP_PCIE_TX_REQUESTER_ID 0 0x8d6c 3 0 5
	TX_REQUESTER_ID_FUNCTION 0 2
	TX_REQUESTER_ID_DEVICE 3 7
	TX_REQUESTER_ID_BUS 8 15
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 0 0x8d66 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 0 0x8d67 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 0 0x8d67 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 0 0x8d67 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 0 0x8d67 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 0 0x8d68 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 0 0x8d68 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 0 0x8d68 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_0 0 0x40 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_1 0 0x40 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_2 0 0x40 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_3 0 0x40 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_4 0 0x41 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_5 0 0x41 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_6 0 0x41 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_7 0 0x41 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_EP_PCIEP_RESERVED 0 0x49 1 0 2
	PCIEP_RESERVED 0 31
regRCC_EP_DEV0_2_EP_PCIE_BUS_CNTL 0 0x3c 1 0 2
	IMMEDIATE_PMI_DIS 7 7
regRCC_EP_DEV0_2_EP_PCIE_CFG_CNTL 0 0x3d 5 0 2
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_EP_DEV0_2_EP_PCIE_CNTL 0 0x38 3 0 2
	UR_ERR_REPORT_DIS 7 7
	PCIE_MALFORM_ATOMIC_OPS 8 8
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_EP_DEV0_2_EP_PCIE_ERR_CNTL 0 0x4d 2 0 2
	ERR_REPORTING_DIS 0 0
	SEND_ERR_MSG_IMMEDIATELY 17 17
regRCC_EP_DEV0_2_EP_PCIE_F0_DPA_CAP 0 0x45 4 0 2
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regRCC_EP_DEV0_2_EP_PCIE_F0_DPA_CNTL 0 0x46 2 0 2
	SUBSTATE_STATUS 0 4
	DPA_COMPLIANCE_MODE 8 8
regRCC_EP_DEV0_2_EP_PCIE_F0_DPA_LATENCY_INDICATOR 0 0x46 1 0 2
	TRANS_LAT_INDICATOR_BITS 0 7
regRCC_EP_DEV0_2_EP_PCIE_INT_CNTL 0 0x39 6 0 2
	CORR_ERR_INT_EN 0 0
	NON_FATAL_ERR_INT_EN 1 1
	FATAL_ERR_INT_EN 2 2
	USR_DETECTED_INT_EN 3 3
	MISC_ERR_INT_EN 4 4
	POWER_STATE_CHG_INT_EN 6 6
regRCC_EP_DEV0_2_EP_PCIE_INT_STATUS 0 0x3a 7 0 2
	CORR_ERR_INT_STATUS 0 0
	NON_FATAL_ERR_INT_STATUS 1 1
	FATAL_ERR_INT_STATUS 2 2
	USR_DETECTED_INT_STATUS 3 3
	MISC_ERR_INT_STATUS 4 4
	POWER_STATE_CHG_INT_STATUS 6 6
	POWER_STATE_CHG_INT_STATUS_F0 7 7
regRCC_EP_DEV0_2_EP_PCIE_LC_SPEED_CNTL 0 0x4f 0 0 2
regRCC_EP_DEV0_2_EP_PCIE_PME_CONTROL 0 0x48 1 0 2
	PME_SERVICE_TIMER 0 4
regRCC_EP_DEV0_2_EP_PCIE_RX_CNTL 0 0x4e 8 0 2
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR 21 21
	RX_IGNORE_MAXPREFIX_ERR 22 22
	RX_IGNORE_INVALIDPASID_ERR 24 24
	RX_IGNORE_NOT_PASID_UR 25 25
	RX_TPH_DIS 26 26
regRCC_EP_DEV0_2_EP_PCIE_RX_CNTL2 0 0x3b 1 0 2
	RX_IGNORE_EP_INVALIDPASID_UR 0 0
regRCC_EP_DEV0_2_EP_PCIE_SCRATCH 0 0x36 1 0 2
	PCIE_SCRATCH 0 31
regRCC_EP_DEV0_2_EP_PCIE_TX_CNTL 0 0x4b 5 0 2
	TX_SNR_OVERRIDE 10 11
	TX_RO_OVERRIDE 12 13
	TX_F0_TPH_DIS 24 24
	TX_F1_TPH_DIS 25 25
	TX_F2_TPH_DIS 26 26
regRCC_EP_DEV0_2_EP_PCIE_TX_LTR_CNTL 0 0x3f 10 0 2
	LTR_PRIV_S_SHORT_VALUE 0 2
	LTR_PRIV_S_LONG_VALUE 3 5
	LTR_PRIV_S_REQUIREMENT 6 6
	LTR_PRIV_NS_SHORT_VALUE 7 9
	LTR_PRIV_NS_LONG_VALUE 10 12
	LTR_PRIV_NS_REQUIREMENT 13 13
	LTR_PRIV_MSG_DIS_IN_PM_NON_D0 14 14
	LTR_PRIV_RST_LTR_IN_DL_DOWN 15 15
	TX_CHK_FC_FOR_L1 16 16
	LTR_DSTATE_USING_WDATA_EN 17 17
regRCC_EP_DEV0_2_EP_PCIE_TX_REQUESTER_ID 0 0x4c 3 0 2
	TX_REQUESTER_ID_FUNCTION 0 2
	TX_REQUESTER_ID_DEVICE 3 7
	TX_REQUESTER_ID_BUS 8 15
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 0 0x46 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 0 0x47 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 0 0x47 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 0 0x47 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 0 0x47 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 0 0x48 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 0 0x48 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 0 0x48 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_0 0 0x2ffc0d60 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_1 0 0x2ffc0d60 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_2 0 0x2ffc0d60 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_3 0 0x2ffc0d60 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_4 0 0x2ffc0d61 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_5 0 0x2ffc0d61 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_6 0 0x2ffc0d61 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_7 0 0x2ffc0d61 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_3_EP_PCIEP_RESERVED 0 0x2ffc0d69 1 0 5
	PCIEP_RESERVED 0 31
regRCC_EP_DEV0_3_EP_PCIE_BUS_CNTL 0 0x2ffc0d5c 1 0 5
	IMMEDIATE_PMI_DIS 7 7
regRCC_EP_DEV0_3_EP_PCIE_CFG_CNTL 0 0x2ffc0d5d 5 0 5
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_EP_DEV0_3_EP_PCIE_CNTL 0 0x2ffc0d58 3 0 5
	UR_ERR_REPORT_DIS 7 7
	PCIE_MALFORM_ATOMIC_OPS 8 8
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_EP_DEV0_3_EP_PCIE_ERR_CNTL 0 0x2ffc0d6d 2 0 5
	ERR_REPORTING_DIS 0 0
	SEND_ERR_MSG_IMMEDIATELY 17 17
regRCC_EP_DEV0_3_EP_PCIE_F0_DPA_CAP 0 0x2ffc0d65 4 0 5
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regRCC_EP_DEV0_3_EP_PCIE_F0_DPA_CNTL 0 0x2ffc0d66 2 0 5
	SUBSTATE_STATUS 0 4
	DPA_COMPLIANCE_MODE 8 8
regRCC_EP_DEV0_3_EP_PCIE_F0_DPA_LATENCY_INDICATOR 0 0x2ffc0d66 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regRCC_EP_DEV0_3_EP_PCIE_INT_CNTL 0 0x2ffc0d59 6 0 5
	CORR_ERR_INT_EN 0 0
	NON_FATAL_ERR_INT_EN 1 1
	FATAL_ERR_INT_EN 2 2
	USR_DETECTED_INT_EN 3 3
	MISC_ERR_INT_EN 4 4
	POWER_STATE_CHG_INT_EN 6 6
regRCC_EP_DEV0_3_EP_PCIE_INT_STATUS 0 0x2ffc0d5a 7 0 5
	CORR_ERR_INT_STATUS 0 0
	NON_FATAL_ERR_INT_STATUS 1 1
	FATAL_ERR_INT_STATUS 2 2
	USR_DETECTED_INT_STATUS 3 3
	MISC_ERR_INT_STATUS 4 4
	POWER_STATE_CHG_INT_STATUS 6 6
	POWER_STATE_CHG_INT_STATUS_F0 7 7
regRCC_EP_DEV0_3_EP_PCIE_LC_SPEED_CNTL 0 0x2ffc0d6f 0 0 5
regRCC_EP_DEV0_3_EP_PCIE_PME_CONTROL 0 0x2ffc0d68 1 0 5
	PME_SERVICE_TIMER 0 4
regRCC_EP_DEV0_3_EP_PCIE_RX_CNTL 0 0x2ffc0d6e 8 0 5
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR 21 21
	RX_IGNORE_MAXPREFIX_ERR 22 22
	RX_IGNORE_INVALIDPASID_ERR 24 24
	RX_IGNORE_NOT_PASID_UR 25 25
	RX_TPH_DIS 26 26
regRCC_EP_DEV0_3_EP_PCIE_RX_CNTL2 0 0x2ffc0d5b 1 0 5
	RX_IGNORE_EP_INVALIDPASID_UR 0 0
regRCC_EP_DEV0_3_EP_PCIE_SCRATCH 0 0x2ffc0d56 1 0 5
	PCIE_SCRATCH 0 31
regRCC_EP_DEV0_3_EP_PCIE_TX_CNTL 0 0x2ffc0d6b 5 0 5
	TX_SNR_OVERRIDE 10 11
	TX_RO_OVERRIDE 12 13
	TX_F0_TPH_DIS 24 24
	TX_F1_TPH_DIS 25 25
	TX_F2_TPH_DIS 26 26
regRCC_EP_DEV0_3_EP_PCIE_TX_LTR_CNTL 0 0x2ffc0d5f 10 0 5
	LTR_PRIV_S_SHORT_VALUE 0 2
	LTR_PRIV_S_LONG_VALUE 3 5
	LTR_PRIV_S_REQUIREMENT 6 6
	LTR_PRIV_NS_SHORT_VALUE 7 9
	LTR_PRIV_NS_LONG_VALUE 10 12
	LTR_PRIV_NS_REQUIREMENT 13 13
	LTR_PRIV_MSG_DIS_IN_PM_NON_D0 14 14
	LTR_PRIV_RST_LTR_IN_DL_DOWN 15 15
	TX_CHK_FC_FOR_L1 16 16
	LTR_DSTATE_USING_WDATA_EN 17 17
regRCC_EP_DEV0_3_EP_PCIE_TX_REQUESTER_ID 0 0x2ffc0d6c 3 0 5
	TX_REQUESTER_ID_FUNCTION 0 2
	TX_REQUESTER_ID_DEVICE 3 7
	TX_REQUESTER_ID_BUS 8 15
regRCC_EP_DEV0_3_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 0 0x2ffc0d66 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_3_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 0 0x2ffc0d67 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_3_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 0 0x2ffc0d67 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_3_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 0 0x2ffc0d67 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_3_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 0 0x2ffc0d67 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_3_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 0 0x2ffc0d68 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_3_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 0 0x2ffc0d68 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_3_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 0 0x2ffc0d68 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV1_EP_PCIEP_RESERVED 0 0xc4dd 1 0 5
	PCIEP_RESERVED 0 31
regRCC_EP_DEV1_EP_PCIE_BUS_CNTL 0 0xc4d2 1 0 5
	IMMEDIATE_PMI_DIS 7 7
regRCC_EP_DEV1_EP_PCIE_CFG_CNTL 0 0xc4d3 5 0 5
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_EP_DEV1_EP_PCIE_CNTL 0 0xc4ce 3 0 5
	UR_ERR_REPORT_DIS 7 7
	PCIE_MALFORM_ATOMIC_OPS 8 8
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_EP_DEV1_EP_PCIE_ERR_CNTL 0 0xc4e1 2 0 5
	ERR_REPORTING_DIS 0 0
	SEND_ERR_MSG_IMMEDIATELY 17 17
regRCC_EP_DEV1_EP_PCIE_F0_DPA_CAP 0 0xc4d7 4 0 5
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regRCC_EP_DEV1_EP_PCIE_F0_DPA_CNTL 0 0xc4d8 2 0 5
	SUBSTATE_STATUS 0 4
	DPA_COMPLIANCE_MODE 8 8
regRCC_EP_DEV1_EP_PCIE_F0_DPA_LATENCY_INDICATOR 0 0xc4d8 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regRCC_EP_DEV1_EP_PCIE_INT_CNTL 0 0xc4cf 6 0 5
	CORR_ERR_INT_EN 0 0
	NON_FATAL_ERR_INT_EN 1 1
	FATAL_ERR_INT_EN 2 2
	USR_DETECTED_INT_EN 3 3
	MISC_ERR_INT_EN 4 4
	POWER_STATE_CHG_INT_EN 6 6
regRCC_EP_DEV1_EP_PCIE_INT_STATUS 0 0xc4d0 7 0 5
	CORR_ERR_INT_STATUS 0 0
	NON_FATAL_ERR_INT_STATUS 1 1
	FATAL_ERR_INT_STATUS 2 2
	USR_DETECTED_INT_STATUS 3 3
	MISC_ERR_INT_STATUS 4 4
	POWER_STATE_CHG_INT_STATUS 6 6
	POWER_STATE_CHG_INT_STATUS_F0 7 7
regRCC_EP_DEV1_EP_PCIE_LC_SPEED_CNTL 0 0xc4e3 0 0 5
regRCC_EP_DEV1_EP_PCIE_PME_CONTROL 0 0xc4dc 1 0 5
	PME_SERVICE_TIMER 0 4
regRCC_EP_DEV1_EP_PCIE_RX_CNTL 0 0xc4e2 8 0 5
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR 21 21
	RX_IGNORE_MAXPREFIX_ERR 22 22
	RX_IGNORE_INVALIDPASID_ERR 24 24
	RX_IGNORE_NOT_PASID_UR 25 25
	RX_TPH_DIS 26 26
regRCC_EP_DEV1_EP_PCIE_RX_CNTL2 0 0xc4d1 1 0 5
	RX_IGNORE_EP_INVALIDPASID_UR 0 0
regRCC_EP_DEV1_EP_PCIE_SCRATCH 0 0xc4cc 1 0 5
	PCIE_SCRATCH 0 31
regRCC_EP_DEV1_EP_PCIE_TX_CNTL 0 0xc4df 5 0 5
	TX_SNR_OVERRIDE 10 11
	TX_RO_OVERRIDE 12 13
	TX_F0_TPH_DIS 24 24
	TX_F1_TPH_DIS 25 25
	TX_F2_TPH_DIS 26 26
regRCC_EP_DEV1_EP_PCIE_TX_LTR_CNTL 0 0xc4d4 10 0 5
	LTR_PRIV_S_SHORT_VALUE 0 2
	LTR_PRIV_S_LONG_VALUE 3 5
	LTR_PRIV_S_REQUIREMENT 6 6
	LTR_PRIV_NS_SHORT_VALUE 7 9
	LTR_PRIV_NS_LONG_VALUE 10 12
	LTR_PRIV_NS_REQUIREMENT 13 13
	LTR_PRIV_MSG_DIS_IN_PM_NON_D0 14 14
	LTR_PRIV_RST_LTR_IN_DL_DOWN 15 15
	TX_CHK_FC_FOR_L1 16 16
	LTR_DSTATE_USING_WDATA_EN 17 17
regRCC_EP_DEV1_EP_PCIE_TX_REQUESTER_ID 0 0xc4e0 3 0 5
	TX_REQUESTER_ID_FUNCTION 0 2
	TX_REQUESTER_ID_DEVICE 3 7
	TX_REQUESTER_ID_BUS 8 15
regRCC_EP_DEV1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 0 0xc4d8 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 0 0xc4d9 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 0 0xc4d9 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 0 0xc4d9 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 0 0xc4d9 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 0 0xc4da 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 0 0xc4da 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 0 0xc4da 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV2_EP_PCIEP_RESERVED 0 0xc55d 1 0 5
	PCIEP_RESERVED 0 31
regRCC_EP_DEV2_EP_PCIE_BUS_CNTL 0 0xc552 1 0 5
	IMMEDIATE_PMI_DIS 7 7
regRCC_EP_DEV2_EP_PCIE_CFG_CNTL 0 0xc553 5 0 5
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_EP_DEV2_EP_PCIE_CNTL 0 0xc54e 3 0 5
	UR_ERR_REPORT_DIS 7 7
	PCIE_MALFORM_ATOMIC_OPS 8 8
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_EP_DEV2_EP_PCIE_ERR_CNTL 0 0xc561 2 0 5
	ERR_REPORTING_DIS 0 0
	SEND_ERR_MSG_IMMEDIATELY 17 17
regRCC_EP_DEV2_EP_PCIE_F0_DPA_CAP 0 0xc557 4 0 5
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regRCC_EP_DEV2_EP_PCIE_F0_DPA_CNTL 0 0xc558 2 0 5
	SUBSTATE_STATUS 0 4
	DPA_COMPLIANCE_MODE 8 8
regRCC_EP_DEV2_EP_PCIE_F0_DPA_LATENCY_INDICATOR 0 0xc558 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regRCC_EP_DEV2_EP_PCIE_INT_CNTL 0 0xc54f 6 0 5
	CORR_ERR_INT_EN 0 0
	NON_FATAL_ERR_INT_EN 1 1
	FATAL_ERR_INT_EN 2 2
	USR_DETECTED_INT_EN 3 3
	MISC_ERR_INT_EN 4 4
	POWER_STATE_CHG_INT_EN 6 6
regRCC_EP_DEV2_EP_PCIE_INT_STATUS 0 0xc550 7 0 5
	CORR_ERR_INT_STATUS 0 0
	NON_FATAL_ERR_INT_STATUS 1 1
	FATAL_ERR_INT_STATUS 2 2
	USR_DETECTED_INT_STATUS 3 3
	MISC_ERR_INT_STATUS 4 4
	POWER_STATE_CHG_INT_STATUS 6 6
	POWER_STATE_CHG_INT_STATUS_F0 7 7
regRCC_EP_DEV2_EP_PCIE_LC_SPEED_CNTL 0 0xc563 0 0 5
regRCC_EP_DEV2_EP_PCIE_PME_CONTROL 0 0xc55c 1 0 5
	PME_SERVICE_TIMER 0 4
regRCC_EP_DEV2_EP_PCIE_RX_CNTL 0 0xc562 8 0 5
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR 21 21
	RX_IGNORE_MAXPREFIX_ERR 22 22
	RX_IGNORE_INVALIDPASID_ERR 24 24
	RX_IGNORE_NOT_PASID_UR 25 25
	RX_TPH_DIS 26 26
regRCC_EP_DEV2_EP_PCIE_RX_CNTL2 0 0xc551 1 0 5
	RX_IGNORE_EP_INVALIDPASID_UR 0 0
regRCC_EP_DEV2_EP_PCIE_SCRATCH 0 0xc54c 1 0 5
	PCIE_SCRATCH 0 31
regRCC_EP_DEV2_EP_PCIE_TX_CNTL 0 0xc55f 5 0 5
	TX_SNR_OVERRIDE 10 11
	TX_RO_OVERRIDE 12 13
	TX_F0_TPH_DIS 24 24
	TX_F1_TPH_DIS 25 25
	TX_F2_TPH_DIS 26 26
regRCC_EP_DEV2_EP_PCIE_TX_LTR_CNTL 0 0xc554 10 0 5
	LTR_PRIV_S_SHORT_VALUE 0 2
	LTR_PRIV_S_LONG_VALUE 3 5
	LTR_PRIV_S_REQUIREMENT 6 6
	LTR_PRIV_NS_SHORT_VALUE 7 9
	LTR_PRIV_NS_LONG_VALUE 10 12
	LTR_PRIV_NS_REQUIREMENT 13 13
	LTR_PRIV_MSG_DIS_IN_PM_NON_D0 14 14
	LTR_PRIV_RST_LTR_IN_DL_DOWN 15 15
	TX_CHK_FC_FOR_L1 16 16
	LTR_DSTATE_USING_WDATA_EN 17 17
regRCC_EP_DEV2_EP_PCIE_TX_REQUESTER_ID 0 0xc560 3 0 5
	TX_REQUESTER_ID_FUNCTION 0 2
	TX_REQUESTER_ID_DEVICE 3 7
	TX_REQUESTER_ID_BUS 8 15
regRCC_EP_DEV2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 0 0xc558 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 0 0xc559 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 0 0xc559 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 0 0xc559 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 0 0xc559 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 0 0xc55a 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 0 0xc55a 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 0 0xc55a 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP0 0 0xd000 8 0 5
	STRAP_DEVICE_ID_DEV0_F0 0 15
	STRAP_MAJOR_REV_ID_DEV0_F0 16 19
	STRAP_MINOR_REV_ID_DEV0_F0 20 23
	STRAP_ATI_REV_ID_DEV0_F0 24 27
	STRAP_FUNC_EN_DEV0_F0 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F0 29 29
	STRAP_D1_SUPPORT_DEV0_F0 30 30
	STRAP_D2_SUPPORT_DEV0_F0 31 31
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP0 0 0x15 8 0 2
	STRAP_DEVICE_ID_DEV0_F0 0 15
	STRAP_MAJOR_REV_ID_DEV0_F0 16 19
	STRAP_MINOR_REV_ID_DEV0_F0 20 23
	STRAP_ATI_REV_ID_DEV0_F0 24 27
	STRAP_FUNC_EN_DEV0_F0 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F0 29 29
	STRAP_D1_SUPPORT_DEV0_F0 30 30
	STRAP_D2_SUPPORT_DEV0_F0 31 31
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP0 0 0x8d35 8 0 5
	STRAP_DEVICE_ID_DEV0_F0 0 15
	STRAP_MAJOR_REV_ID_DEV0_F0 16 19
	STRAP_MINOR_REV_ID_DEV0_F0 20 23
	STRAP_ATI_REV_ID_DEV0_F0 24 27
	STRAP_FUNC_EN_DEV0_F0 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F0 29 29
	STRAP_D1_SUPPORT_DEV0_F0 30 30
	STRAP_D2_SUPPORT_DEV0_F0 31 31
regRCC_STRAP3_RCC_DEV0_EPF0_STRAP0 0 0x2ffc0d35 8 0 5
	STRAP_DEVICE_ID_DEV0_F0 0 15
	STRAP_MAJOR_REV_ID_DEV0_F0 16 19
	STRAP_MINOR_REV_ID_DEV0_F0 20 23
	STRAP_ATI_REV_ID_DEV0_F0 24 27
	STRAP_FUNC_EN_DEV0_F0 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F0 29 29
	STRAP_D1_SUPPORT_DEV0_F0 30 30
	STRAP_D2_SUPPORT_DEV0_F0 31 31
regSB_COMMAND 0 0xe85000 3 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
regSB_DEVICE_CNTL2 0 0xe8500d 1 0 5
	ARI_FORWARDING_EN 5 5
regSB_EXT_BRIDGE_CNTL 0 0xe85009 1 0 5
	IO_PORT_80_EN 0 0
regSB_IO_BASE_LIMIT 0 0xe85002 2 0 5
	IO_BASE 4 7
	IO_LIMIT 12 15
regSB_IO_BASE_LIMIT_HI 0 0xe85007 2 0 5
	IO_BASE_31_16 0 15
	IO_LIMIT_31_16 16 31
regSB_IRQ_BRIDGE_CNTL 0 0xe85008 3 0 5
	ISA_EN 2 2
	VGA_EN 3 3
	VGA_DEC 4 4
regSB_LOCATION 0 0xe8401f 2 0 5
	SBlocated_Port 0 15
	SBlocated_Core 16 31
regSB_MEM_BASE_LIMIT 0 0xe85003 2 0 5
	MEM_BASE_31_20 4 15
	MEM_LIMIT_31_20 20 31
regSB_PMI_STATUS_CNTL 0 0xe8500a 1 0 5
	POWER_STATE 0 1
regSB_PREF_BASE_LIMIT 0 0xe85004 2 0 5
	PREF_MEM_BASE_31_20 4 15
	PREF_MEM_LIMIT_31_20 20 31
regSB_PREF_BASE_UPPER 0 0xe85005 1 0 5
	PREF_BASE_UPPER 0 31
regSB_PREF_LIMIT_UPPER 0 0xe85006 1 0 5
	PREF_LIMIT_UPPER 0 31
regSB_ROOT_CNTL 0 0xe8500c 1 0 5
	CRS_SOFTWARE_VISIBILITY_EN 4 4
regSB_SLOT_CAP 0 0xe8500b 2 0 5
	SLOT_PWR_LIMIT_VALUE 7 14
	SLOT_PWR_LIMIT_SCALE 15 16
regSB_SUB_BUS_NUMBER_LATENCY 0 0xe85001 2 0 5
	SECONDARY_BUS 8 15
	SUB_BUS_NUM 16 23
regSCRATCH_4 0 0xe840fc 1 0 5
	SCRATCH_4 0 31
regSCRATCH_5 0 0xe840fd 1 0 5
	SCRATCH_5 0 31
regSELF_SOFT_RST 0 0xe002 30 0 5
	DSPT0_CFG_RST 0 0
	DSPT0_CFG_STICKY_RST 1 1
	DSPT0_PRV_RST 2 2
	DSPT0_PRV_STICKY_RST 3 3
	EP0_CFG_RST 4 4
	EP0_CFG_STICKY_RST 5 5
	EP0_PRV_RST 6 6
	EP0_PRV_STICKY_RST 7 7
	DSPT1_CFG_RST 8 8
	DSPT1_CFG_STICKY_RST 9 9
	DSPT1_PRV_RST 10 10
	DSPT1_PRV_STICKY_RST 11 11
	EP1_CFG_RST 12 12
	EP1_CFG_STICKY_RST 13 13
	EP1_PRV_RST 14 14
	EP1_PRV_STICKY_RST 15 15
	DSPT2_CFG_RST 16 16
	DSPT2_CFG_STICKY_RST 17 17
	DSPT2_PRV_RST 18 18
	DSPT2_PRV_STICKY_RST 19 19
	EP2_CFG_RST 20 20
	EP2_CFG_STICKY_RST 21 21
	EP2_PRV_RST 22 22
	EP2_PRV_STICKY_RST 23 23
	HRPU_SDP_PORT_RST 24 24
	GSID_SDP_PORT_RST 25 25
	GMIU_SDP_PORT_RST 26 26
	GMID_SDP_PORT_RST 27 27
	CORE_STICKY_RST 29 29
	CORE_RST 31 31
regSELF_SOFT_RST_2 0 0xe016 9 0 5
	DSPT3_CFG_RST 0 0
	DSPT3_CFG_STICKY_RST 1 1
	DSPT3_PRV_RST 2 2
	DSPT3_PRV_STICKY_RST 3 3
	EP3_CFG_RST 4 4
	EP3_CFG_STICKY_RST 5 5
	EP3_PRV_RST 6 6
	EP3_PRV_STICKY_RST 7 7
	GMISP0_SDP_PORT_RST 24 24
regSION_CL0_DataPoolCredit_Alloc_REG0 0 0xe90e 1 0 5
	DataPoolCredit_Alloc_31_0 0 31
regSION_CL0_DataPoolCredit_Alloc_REG1 0 0xe90f 1 0 5
	DataPoolCredit_Alloc_63_32 0 31
regSION_CL0_RdRspPoolCredit_Alloc_REG0 0 0xe910 1 0 5
	RdRspPoolCredit_Alloc_31_0 0 31
regSION_CL0_RdRspPoolCredit_Alloc_REG1 0 0xe911 1 0 5
	RdRspPoolCredit_Alloc_63_32 0 31
regSION_CL0_RdRsp_BurstTarget_REG0 0 0xe900 1 0 5
	RdRsp_BurstTarget_31_0 0 31
regSION_CL0_RdRsp_BurstTarget_REG1 0 0xe901 1 0 5
	RdRsp_BurstTarget_63_32 0 31
regSION_CL0_RdRsp_TimeSlot_REG0 0 0xe902 1 0 5
	RdRsp_TimeSlot_31_0 0 31
regSION_CL0_RdRsp_TimeSlot_REG1 0 0xe903 1 0 5
	RdRsp_TimeSlot_63_32 0 31
regSION_CL0_ReqPoolCredit_Alloc_REG0 0 0xe90c 1 0 5
	ReqPoolCredit_Alloc_31_0 0 31
regSION_CL0_ReqPoolCredit_Alloc_REG1 0 0xe90d 1 0 5
	ReqPoolCredit_Alloc_63_32 0 31
regSION_CL0_Req_BurstTarget_REG0 0 0xe908 1 0 5
	Req_BurstTarget_31_0 0 31
regSION_CL0_Req_BurstTarget_REG1 0 0xe909 1 0 5
	Req_BurstTarget_63_32 0 31
regSION_CL0_Req_TimeSlot_REG0 0 0xe90a 1 0 5
	Req_TimeSlot_31_0 0 31
regSION_CL0_Req_TimeSlot_REG1 0 0xe90b 1 0 5
	Req_TimeSlot_63_32 0 31
regSION_CL0_WrRspPoolCredit_Alloc_REG0 0 0xe912 1 0 5
	WrRspPoolCredit_Alloc_31_0 0 31
regSION_CL0_WrRspPoolCredit_Alloc_REG1 0 0xe913 1 0 5
	WrRspPoolCredit_Alloc_63_32 0 31
regSION_CL0_WrRsp_BurstTarget_REG0 0 0xe904 1 0 5
	WrRsp_BurstTarget_31_0 0 31
regSION_CL0_WrRsp_BurstTarget_REG1 0 0xe905 1 0 5
	WrRsp_BurstTarget_63_32 0 31
regSION_CL0_WrRsp_TimeSlot_REG0 0 0xe906 1 0 5
	WrRsp_TimeSlot_31_0 0 31
regSION_CL0_WrRsp_TimeSlot_REG1 0 0xe907 1 0 5
	WrRsp_TimeSlot_63_32 0 31
regSION_CL1_DataPoolCredit_Alloc_REG0 0 0xe922 1 0 5
	DataPoolCredit_Alloc_31_0 0 31
regSION_CL1_DataPoolCredit_Alloc_REG1 0 0xe923 1 0 5
	DataPoolCredit_Alloc_63_32 0 31
regSION_CL1_RdRspPoolCredit_Alloc_REG0 0 0xe924 1 0 5
	RdRspPoolCredit_Alloc_31_0 0 31
regSION_CL1_RdRspPoolCredit_Alloc_REG1 0 0xe925 1 0 5
	RdRspPoolCredit_Alloc_63_32 0 31
regSION_CL1_RdRsp_BurstTarget_REG0 0 0xe914 1 0 5
	RdRsp_BurstTarget_31_0 0 31
regSION_CL1_RdRsp_BurstTarget_REG1 0 0xe915 1 0 5
	RdRsp_BurstTarget_63_32 0 31
regSION_CL1_RdRsp_TimeSlot_REG0 0 0xe916 1 0 5
	RdRsp_TimeSlot_31_0 0 31
regSION_CL1_RdRsp_TimeSlot_REG1 0 0xe917 1 0 5
	RdRsp_TimeSlot_63_32 0 31
regSION_CL1_ReqPoolCredit_Alloc_REG0 0 0xe920 1 0 5
	ReqPoolCredit_Alloc_31_0 0 31
regSION_CL1_ReqPoolCredit_Alloc_REG1 0 0xe921 1 0 5
	ReqPoolCredit_Alloc_63_32 0 31
regSION_CL1_Req_BurstTarget_REG0 0 0xe91c 1 0 5
	Req_BurstTarget_31_0 0 31
regSION_CL1_Req_BurstTarget_REG1 0 0xe91d 1 0 5
	Req_BurstTarget_63_32 0 31
regSION_CL1_Req_TimeSlot_REG0 0 0xe91e 1 0 5
	Req_TimeSlot_31_0 0 31
regSION_CL1_Req_TimeSlot_REG1 0 0xe91f 1 0 5
	Req_TimeSlot_63_32 0 31
regSION_CL1_WrRspPoolCredit_Alloc_REG0 0 0xe926 1 0 5
	WrRspPoolCredit_Alloc_31_0 0 31
regSION_CL1_WrRspPoolCredit_Alloc_REG1 0 0xe927 1 0 5
	WrRspPoolCredit_Alloc_63_32 0 31
regSION_CL1_WrRsp_BurstTarget_REG0 0 0xe918 1 0 5
	WrRsp_BurstTarget_31_0 0 31
regSION_CL1_WrRsp_BurstTarget_REG1 0 0xe919 1 0 5
	WrRsp_BurstTarget_63_32 0 31
regSION_CL1_WrRsp_TimeSlot_REG0 0 0xe91a 1 0 5
	WrRsp_TimeSlot_31_0 0 31
regSION_CL1_WrRsp_TimeSlot_REG1 0 0xe91b 1 0 5
	WrRsp_TimeSlot_63_32 0 31
regSION_CL2_DataPoolCredit_Alloc_REG0 0 0xe936 1 0 5
	DataPoolCredit_Alloc_31_0 0 31
regSION_CL2_DataPoolCredit_Alloc_REG1 0 0xe937 1 0 5
	DataPoolCredit_Alloc_63_32 0 31
regSION_CL2_RdRspPoolCredit_Alloc_REG0 0 0xe938 1 0 5
	RdRspPoolCredit_Alloc_31_0 0 31
regSION_CL2_RdRspPoolCredit_Alloc_REG1 0 0xe939 1 0 5
	RdRspPoolCredit_Alloc_63_32 0 31
regSION_CL2_RdRsp_BurstTarget_REG0 0 0xe928 1 0 5
	RdRsp_BurstTarget_31_0 0 31
regSION_CL2_RdRsp_BurstTarget_REG1 0 0xe929 1 0 5
	RdRsp_BurstTarget_63_32 0 31
regSION_CL2_RdRsp_TimeSlot_REG0 0 0xe92a 1 0 5
	RdRsp_TimeSlot_31_0 0 31
regSION_CL2_RdRsp_TimeSlot_REG1 0 0xe92b 1 0 5
	RdRsp_TimeSlot_63_32 0 31
regSION_CL2_ReqPoolCredit_Alloc_REG0 0 0xe934 1 0 5
	ReqPoolCredit_Alloc_31_0 0 31
regSION_CL2_ReqPoolCredit_Alloc_REG1 0 0xe935 1 0 5
	ReqPoolCredit_Alloc_63_32 0 31
regSION_CL2_Req_BurstTarget_REG0 0 0xe930 1 0 5
	Req_BurstTarget_31_0 0 31
regSION_CL2_Req_BurstTarget_REG1 0 0xe931 1 0 5
	Req_BurstTarget_63_32 0 31
regSION_CL2_Req_TimeSlot_REG0 0 0xe932 1 0 5
	Req_TimeSlot_31_0 0 31
regSION_CL2_Req_TimeSlot_REG1 0 0xe933 1 0 5
	Req_TimeSlot_63_32 0 31
regSION_CL2_WrRspPoolCredit_Alloc_REG0 0 0xe93a 1 0 5
	WrRspPoolCredit_Alloc_31_0 0 31
regSION_CL2_WrRspPoolCredit_Alloc_REG1 0 0xe93b 1 0 5
	WrRspPoolCredit_Alloc_63_32 0 31
regSION_CL2_WrRsp_BurstTarget_REG0 0 0xe92c 1 0 5
	WrRsp_BurstTarget_31_0 0 31
regSION_CL2_WrRsp_BurstTarget_REG1 0 0xe92d 1 0 5
	WrRsp_BurstTarget_63_32 0 31
regSION_CL2_WrRsp_TimeSlot_REG0 0 0xe92e 1 0 5
	WrRsp_TimeSlot_31_0 0 31
regSION_CL2_WrRsp_TimeSlot_REG1 0 0xe92f 1 0 5
	WrRsp_TimeSlot_63_32 0 31
regSION_CNTL_REG0 0 0xe93c 20 0 5
	NBIFSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK0 0 0
	NBIFSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK1 1 1
	NBIFSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK2 2 2
	NBIFSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK3 3 3
	NBIFSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK4 4 4
	NBIFSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK5 5 5
	NBIFSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK6 6 6
	NBIFSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK7 7 7
	NBIFSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK8 8 8
	NBIFSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK9 9 9
	NBIFSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK0 10 10
	NBIFSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK1 11 11
	NBIFSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK2 12 12
	NBIFSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK3 13 13
	NBIFSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK4 14 14
	NBIFSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK5 15 15
	NBIFSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK6 16 16
	NBIFSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK7 17 17
	NBIFSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK8 18 18
	NBIFSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK9 19 19
regSION_CNTL_REG1 0 0xe93d 2 0 5
	LIVELOCK_WATCHDOG_THRESHOLD 0 7
	CG_OFF_HYSTERESIS 8 15
regSMN_MST_CNTL0 0 0xe889 17 0 5
	SMN_ARB_MODE 0 1
	SMN_ZERO_BE_WR_EN_UPS 8 8
	SMN_ZERO_BE_RD_EN_UPS 9 9
	SMN_POST_MASK_EN_UPS 10 10
	MULTI_SMN_TRANS_ID_DIS_UPS 11 11
	SMN_ZERO_BE_WR_EN_DNS_DEV0 16 16
	SMN_ZERO_BE_WR_EN_DNS_DEV1 17 17
	SMN_ZERO_BE_WR_EN_DNS_DEV2 18 18
	SMN_ZERO_BE_RD_EN_DNS_DEV0 20 20
	SMN_ZERO_BE_RD_EN_DNS_DEV1 21 21
	SMN_ZERO_BE_RD_EN_DNS_DEV2 22 22
	SMN_POST_MASK_EN_DNS_DEV0 24 24
	SMN_POST_MASK_EN_DNS_DEV1 25 25
	SMN_POST_MASK_EN_DNS_DEV2 26 26
	MULTI_SMN_TRANS_ID_DIS_DNS_DEV0 28 28
	MULTI_SMN_TRANS_ID_DIS_DNS_DEV1 29 29
	MULTI_SMN_TRANS_ID_DIS_DNS_DEV2 30 30
regSMN_MST_CNTL1 0 0xe83e 4 0 5
	SMN_ERRRSP_DATA_ALLF_DIS_UPS 0 0
	SMN_ERRRSP_DATA_ALLF_DIS_DNS_DEV0 16 16
	SMN_ERRRSP_DATA_ALLF_DIS_DNS_DEV1 17 17
	SMN_ERRRSP_DATA_ALLF_DIS_DNS_DEV2 18 18
regSMN_MST_EP_CNTL1 0 0xe88a 24 0 5
	SMN_POST_MASK_EN_EP_DEV0_PF0 0 0
	SMN_POST_MASK_EN_EP_DEV0_PF1 1 1
	SMN_POST_MASK_EN_EP_DEV0_PF2 2 2
	SMN_POST_MASK_EN_EP_DEV0_PF3 3 3
	SMN_POST_MASK_EN_EP_DEV0_PF4 4 4
	SMN_POST_MASK_EN_EP_DEV0_PF5 5 5
	SMN_POST_MASK_EN_EP_DEV0_PF6 6 6
	SMN_POST_MASK_EN_EP_DEV0_PF7 7 7
	SMN_POST_MASK_EN_EP_DEV1_PF0 8 8
	SMN_POST_MASK_EN_EP_DEV1_PF1 9 9
	SMN_POST_MASK_EN_EP_DEV1_PF2 10 10
	SMN_POST_MASK_EN_EP_DEV1_PF3 11 11
	SMN_POST_MASK_EN_EP_DEV1_PF4 12 12
	SMN_POST_MASK_EN_EP_DEV1_PF5 13 13
	SMN_POST_MASK_EN_EP_DEV1_PF6 14 14
	SMN_POST_MASK_EN_EP_DEV1_PF7 15 15
	SMN_POST_MASK_EN_EP_DEV2_PF0 16 16
	SMN_POST_MASK_EN_EP_DEV2_PF1 17 17
	SMN_POST_MASK_EN_EP_DEV2_PF2 18 18
	SMN_POST_MASK_EN_EP_DEV2_PF3 19 19
	SMN_POST_MASK_EN_EP_DEV2_PF4 20 20
	SMN_POST_MASK_EN_EP_DEV2_PF5 21 21
	SMN_POST_MASK_EN_EP_DEV2_PF6 22 22
	SMN_POST_MASK_EN_EP_DEV2_PF7 23 23
regSMN_MST_EP_CNTL2 0 0xe88b 24 0 5
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF0 0 0
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF1 1 1
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF2 2 2
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF3 3 3
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF4 4 4
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF5 5 5
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF6 6 6
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF7 7 7
	MULTI_SMN_TRANS_ID_DIS_EP_DEV1_PF0 8 8
	MULTI_SMN_TRANS_ID_DIS_EP_DEV1_PF1 9 9
	MULTI_SMN_TRANS_ID_DIS_EP_DEV1_PF2 10 10
	MULTI_SMN_TRANS_ID_DIS_EP_DEV1_PF3 11 11
	MULTI_SMN_TRANS_ID_DIS_EP_DEV1_PF4 12 12
	MULTI_SMN_TRANS_ID_DIS_EP_DEV1_PF5 13 13
	MULTI_SMN_TRANS_ID_DIS_EP_DEV1_PF6 14 14
	MULTI_SMN_TRANS_ID_DIS_EP_DEV1_PF7 15 15
	MULTI_SMN_TRANS_ID_DIS_EP_DEV2_PF0 16 16
	MULTI_SMN_TRANS_ID_DIS_EP_DEV2_PF1 17 17
	MULTI_SMN_TRANS_ID_DIS_EP_DEV2_PF2 18 18
	MULTI_SMN_TRANS_ID_DIS_EP_DEV2_PF3 19 19
	MULTI_SMN_TRANS_ID_DIS_EP_DEV2_PF4 20 20
	MULTI_SMN_TRANS_ID_DIS_EP_DEV2_PF5 21 21
	MULTI_SMN_TRANS_ID_DIS_EP_DEV2_PF6 22 22
	MULTI_SMN_TRANS_ID_DIS_EP_DEV2_PF7 23 23
regSMN_MST_EP_CNTL3 0 0xe83c 24 0 5
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF0 0 0
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF1 1 1
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF2 2 2
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF3 3 3
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF4 4 4
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF5 5 5
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF6 6 6
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF7 7 7
	SMN_ZERO_BE_WR_EN_EP_DEV1_PF0 8 8
	SMN_ZERO_BE_WR_EN_EP_DEV1_PF1 9 9
	SMN_ZERO_BE_WR_EN_EP_DEV1_PF2 10 10
	SMN_ZERO_BE_WR_EN_EP_DEV1_PF3 11 11
	SMN_ZERO_BE_WR_EN_EP_DEV1_PF4 12 12
	SMN_ZERO_BE_WR_EN_EP_DEV1_PF5 13 13
	SMN_ZERO_BE_WR_EN_EP_DEV1_PF6 14 14
	SMN_ZERO_BE_WR_EN_EP_DEV1_PF7 15 15
	SMN_ZERO_BE_WR_EN_EP_DEV2_PF0 16 16
	SMN_ZERO_BE_WR_EN_EP_DEV2_PF1 17 17
	SMN_ZERO_BE_WR_EN_EP_DEV2_PF2 18 18
	SMN_ZERO_BE_WR_EN_EP_DEV2_PF3 19 19
	SMN_ZERO_BE_WR_EN_EP_DEV2_PF4 20 20
	SMN_ZERO_BE_WR_EN_EP_DEV2_PF5 21 21
	SMN_ZERO_BE_WR_EN_EP_DEV2_PF6 22 22
	SMN_ZERO_BE_WR_EN_EP_DEV2_PF7 23 23
regSMN_MST_EP_CNTL4 0 0xe83d 24 0 5
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF0 0 0
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF1 1 1
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF2 2 2
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF3 3 3
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF4 4 4
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF5 5 5
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF6 6 6
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF7 7 7
	SMN_ZERO_BE_RD_EN_EP_DEV1_PF0 8 8
	SMN_ZERO_BE_RD_EN_EP_DEV1_PF1 9 9
	SMN_ZERO_BE_RD_EN_EP_DEV1_PF2 10 10
	SMN_ZERO_BE_RD_EN_EP_DEV1_PF3 11 11
	SMN_ZERO_BE_RD_EN_EP_DEV1_PF4 12 12
	SMN_ZERO_BE_RD_EN_EP_DEV1_PF5 13 13
	SMN_ZERO_BE_RD_EN_EP_DEV1_PF6 14 14
	SMN_ZERO_BE_RD_EN_EP_DEV1_PF7 15 15
	SMN_ZERO_BE_RD_EN_EP_DEV2_PF0 16 16
	SMN_ZERO_BE_RD_EN_EP_DEV2_PF1 17 17
	SMN_ZERO_BE_RD_EN_EP_DEV2_PF2 18 18
	SMN_ZERO_BE_RD_EN_EP_DEV2_PF3 19 19
	SMN_ZERO_BE_RD_EN_EP_DEV2_PF4 20 20
	SMN_ZERO_BE_RD_EN_EP_DEV2_PF5 21 21
	SMN_ZERO_BE_RD_EN_EP_DEV2_PF6 22 22
	SMN_ZERO_BE_RD_EN_EP_DEV2_PF7 23 23
regSMN_MST_EP_CNTL5 0 0xe83f 24 0 5
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF0 0 0
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF1 1 1
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF2 2 2
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF3 3 3
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF4 4 4
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF5 5 5
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF6 6 6
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF7 7 7
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV1_PF0 8 8
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV1_PF1 9 9
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV1_PF2 10 10
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV1_PF3 11 11
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV1_PF4 12 12
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV1_PF5 13 13
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV1_PF6 14 14
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV1_PF7 15 15
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV2_PF0 16 16
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV2_PF1 17 17
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV2_PF2 18 18
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV2_PF3 19 19
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV2_PF4 20 20
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV2_PF5 21 21
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV2_PF6 22 22
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV2_PF7 23 23
regSMU_BASE_ADDR_HI 0 0xe840bb 1 0 5
	SMU_BASE_ADDR_HI 0 15
regSMU_BASE_ADDR_LO 0 0xe840ba 3 0 5
	SMU_MMIO_EN 0 0
	SMU_MMIO_LOCK 1 1
	SMU_BASE_ADDR_LO 20 31
regSMU_BLOCK_CPU 0 0xe840fe 1 0 5
	SMUBlockCPU_Valid 0 0
regSMU_BLOCK_CPU_STATUS 0 0xe840ff 1 0 5
	SMUBlockCPU_Status 0 0
regSTALL_CONTROL_XBARPORT0_0 0 0xe84090 7 0 5
	StallVC0ReqEn 0 1
	StallVC1ReqEn 4 5
	StallVC2ReqEn 8 9
	StallVC3ReqEn 12 13
	StallVC4ReqEn 16 17
	StallVC5ReqEn 20 21
	StallVC7ReqEn 28 29
regSTALL_CONTROL_XBARPORT0_1 0 0xe84091 7 0 5
	StallVC0RspEn 0 1
	StallVC1RspEn 4 5
	StallVC2RspEn 8 9
	StallVC3RspEn 12 13
	StallVC4RspEn 16 17
	StallVC5RspEn 20 21
	StallVC7RspEn 28 29
regSTALL_CONTROL_XBARPORT1_0 0 0xe84093 7 0 5
	StallVC0ReqEn 0 1
	StallVC1ReqEn 4 5
	StallVC2ReqEn 8 9
	StallVC3ReqEn 12 13
	StallVC4ReqEn 16 17
	StallVC5ReqEn 20 21
	StallVC7ReqEn 28 29
regSTALL_CONTROL_XBARPORT1_1 0 0xe84094 7 0 5
	StallVC0RspEn 0 1
	StallVC1RspEn 4 5
	StallVC2RspEn 8 9
	StallVC3RspEn 12 13
	StallVC4RspEn 16 17
	StallVC5RspEn 20 21
	StallVC7RspEn 28 29
regSTALL_CONTROL_XBARPORT2_0 0 0xe84096 7 0 5
	StallVC0ReqEn 0 1
	StallVC1ReqEn 4 5
	StallVC2ReqEn 8 9
	StallVC3ReqEn 12 13
	StallVC4ReqEn 16 17
	StallVC5ReqEn 20 21
	StallVC7ReqEn 28 29
regSTALL_CONTROL_XBARPORT2_1 0 0xe84097 7 0 5
	StallVC0RspEn 0 1
	StallVC1RspEn 4 5
	StallVC2RspEn 8 9
	StallVC3RspEn 12 13
	StallVC4RspEn 16 17
	StallVC5RspEn 20 21
	StallVC7RspEn 28 29
regSTALL_CONTROL_XBARPORT3_0 0 0xe84099 7 0 5
	StallVC0ReqEn 0 1
	StallVC1ReqEn 4 5
	StallVC2ReqEn 8 9
	StallVC3ReqEn 12 13
	StallVC4ReqEn 16 17
	StallVC5ReqEn 20 21
	StallVC7ReqEn 28 29
regSTALL_CONTROL_XBARPORT3_1 0 0xe8409a 7 0 5
	StallVC0RspEn 0 1
	StallVC1RspEn 4 5
	StallVC2RspEn 8 9
	StallVC3RspEn 12 13
	StallVC4RspEn 16 17
	StallVC5RspEn 20 21
	StallVC7RspEn 28 29
regSTALL_CONTROL_XBARPORT4_0 0 0xe8409c 7 0 5
	StallVC0ReqEn 0 1
	StallVC1ReqEn 4 5
	StallVC2ReqEn 8 9
	StallVC3ReqEn 12 13
	StallVC4ReqEn 16 17
	StallVC5ReqEn 20 21
	StallVC7ReqEn 28 29
regSTALL_CONTROL_XBARPORT4_1 0 0xe8409d 7 0 5
	StallVC0RspEn 0 1
	StallVC1RspEn 4 5
	StallVC2RspEn 8 9
	StallVC3RspEn 12 13
	StallVC4RspEn 16 17
	StallVC5RspEn 20 21
	StallVC7RspEn 28 29
regSTALL_CONTROL_XBARPORT5_0 0 0xe8409f 7 0 5
	StallVC0ReqEn 0 1
	StallVC1ReqEn 4 5
	StallVC2ReqEn 8 9
	StallVC3ReqEn 12 13
	StallVC4ReqEn 16 17
	StallVC5ReqEn 20 21
	StallVC7ReqEn 28 29
regSTALL_CONTROL_XBARPORT5_1 0 0xe840a0 7 0 5
	StallVC0RspEn 0 1
	StallVC1RspEn 4 5
	StallVC2RspEn 8 9
	StallVC3RspEn 12 13
	StallVC4RspEn 16 17
	StallVC5RspEn 20 21
	StallVC7RspEn 28 29
regSW_GIC_SPI_CNTL 0 0xe84047 3 0 5
	SW_NMI_GIC_SPI_Vector 0 7
	SW_SMI_GIC_SPI_Vector 8 15
	SW_SCI_GIC_SPI_Vector 16 23
regSW_NMI_CNTL 0 0xe84042 1 0 5
	SW_NMI_Status 0 31
regSW_SCI_CNTL 0 0xe84044 1 0 5
	SW_SCI_Status 0 31
regSW_SMI_CNTL 0 0xe84043 1 0 5
	SW_SMI_Status 0 31
regSW_SYNCFLOOD_CNTL 0 0xe84049 2 0 5
	SW_SYNCFLOOD_PRIVATE 0 0
	SW_SYNCFLOOD_APML 1 1
regSW_US_LOCATION 0 0xe84020 2 0 5
	SW_USlocated_Port 0 15
	SW_USlocated_Core 16 31
regSYNCFLOOD_STATUS 0 0xe88200 29 0 5
	SyncfloodFromRASCntl 0 0
	SyncfloodFromAPML 1 1
	SyncfloodFromPin 2 2
	SyncfloodFromPrivate 4 4
	SyncfloodFromMCA 5 5
	SyncfloodFromIOHCPortN_8 8 8
	SyncfloodFromIOHCPortN_9 9 9
	SyncfloodFromIOHCPortN_10 10 10
	SyncfloodFromIOHCPortN_11 11 11
	SyncfloodFromIOHCPortN_12 12 12
	SyncfloodFromIOHCPortN_13 13 13
	SyncfloodFromIOHCPortN_14 14 14
	SyncfloodFromIOHCPortN_15 15 15
	SyncfloodFromIOHCPortN_16 16 16
	SyncfloodFromIOHCPortN_17 17 17
	SyncfloodFromIOHCPortN_18 18 18
	SyncfloodFromIOHCPortN_19 19 19
	SyncfloodFromIOHCPortN_20 20 20
	SyncfloodFromIOHCPortN_21 21 21
	SyncfloodFromIOHCPortN_22 22 22
	SyncfloodFromIOHCPortN_23 23 23
	SyncfloodFromIOHCPortN_24 24 24
	SyncfloodFromIOHCPortN_25 25 25
	SyncfloodFromIOHCPortN_26 26 26
	SyncfloodFromIOHCPortN_27 27 27
	SyncfloodFromIOHCPortN_28 28 28
	SyncfloodFromIOHCPortN_29 29 29
	SyncfloodFromIOHCPortN_30 30 30
	SyncfloodFromIOHCPortN_31 31 31
regTRAP0_ADDRESS_HI 0 0xe84203 1 0 5
	Trap0AddrHi 0 31
regTRAP0_ADDRESS_HI_MASK 0 0xe84207 1 0 5
	Trap0AddrHiMask 0 31
regTRAP0_ADDRESS_LO 0 0xe84202 1 0 5
	Trap0AddrLo 2 31
regTRAP0_ADDRESS_LO_MASK 0 0xe84206 1 0 5
	Trap0AddrLoMask 2 31
regTRAP0_COMMAND 0 0xe84204 2 0 5
	Trap0Cmd0 0 5
	Trap0Cmd1 8 13
regTRAP0_COMMAND_MASK 0 0xe84208 2 0 5
	Trap0Cmd0Mask 0 5
	Trap0Cmd1Mask 8 13
regTRAP0_CONTROL0 0 0xe84200 3 0 5
	Trap0En 0 0
	Trap0SMUIntr 3 3
	Trap0CrossTrigger 24 27
regTRAP10_ADDRESS_HI 0 0xe842a3 1 0 5
	Trap10AddrHi 0 31
regTRAP10_ADDRESS_HI_MASK 0 0xe842a7 1 0 5
	Trap10AddrHiMask 0 31
regTRAP10_ADDRESS_LO 0 0xe842a2 1 0 5
	Trap10AddrLo 2 31
regTRAP10_ADDRESS_LO_MASK 0 0xe842a6 1 0 5
	Trap10AddrLoMask 2 31
regTRAP10_COMMAND 0 0xe842a4 2 0 5
	Trap10Cmd0 0 5
	Trap10Cmd1 8 13
regTRAP10_COMMAND_MASK 0 0xe842a8 2 0 5
	Trap10Cmd0Mask 0 5
	Trap10Cmd1Mask 8 13
regTRAP10_CONTROL0 0 0xe842a0 3 0 5
	Trap10En 0 0
	Trap10SMUIntr 3 3
	Trap10CrossTrigger 24 27
regTRAP11_ADDRESS_HI 0 0xe842b3 1 0 5
	Trap11AddrHi 0 31
regTRAP11_ADDRESS_HI_MASK 0 0xe842b7 1 0 5
	Trap11AddrHiMask 0 31
regTRAP11_ADDRESS_LO 0 0xe842b2 1 0 5
	Trap11AddrLo 2 31
regTRAP11_ADDRESS_LO_MASK 0 0xe842b6 1 0 5
	Trap11AddrLoMask 2 31
regTRAP11_COMMAND 0 0xe842b4 2 0 5
	Trap11Cmd0 0 5
	Trap11Cmd1 8 13
regTRAP11_COMMAND_MASK 0 0xe842b8 2 0 5
	Trap11Cmd0Mask 0 5
	Trap11Cmd1Mask 8 13
regTRAP11_CONTROL0 0 0xe842b0 3 0 5
	Trap11En 0 0
	Trap11SMUIntr 3 3
	Trap11CrossTrigger 24 27
regTRAP12_ADDRESS_HI 0 0xe842c3 1 0 5
	Trap12AddrHi 0 31
regTRAP12_ADDRESS_HI_MASK 0 0xe842c7 1 0 5
	Trap12AddrHiMask 0 31
regTRAP12_ADDRESS_LO 0 0xe842c2 1 0 5
	Trap12AddrLo 2 31
regTRAP12_ADDRESS_LO_MASK 0 0xe842c6 1 0 5
	Trap12AddrLoMask 2 31
regTRAP12_COMMAND 0 0xe842c4 2 0 5
	Trap12Cmd0 0 5
	Trap12Cmd1 8 13
regTRAP12_COMMAND_MASK 0 0xe842c8 2 0 5
	Trap12Cmd0Mask 0 5
	Trap12Cmd1Mask 8 13
regTRAP12_CONTROL0 0 0xe842c0 3 0 5
	Trap12En 0 0
	Trap12SMUIntr 3 3
	Trap12CrossTrigger 24 27
regTRAP13_ADDRESS_HI 0 0xe842d3 1 0 5
	Trap13AddrHi 0 31
regTRAP13_ADDRESS_HI_MASK 0 0xe842d7 1 0 5
	Trap13AddrHiMask 0 31
regTRAP13_ADDRESS_LO 0 0xe842d2 1 0 5
	Trap13AddrLo 2 31
regTRAP13_ADDRESS_LO_MASK 0 0xe842d6 1 0 5
	Trap13AddrLoMask 2 31
regTRAP13_COMMAND 0 0xe842d4 2 0 5
	Trap13Cmd0 0 5
	Trap13Cmd1 8 13
regTRAP13_COMMAND_MASK 0 0xe842d8 2 0 5
	Trap13Cmd0Mask 0 5
	Trap13Cmd1Mask 8 13
regTRAP13_CONTROL0 0 0xe842d0 3 0 5
	Trap13En 0 0
	Trap13SMUIntr 3 3
	Trap13CrossTrigger 24 27
regTRAP14_ADDRESS_HI 0 0xe842e3 1 0 5
	Trap14AddrHi 0 31
regTRAP14_ADDRESS_HI_MASK 0 0xe842e7 1 0 5
	Trap14AddrHiMask 0 31
regTRAP14_ADDRESS_LO 0 0xe842e2 1 0 5
	Trap14AddrLo 2 31
regTRAP14_ADDRESS_LO_MASK 0 0xe842e6 1 0 5
	Trap14AddrLoMask 2 31
regTRAP14_COMMAND 0 0xe842e4 2 0 5
	Trap14Cmd0 0 5
	Trap14Cmd1 8 13
regTRAP14_COMMAND_MASK 0 0xe842e8 2 0 5
	Trap14Cmd0Mask 0 5
	Trap14Cmd1Mask 8 13
regTRAP14_CONTROL0 0 0xe842e0 3 0 5
	Trap14En 0 0
	Trap14SMUIntr 3 3
	Trap14CrossTrigger 24 27
regTRAP15_ADDRESS_HI 0 0xe842f3 1 0 5
	Trap15AddrHi 0 31
regTRAP15_ADDRESS_HI_MASK 0 0xe842f7 1 0 5
	Trap15AddrHiMask 0 31
regTRAP15_ADDRESS_LO 0 0xe842f2 1 0 5
	Trap15AddrLo 2 31
regTRAP15_ADDRESS_LO_MASK 0 0xe842f6 1 0 5
	Trap15AddrLoMask 2 31
regTRAP15_COMMAND 0 0xe842f4 2 0 5
	Trap15Cmd0 0 5
	Trap15Cmd1 8 13
regTRAP15_COMMAND_MASK 0 0xe842f8 2 0 5
	Trap15Cmd0Mask 0 5
	Trap15Cmd1Mask 8 13
regTRAP15_CONTROL0 0 0xe842f0 3 0 5
	Trap15En 0 0
	Trap15SMUIntr 3 3
	Trap15CrossTrigger 24 27
regTRAP1_ADDRESS_HI 0 0xe84213 1 0 5
	Trap1AddrHi 0 31
regTRAP1_ADDRESS_HI_MASK 0 0xe84217 1 0 5
	Trap1AddrHiMask 0 31
regTRAP1_ADDRESS_LO 0 0xe84212 1 0 5
	Trap1AddrLo 2 31
regTRAP1_ADDRESS_LO_MASK 0 0xe84216 1 0 5
	Trap1AddrLoMask 2 31
regTRAP1_COMMAND 0 0xe84214 2 0 5
	Trap1Cmd0 0 5
	Trap1Cmd1 8 13
regTRAP1_COMMAND_MASK 0 0xe84218 2 0 5
	Trap1Cmd0Mask 0 5
	Trap1Cmd1Mask 8 13
regTRAP1_CONTROL0 0 0xe84210 3 0 5
	Trap1En 0 0
	Trap1SMUIntr 3 3
	Trap1CrossTrigger 24 27
regTRAP2_ADDRESS_HI 0 0xe84223 1 0 5
	Trap2AddrHi 0 31
regTRAP2_ADDRESS_HI_MASK 0 0xe84227 1 0 5
	Trap2AddrHiMask 0 31
regTRAP2_ADDRESS_LO 0 0xe84222 1 0 5
	Trap2AddrLo 2 31
regTRAP2_ADDRESS_LO_MASK 0 0xe84226 1 0 5
	Trap2AddrLoMask 2 31
regTRAP2_COMMAND 0 0xe84224 2 0 5
	Trap2Cmd0 0 5
	Trap2Cmd1 8 13
regTRAP2_COMMAND_MASK 0 0xe84228 2 0 5
	Trap2Cmd0Mask 0 5
	Trap2Cmd1Mask 8 13
regTRAP2_CONTROL0 0 0xe84220 3 0 5
	Trap2En 0 0
	Trap2SMUIntr 3 3
	Trap2CrossTrigger 24 27
regTRAP3_ADDRESS_HI 0 0xe84233 1 0 5
	Trap3AddrHi 0 31
regTRAP3_ADDRESS_HI_MASK 0 0xe84237 1 0 5
	Trap3AddrHiMask 0 31
regTRAP3_ADDRESS_LO 0 0xe84232 1 0 5
	Trap3AddrLo 2 31
regTRAP3_ADDRESS_LO_MASK 0 0xe84236 1 0 5
	Trap3AddrLoMask 2 31
regTRAP3_COMMAND 0 0xe84234 2 0 5
	Trap3Cmd0 0 5
	Trap3Cmd1 8 13
regTRAP3_COMMAND_MASK 0 0xe84238 2 0 5
	Trap3Cmd0Mask 0 5
	Trap3Cmd1Mask 8 13
regTRAP3_CONTROL0 0 0xe84230 3 0 5
	Trap3En 0 0
	Trap3SMUIntr 3 3
	Trap3CrossTrigger 24 27
regTRAP4_ADDRESS_HI 0 0xe84243 1 0 5
	Trap4AddrHi 0 31
regTRAP4_ADDRESS_HI_MASK 0 0xe84247 1 0 5
	Trap4AddrHiMask 0 31
regTRAP4_ADDRESS_LO 0 0xe84242 1 0 5
	Trap4AddrLo 2 31
regTRAP4_ADDRESS_LO_MASK 0 0xe84246 1 0 5
	Trap4AddrLoMask 2 31
regTRAP4_COMMAND 0 0xe84244 2 0 5
	Trap4Cmd0 0 5
	Trap4Cmd1 8 13
regTRAP4_COMMAND_MASK 0 0xe84248 2 0 5
	Trap4Cmd0Mask 0 5
	Trap4Cmd1Mask 8 13
regTRAP4_CONTROL0 0 0xe84240 3 0 5
	Trap4En 0 0
	Trap4SMUIntr 3 3
	Trap4CrossTrigger 24 27
regTRAP5_ADDRESS_HI 0 0xe84253 1 0 5
	Trap5AddrHi 0 31
regTRAP5_ADDRESS_HI_MASK 0 0xe84257 1 0 5
	Trap5AddrHiMask 0 31
regTRAP5_ADDRESS_LO 0 0xe84252 1 0 5
	Trap5AddrLo 2 31
regTRAP5_ADDRESS_LO_MASK 0 0xe84256 1 0 5
	Trap5AddrLoMask 2 31
regTRAP5_COMMAND 0 0xe84254 2 0 5
	Trap5Cmd0 0 5
	Trap5Cmd1 8 13
regTRAP5_COMMAND_MASK 0 0xe84258 2 0 5
	Trap5Cmd0Mask 0 5
	Trap5Cmd1Mask 8 13
regTRAP5_CONTROL0 0 0xe84250 3 0 5
	Trap5En 0 0
	Trap5SMUIntr 3 3
	Trap5CrossTrigger 24 27
regTRAP6_ADDRESS_HI 0 0xe84263 1 0 5
	Trap6AddrHi 0 31
regTRAP6_ADDRESS_HI_MASK 0 0xe84267 1 0 5
	Trap6AddrHiMask 0 31
regTRAP6_ADDRESS_LO 0 0xe84262 1 0 5
	Trap6AddrLo 2 31
regTRAP6_ADDRESS_LO_MASK 0 0xe84266 1 0 5
	Trap6AddrLoMask 2 31
regTRAP6_COMMAND 0 0xe84264 2 0 5
	Trap6Cmd0 0 5
	Trap6Cmd1 8 13
regTRAP6_COMMAND_MASK 0 0xe84268 2 0 5
	Trap6Cmd0Mask 0 5
	Trap6Cmd1Mask 8 13
regTRAP6_CONTROL0 0 0xe84260 3 0 5
	Trap6En 0 0
	Trap6SMUIntr 3 3
	Trap6CrossTrigger 24 27
regTRAP7_ADDRESS_HI 0 0xe84273 1 0 5
	Trap7AddrHi 0 31
regTRAP7_ADDRESS_HI_MASK 0 0xe84277 1 0 5
	Trap7AddrHiMask 0 31
regTRAP7_ADDRESS_LO 0 0xe84272 1 0 5
	Trap7AddrLo 2 31
regTRAP7_ADDRESS_LO_MASK 0 0xe84276 1 0 5
	Trap7AddrLoMask 2 31
regTRAP7_COMMAND 0 0xe84274 2 0 5
	Trap7Cmd0 0 5
	Trap7Cmd1 8 13
regTRAP7_COMMAND_MASK 0 0xe84278 2 0 5
	Trap7Cmd0Mask 0 5
	Trap7Cmd1Mask 8 13
regTRAP7_CONTROL0 0 0xe84270 3 0 5
	Trap7En 0 0
	Trap7SMUIntr 3 3
	Trap7CrossTrigger 24 27
regTRAP8_ADDRESS_HI 0 0xe84283 1 0 5
	Trap8AddrHi 0 31
regTRAP8_ADDRESS_HI_MASK 0 0xe84287 1 0 5
	Trap8AddrHiMask 0 31
regTRAP8_ADDRESS_LO 0 0xe84282 1 0 5
	Trap8AddrLo 2 31
regTRAP8_ADDRESS_LO_MASK 0 0xe84286 1 0 5
	Trap8AddrLoMask 2 31
regTRAP8_COMMAND 0 0xe84284 2 0 5
	Trap8Cmd0 0 5
	Trap8Cmd1 8 13
regTRAP8_COMMAND_MASK 0 0xe84288 2 0 5
	Trap8Cmd0Mask 0 5
	Trap8Cmd1Mask 8 13
regTRAP8_CONTROL0 0 0xe84280 3 0 5
	Trap8En 0 0
	Trap8SMUIntr 3 3
	Trap8CrossTrigger 24 27
regTRAP9_ADDRESS_HI 0 0xe84293 1 0 5
	Trap9AddrHi 0 31
regTRAP9_ADDRESS_HI_MASK 0 0xe84297 1 0 5
	Trap9AddrHiMask 0 31
regTRAP9_ADDRESS_LO 0 0xe84292 1 0 5
	Trap9AddrLo 2 31
regTRAP9_ADDRESS_LO_MASK 0 0xe84296 1 0 5
	Trap9AddrLoMask 2 31
regTRAP9_COMMAND 0 0xe84294 2 0 5
	Trap9Cmd0 0 5
	Trap9Cmd1 8 13
regTRAP9_COMMAND_MASK 0 0xe84298 2 0 5
	Trap9Cmd0Mask 0 5
	Trap9Cmd1Mask 8 13
regTRAP9_CONTROL0 0 0xe84290 3 0 5
	Trap9En 0 0
	Trap9SMUIntr 3 3
	Trap9CrossTrigger 24 27
regTRAP_REQUEST0 0 0xe84101 1 0 5
	TrapReqAddrLo 2 31
regTRAP_REQUEST1 0 0xe84102 1 0 5
	TrapReqAddrHi 0 31
regTRAP_REQUEST2 0 0xe84103 3 0 5
	TrapReqCmd 0 5
	TrapAttr 8 15
	TrapReqLen 16 21
regTRAP_REQUEST3 0 0xe84104 7 0 5
	TrapReqVC 0 2
	TrapReqBlockLevel 4 5
	TrapReqChain 6 6
	TrapReqIO 7 7
	TrapReqPassPW 8 8
	TrapReqRspPassPW 9 9
	TrapReqUnitID 16 21
regTRAP_REQUEST4 0 0xe84105 1 0 5
	TrapReqSecLevel 0 3
regTRAP_REQUEST5 0 0xe84106 3 0 5
	TrapReqDataVC 0 2
	TrapReqDataErr 4 4
	TrapReqDataParity 8 15
regTRAP_REQUEST_DATA0 0 0xe84110 1 0 5
	TrapReqData0 0 31
regTRAP_REQUEST_DATA1 0 0xe84111 1 0 5
	TrapReqData1 0 31
regTRAP_REQUEST_DATA10 0 0xe8411a 1 0 5
	TrapReqData10 0 31
regTRAP_REQUEST_DATA11 0 0xe8411b 1 0 5
	TrapReqData11 0 31
regTRAP_REQUEST_DATA12 0 0xe8411c 1 0 5
	TrapReqData12 0 31
regTRAP_REQUEST_DATA13 0 0xe8411d 1 0 5
	TrapReqData13 0 31
regTRAP_REQUEST_DATA14 0 0xe8411e 1 0 5
	TrapReqData14 0 31
regTRAP_REQUEST_DATA15 0 0xe8411f 1 0 5
	TrapReqData15 0 31
regTRAP_REQUEST_DATA2 0 0xe84112 1 0 5
	TrapReqData2 0 31
regTRAP_REQUEST_DATA3 0 0xe84113 1 0 5
	TrapReqData3 0 31
regTRAP_REQUEST_DATA4 0 0xe84114 1 0 5
	TrapReqData4 0 31
regTRAP_REQUEST_DATA5 0 0xe84115 1 0 5
	TrapReqData5 0 31
regTRAP_REQUEST_DATA6 0 0xe84116 1 0 5
	TrapReqData6 0 31
regTRAP_REQUEST_DATA7 0 0xe84117 1 0 5
	TrapReqData7 0 31
regTRAP_REQUEST_DATA8 0 0xe84118 1 0 5
	TrapReqData8 0 31
regTRAP_REQUEST_DATA9 0 0xe84119 1 0 5
	TrapReqData9 0 31
regTRAP_REQUEST_DATASTRB0 0 0xe84108 1 0 5
	TrapReqDataBytEn0 0 31
regTRAP_REQUEST_DATASTRB1 0 0xe84109 1 0 5
	TrapReqDataBytEn1 0 31
regTRAP_RESPONSE0 0 0xe84131 3 0 5
	TrapRspPassPW 0 0
	TrapRspStatus 4 7
	TrapRspDataStatus 16 23
regTRAP_RESPONSE_CONTROL 0 0xe84130 2 0 5
	TrapRspTrigger 0 0
	TrapRspReqPassthru 1 1
regTRAP_RESPONSE_DATA0 0 0xe84140 1 0 5
	TrapRdRspData0 0 31
regTRAP_RESPONSE_DATA1 0 0xe84141 1 0 5
	TrapRdRspData1 0 31
regTRAP_RESPONSE_DATA10 0 0xe8414a 1 0 5
	TrapRdRspData10 0 31
regTRAP_RESPONSE_DATA11 0 0xe8414b 1 0 5
	TrapRdRspData11 0 31
regTRAP_RESPONSE_DATA12 0 0xe8414c 1 0 5
	TrapRdRspData12 0 31
regTRAP_RESPONSE_DATA13 0 0xe8414d 1 0 5
	TrapRdRspData13 0 31
regTRAP_RESPONSE_DATA14 0 0xe8414e 1 0 5
	TrapRdRspData14 0 31
regTRAP_RESPONSE_DATA15 0 0xe8414f 1 0 5
	TrapRdRspData15 0 31
regTRAP_RESPONSE_DATA2 0 0xe84142 1 0 5
	TrapRdRspData2 0 31
regTRAP_RESPONSE_DATA3 0 0xe84143 1 0 5
	TrapRdRspData3 0 31
regTRAP_RESPONSE_DATA4 0 0xe84144 1 0 5
	TrapRdRspData4 0 31
regTRAP_RESPONSE_DATA5 0 0xe84145 1 0 5
	TrapRdRspData5 0 31
regTRAP_RESPONSE_DATA6 0 0xe84146 1 0 5
	TrapRdRspData6 0 31
regTRAP_RESPONSE_DATA7 0 0xe84147 1 0 5
	TrapRdRspData7 0 31
regTRAP_RESPONSE_DATA8 0 0xe84148 1 0 5
	TrapRdRspData8 0 31
regTRAP_RESPONSE_DATA9 0 0xe84149 1 0 5
	TrapRdRspData9 0 31
regTRAP_STATUS 0 0xe84100 2 0 5
	TrapReqValid 0 0
	TrapNumber 8 11
regUSB_QoS_CNTL 0 0xe85011 6 0 5
	UnitID0 0 6
	UnitID0QoSPriority 8 11
	UnitID0Enable 12 12
	UnitID1 16 22
	UnitID1QoSPriority 24 27
	UnitID1Enable 28 28
