
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack max 2.99

==========================================================================
global route report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 2.01 fmax = 497.80

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.35 source latency clk_div_counter[0]$_DFFE_PN0P_/CLK ^
  -0.35 target latency shift_reg[7]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: clk_div_counter[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input4/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01    0.07    0.47    0.67 ^ input4/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net3 (net)
                  0.07    0.00    0.67 ^ place17/A (sky130_fd_sc_hd__buf_4)
    28    0.16    0.44    0.40    1.07 ^ place17/X (sky130_fd_sc_hd__buf_4)
                                         net16 (net)
                  0.44    0.01    1.08 ^ clk_div_counter[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.08   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.06    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.06    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.05    0.17    0.23    0.35 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.17    0.00    0.35 ^ clk_div_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.35   clock reconvergence pessimism
                          0.46    0.82   library removal time
                                  0.82   data required time
-----------------------------------------------------------------------------
                                  0.82   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)


Startpoint: serial_in (input port clocked by core_clock)
Endpoint: shift_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ serial_in (in)
                                         serial_in (net)
                  0.00    0.00    0.20 ^ input5/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.06    0.46    0.66 ^ input5/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net4 (net)
                  0.06    0.00    0.66 ^ _113_/A1 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.05    0.13    0.79 ^ _113_/X (sky130_fd_sc_hd__a22o_1)
                                         _028_ (net)
                  0.05    0.00    0.79 ^ shift_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.06    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.06    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.05    0.17    0.23    0.35 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.17    0.00    0.35 ^ shift_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.35   clock reconvergence pessimism
                         -0.02    0.34   library hold time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFF_PN1_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input4/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01    0.07    0.47    0.67 ^ input4/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net3 (net)
                  0.07    0.00    0.67 ^ place17/A (sky130_fd_sc_hd__buf_4)
    28    0.16    0.44    0.40    1.07 ^ place17/X (sky130_fd_sc_hd__buf_4)
                                         net16 (net)
                  0.44    0.01    1.08 ^ state[0]$_DFF_PN1_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  1.08   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.06    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.06    0.00    5.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    15    0.05    0.17    0.23    5.35 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.17    0.00    5.35 ^ state[0]$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.00    5.35   clock reconvergence pessimism
                          0.13    5.49   library recovery time
                                  5.49   data required time
-----------------------------------------------------------------------------
                                  5.49   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  4.41   slack (MET)


Startpoint: clk_div_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.06    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.06    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.05    0.17    0.23    0.35 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.17    0.00    0.35 ^ clk_div_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.12    0.42    0.78 ^ clk_div_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         clk_div_counter[0] (net)
                  0.12    0.00    0.78 ^ _075_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.05    0.08    0.85 v _075_/Y (sky130_fd_sc_hd__inv_1)
                                         _005_ (net)
                  0.05    0.00    0.85 v _122_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.08    0.24    1.09 v _122_/COUT (sky130_fd_sc_hd__ha_1)
                                         _007_ (net)
                  0.08    0.00    1.09 v _077_/C (sky130_fd_sc_hd__and4b_1)
    12    0.04    0.21    0.35    1.44 v _077_/X (sky130_fd_sc_hd__and4b_1)
                                         _049_ (net)
                  0.21    0.00    1.44 v _080_/A (sky130_fd_sc_hd__nor2b_1)
    10    0.04    0.68    0.60    2.04 ^ _080_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _052_ (net)
                  0.68    0.00    2.04 ^ _082_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.28    2.32 ^ _082_/X (sky130_fd_sc_hd__mux2_2)
                                         _011_ (net)
                  0.05    0.00    2.32 ^ bit_counter[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.32   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.06    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.06    0.00    5.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.05    0.17    0.23    5.35 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.17    0.00    5.35 ^ bit_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.35   clock reconvergence pessimism
                         -0.04    5.31   library setup time
                                  5.31   data required time
-----------------------------------------------------------------------------
                                  5.31   data required time
                                 -2.32   data arrival time
-----------------------------------------------------------------------------
                                  2.99   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFF_PN1_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input4/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01    0.07    0.47    0.67 ^ input4/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net3 (net)
                  0.07    0.00    0.67 ^ place17/A (sky130_fd_sc_hd__buf_4)
    28    0.16    0.44    0.40    1.07 ^ place17/X (sky130_fd_sc_hd__buf_4)
                                         net16 (net)
                  0.44    0.01    1.08 ^ state[0]$_DFF_PN1_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  1.08   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.06    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.06    0.00    5.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    15    0.05    0.17    0.23    5.35 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.17    0.00    5.35 ^ state[0]$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.00    5.35   clock reconvergence pessimism
                          0.13    5.49   library recovery time
                                  5.49   data required time
-----------------------------------------------------------------------------
                                  5.49   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  4.41   slack (MET)


Startpoint: clk_div_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.06    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.06    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.05    0.17    0.23    0.35 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.17    0.00    0.35 ^ clk_div_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.12    0.42    0.78 ^ clk_div_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         clk_div_counter[0] (net)
                  0.12    0.00    0.78 ^ _075_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.05    0.08    0.85 v _075_/Y (sky130_fd_sc_hd__inv_1)
                                         _005_ (net)
                  0.05    0.00    0.85 v _122_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.08    0.24    1.09 v _122_/COUT (sky130_fd_sc_hd__ha_1)
                                         _007_ (net)
                  0.08    0.00    1.09 v _077_/C (sky130_fd_sc_hd__and4b_1)
    12    0.04    0.21    0.35    1.44 v _077_/X (sky130_fd_sc_hd__and4b_1)
                                         _049_ (net)
                  0.21    0.00    1.44 v _080_/A (sky130_fd_sc_hd__nor2b_1)
    10    0.04    0.68    0.60    2.04 ^ _080_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _052_ (net)
                  0.68    0.00    2.04 ^ _082_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.28    2.32 ^ _082_/X (sky130_fd_sc_hd__mux2_2)
                                         _011_ (net)
                  0.05    0.00    2.32 ^ bit_counter[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.32   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.06    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.06    0.00    5.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.05    0.17    0.23    5.35 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.17    0.00    5.35 ^ bit_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.35   clock reconvergence pessimism
                         -0.04    5.31   library setup time
                                  5.31   data required time
-----------------------------------------------------------------------------
                                  5.31   data required time
                                 -2.32   data arrival time
-----------------------------------------------------------------------------
                                  2.99   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.8131084442138672

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
1.49691903591156

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5432

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.04425892233848572

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.05036399886012077

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8788

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: clk_div_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.23    0.35 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.35 ^ clk_div_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.42    0.78 ^ clk_div_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.08    0.85 v _075_/Y (sky130_fd_sc_hd__inv_1)
   0.24    1.09 v _122_/COUT (sky130_fd_sc_hd__ha_1)
   0.35    1.44 v _077_/X (sky130_fd_sc_hd__and4b_1)
   0.60    2.04 ^ _080_/Y (sky130_fd_sc_hd__nor2b_1)
   0.28    2.32 ^ _082_/X (sky130_fd_sc_hd__mux2_2)
   0.00    2.32 ^ bit_counter[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           2.32   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.23    5.35 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    5.35 ^ bit_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.35   clock reconvergence pessimism
  -0.04    5.31   library setup time
           5.31   data required time
---------------------------------------------------------
           5.31   data required time
          -2.32   data arrival time
---------------------------------------------------------
           2.99   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_done$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_done$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.23    0.35 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.35 ^ rx_done$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.39    0.74 ^ rx_done$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.05    0.79 v _111_/Y (sky130_fd_sc_hd__nand2_1)
   0.05    0.85 ^ _112_/Y (sky130_fd_sc_hd__nand2_1)
   0.00    0.85 ^ rx_done$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.85   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.23    0.35 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.35 ^ rx_done$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.35   clock reconvergence pessimism
  -0.02    0.34   library hold time
           0.34   data required time
---------------------------------------------------------
           0.34   data required time
          -0.85   data arrival time
---------------------------------------------------------
           0.51   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.3546

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.3549

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
2.3194

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
2.9912

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
128.964387

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.20e-04   8.60e-05   3.64e-10   4.05e-04  53.3%
Combinational          1.41e-04   9.10e-05   2.73e-10   2.32e-04  30.5%
Clock                  4.48e-05   7.86e-05   2.10e-11   1.23e-04  16.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.05e-04   2.56e-04   6.58e-10   7.61e-04 100.0%
                          66.4%      33.6%       0.0%
