library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all; 
use std.textio.all;


entity mem_ro is

	port (
		address : in std_logic_vector(7 downto 0);
		dataout : out std_logic_vector(31 downto 0)
		);
end entity mem_ro;