# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Assignment2.srcs/sources_1/imports/new/16_bit_reg.vhd" \
"../../../../Assignment2.srcs/sources_1/imports/new/decoder_3to8.vhd" \
"../../../../Assignment2.srcs/sources_1/imports/new/mux8_16bit.vhd" \
"../../../../Assignment2.srcs/sources_1/imports/new/register_file.vhd" \
"../../../../Assignment2.srcs/register_file_sim/new/registerfile_tb.vhd" \

# Do not sort compile order
nosort
