digraph "CFG for '_Z11gpu_mix32_1PljPiS0_iPtijiii' function" {
	label="CFG for '_Z11gpu_mix32_1PljPiS0_iPtijiii' function";

	Node0x5a78ac0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%11:\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %14 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %15 = getelementptr i8, i8 addrspace(4)* %14, i64 4\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 4, !range !5, !invariant.load !6\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %13, %18\l  %20 = add i32 %19, %12\l  %21 = icmp slt i32 %20, %4\l  br i1 %21, label %22, label %49\l|{<s0>T|<s1>F}}"];
	Node0x5a78ac0:s0 -> Node0x5a7b5d0;
	Node0x5a78ac0:s1 -> Node0x5a7b660;
	Node0x5a7b5d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%22:\l22:                                               \l  %23 = shl nsw i32 %20, 1\l  %24 = sext i32 %20 to i64\l  %25 = getelementptr inbounds i64, i64 addrspace(1)* %0, i64 %24\l  %26 = load i64, i64 addrspace(1)* %25, align 8, !tbaa !7, !amdgpu.noclobber\l... !6\l  %27 = lshr i64 %26, 32\l  %28 = sext i32 %23 to i64\l  %29 = getelementptr inbounds i16, i16 addrspace(1)* %5, i64 %28\l  %30 = insertelement \<2 x i64\> poison, i64 %26, i64 0\l  %31 = insertelement \<2 x i64\> %30, i64 %27, i64 1\l  %32 = trunc \<2 x i64\> %31 to \<2 x i32\>\l  %33 = insertelement \<2 x i32\> poison, i32 %7, i64 0\l  %34 = shufflevector \<2 x i32\> %33, \<2 x i32\> poison, \<2 x i32\>\l... zeroinitializer\l  %35 = and \<2 x i32\> %34, %32\l  %36 = trunc \<2 x i32\> %35 to \<2 x i16\>\l  %37 = bitcast i16 addrspace(1)* %29 to \<2 x i16\> addrspace(1)*\l  store \<2 x i16\> %36, \<2 x i16\> addrspace(1)* %37, align 2, !tbaa !11\l  %38 = extractelement \<2 x i32\> %32, i64 0\l  %39 = ashr i32 %38, %10\l  %40 = extractelement \<2 x i32\> %32, i64 1\l  %41 = ashr i32 %40, %10\l  %42 = mul nsw i32 %39, %6\l  %43 = mul nsw i32 %41, %8\l  %44 = add nsw i32 %43, %42\l  %45 = ashr i32 %44, %9\l  %46 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %24\l  store i32 %45, i32 addrspace(1)* %46, align 4, !tbaa !13\l  %47 = sub nsw i32 %39, %41\l  %48 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %24\l  store i32 %47, i32 addrspace(1)* %48, align 4, !tbaa !13\l  br label %49\l}"];
	Node0x5a7b5d0 -> Node0x5a7b660;
	Node0x5a7b660 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%49:\l49:                                               \l  ret void\l}"];
}
