/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire [6:0] _03_;
  wire [4:0] _04_;
  reg [3:0] _05_;
  reg [3:0] _06_;
  reg [17:0] _07_;
  wire [5:0] _08_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [16:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire [10:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire [3:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [28:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = celloutsig_0_0z ? celloutsig_0_3z[1] : celloutsig_0_9z;
  assign celloutsig_0_0z = !(in_data[69] ? in_data[45] : in_data[6]);
  assign celloutsig_0_6z = !(celloutsig_0_0z ? celloutsig_0_3z[4] : celloutsig_0_1z);
  assign celloutsig_0_65z = !(celloutsig_0_50z ? celloutsig_0_20z : celloutsig_0_10z[2]);
  assign celloutsig_0_76z = !(celloutsig_0_49z ? celloutsig_0_65z : _00_);
  assign celloutsig_1_11z = !(celloutsig_1_0z ? celloutsig_1_0z : _01_);
  assign celloutsig_0_32z = ~((celloutsig_0_13z | celloutsig_0_23z) & (celloutsig_0_23z | celloutsig_0_11z));
  assign celloutsig_0_41z = ~((celloutsig_0_19z | celloutsig_0_18z[1]) & (celloutsig_0_32z | in_data[14]));
  assign celloutsig_0_23z = ~((celloutsig_0_11z | celloutsig_0_7z[1]) & (in_data[68] | celloutsig_0_9z));
  assign celloutsig_0_47z = celloutsig_0_11z | ~(celloutsig_0_35z);
  assign celloutsig_0_5z = in_data[42] | ~(celloutsig_0_1z);
  assign celloutsig_0_50z = celloutsig_0_37z | ~(celloutsig_0_5z);
  assign celloutsig_0_22z = celloutsig_0_13z | ~(celloutsig_0_1z);
  assign celloutsig_0_42z = ~(celloutsig_0_26z ^ celloutsig_0_39z[0]);
  assign celloutsig_0_43z = ~(celloutsig_0_27z ^ celloutsig_0_17z);
  assign celloutsig_0_11z = ~(celloutsig_0_2z ^ celloutsig_0_9z);
  assign celloutsig_0_24z = ~(celloutsig_0_2z ^ celloutsig_0_3z[3]);
  assign celloutsig_0_27z = ~(celloutsig_0_24z ^ celloutsig_0_23z);
  assign celloutsig_0_29z = ~(celloutsig_0_5z ^ celloutsig_0_7z[0]);
  assign celloutsig_0_30z = { celloutsig_0_8z[1:0], celloutsig_0_1z } + celloutsig_0_25z[2:0];
  assign celloutsig_0_4z = { celloutsig_0_3z[5:1], celloutsig_0_2z } + { celloutsig_0_3z[5:4], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_10z = celloutsig_0_8z[5:2] + { celloutsig_0_8z[5:4], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_18z = _02_ + { celloutsig_0_3z[3:0], celloutsig_0_0z };
  assign celloutsig_0_28z = { _02_, celloutsig_0_9z, celloutsig_0_27z } + { celloutsig_0_18z[2:0], _00_, _03_[2:1], celloutsig_0_2z };
  reg [10:0] _33_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _33_ <= 11'h000;
    else _33_ <= { celloutsig_0_25z[9:0], celloutsig_0_1z };
  assign out_data[10:0] = _33_;
  reg [4:0] _34_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[128])
    if (clkin_data[128]) _34_ <= 5'h00;
    else _34_ <= { in_data[166:163], celloutsig_1_0z };
  assign { _01_, _04_[3:0] } = _34_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _05_ <= 4'h0;
    else _05_ <= { _04_[2], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _06_ <= 4'h0;
    else _06_ <= { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[128])
    if (!clkin_data[128]) _07_ <= 18'h00000;
    else _07_ <= { celloutsig_1_2z[4:3], celloutsig_1_0z, _06_, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_15z, _01_, _04_[3:0] };
  reg [2:0] _38_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _38_ <= 3'h0;
    else _38_ <= celloutsig_0_4z[2:0];
  assign { _00_, _03_[2:1] } = _38_;
  reg [5:0] _39_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _39_ <= 6'h00;
    else _39_ <= celloutsig_0_3z;
  assign { _02_, _08_[0] } = _39_;
  assign celloutsig_0_3z = { in_data[29:26], celloutsig_0_2z, celloutsig_0_1z } / { 1'h1, in_data[11:8], in_data[0] };
  assign celloutsig_0_35z = celloutsig_0_18z[3:0] == { celloutsig_0_30z[0], celloutsig_0_31z, celloutsig_0_29z, celloutsig_0_17z };
  assign celloutsig_1_4z = { celloutsig_1_2z[1:0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z } == { _01_, _04_[3:0] };
  assign celloutsig_1_0z = in_data[134:132] <= in_data[160:158];
  assign celloutsig_1_3z = { _01_, _04_[3:0], _01_, _04_[3:0] } <= { _01_, _04_[3:0], _01_, _04_[3:0] };
  assign celloutsig_1_18z = { in_data[161:158], celloutsig_1_0z, celloutsig_1_0z, _01_, _04_[3:0] } <= { celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_11z };
  assign celloutsig_1_19z = { in_data[103:97], celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_4z, _05_ } <= { _07_[11:1], celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_2z = in_data[9:5] <= { in_data[20:18], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_45z = { celloutsig_0_31z, celloutsig_0_41z, celloutsig_0_43z } < { _00_, _03_[2:1] };
  assign celloutsig_0_46z = { _02_, _08_[0], celloutsig_0_27z, celloutsig_0_23z } < { _03_[2:1], celloutsig_0_42z, celloutsig_0_43z, celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_29z, celloutsig_0_13z };
  assign celloutsig_0_36z = { _03_[2:1], celloutsig_0_35z, celloutsig_0_7z, celloutsig_0_7z } % { 1'h1, celloutsig_0_28z[2:0], celloutsig_0_4z, celloutsig_0_17z };
  assign celloutsig_0_7z = { celloutsig_0_4z[4:2], celloutsig_0_0z } * { in_data[68:66], celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[169:166], celloutsig_1_0z } * { _01_, _04_[3:0] };
  assign celloutsig_1_7z = { _04_[1:0], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z } * { in_data[111], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_12z = { in_data[181:154], celloutsig_1_4z } * { celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_11z, _05_, celloutsig_1_11z, celloutsig_1_4z };
  assign celloutsig_1_15z = celloutsig_1_8z[8:6] * celloutsig_1_2z[3:1];
  assign celloutsig_1_16z = celloutsig_1_12z[28:26] * celloutsig_1_12z[14:12];
  assign celloutsig_1_5z = { celloutsig_1_2z[2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, _01_, _04_[3:0] } != { _01_, _04_[3:0], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_9z = { celloutsig_0_8z[2:0], celloutsig_0_4z } != { celloutsig_0_3z[4:0], celloutsig_0_7z };
  assign celloutsig_0_1z = in_data[57:54] != in_data[83:80];
  assign celloutsig_0_19z = { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_8z } != { celloutsig_0_13z, _00_, _03_[2:1], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_0_49z = { celloutsig_0_28z[5], celloutsig_0_27z, celloutsig_0_39z, celloutsig_0_48z, celloutsig_0_45z, celloutsig_0_22z, celloutsig_0_47z, celloutsig_0_27z } !== { celloutsig_0_25z[10:3], celloutsig_0_22z, celloutsig_0_38z };
  assign celloutsig_0_14z = { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_13z } !== { celloutsig_0_12z[7:6], celloutsig_0_10z };
  assign celloutsig_0_38z = celloutsig_0_20z & celloutsig_0_36z[2];
  assign celloutsig_0_20z = celloutsig_0_0z & celloutsig_0_8z[3];
  assign celloutsig_0_8z = in_data[71:66] >>> in_data[65:60];
  assign celloutsig_0_12z = { in_data[40:35], celloutsig_0_5z, celloutsig_0_5z } >>> { celloutsig_0_4z[2], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_25z = { celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_13z, _00_, _03_[2:1], celloutsig_0_10z } >>> { _02_[2:0], _08_[0], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_39z = celloutsig_0_4z[5:3] ^ { celloutsig_0_12z[1], celloutsig_0_5z, celloutsig_0_35z };
  assign celloutsig_1_8z = { in_data[113:104], celloutsig_1_6z } ^ in_data[181:171];
  assign celloutsig_0_31z = ~((celloutsig_0_25z[13] & celloutsig_0_0z) | celloutsig_0_8z[4]);
  assign celloutsig_0_37z = ~((celloutsig_0_23z & celloutsig_0_14z) | celloutsig_0_5z);
  assign celloutsig_0_48z = ~((celloutsig_0_46z & celloutsig_0_18z[2]) | celloutsig_0_31z);
  assign celloutsig_1_10z = ~((_04_[2] & celloutsig_1_5z) | celloutsig_1_6z);
  assign celloutsig_0_17z = ~((celloutsig_0_1z & celloutsig_0_1z) | celloutsig_0_5z);
  assign celloutsig_0_26z = ~((_03_[1] & celloutsig_0_24z) | celloutsig_0_5z);
  assign celloutsig_1_6z = ~((celloutsig_1_4z & celloutsig_1_5z) | (celloutsig_1_4z & celloutsig_1_0z));
  assign celloutsig_1_14z = ~((_05_[1] & celloutsig_1_2z[3]) | (celloutsig_1_0z & celloutsig_1_3z));
  assign { _03_[6:3], _03_[0] } = { celloutsig_0_18z[2:0], _00_, celloutsig_0_2z };
  assign _04_[4] = _01_;
  assign _08_[5:1] = _02_;
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z };
endmodule
