// Seed: 1202627074
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output id_19;
  output id_18;
  inout id_17;
  input id_16;
  inout id_15;
  inout id_14;
  inout id_13;
  output id_12;
  inout id_11;
  inout id_10;
  input id_9;
  output id_8;
  output id_7;
  output id_6;
  output id_5;
  output id_4;
  input id_3;
  inout id_2;
  inout id_1;
  assign id_13 = 1;
  if (id_17) begin
    logic id_19 = 1;
    initial @(posedge id_15 or posedge 1 & 1'h0 - "" & 1) id_18 = 1'b0;
    assign id_12 = id_17;
    defparam id_20.id_21 = id_9;
    assign id_19 = id_9;
  end else assign id_10 = id_14;
endmodule
