/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.06
Build    : 1.1.1
Hash     : 9567da9
Date     : Jun  6 2024
Type     : Engineering
Log Time   : Thu Jun  6 10:12:57 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 7
# Timing Graph Levels: 10

#Path 1
Startpoint: ModByteWr.Dout[7].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Dout[7].outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Dout[7].C[0] (dffre)                                   0.894     0.894
ModByteWr.Dout[7].Q[0] (dffre) [clock-to-output]                 0.154     1.048
out:ModByteWr.Dout[7].outpad[0] (.output)                        3.946     4.994
data arrival time                                                          4.994

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                           -0.100     2.400
data required time                                                         2.400
--------------------------------------------------------------------------------
data required time                                                         2.400
data arrival time                                                         -4.994
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.594


#Path 2
Startpoint: ModByteWr.Dout[5].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Dout[5].outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Dout[5].C[0] (dffre)                                   0.894     0.894
ModByteWr.Dout[5].Q[0] (dffre) [clock-to-output]                 0.154     1.048
out:ModByteWr.Dout[5].outpad[0] (.output)                        3.940     4.988
data arrival time                                                          4.988

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                           -0.100     2.400
data required time                                                         2.400
--------------------------------------------------------------------------------
data required time                                                         2.400
data arrival time                                                         -4.988
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.588


#Path 3
Startpoint: ModByteWr.Dout[6].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Dout[6].outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Dout[6].C[0] (dffre)                                   0.894     0.894
ModByteWr.Dout[6].Q[0] (dffre) [clock-to-output]                 0.154     1.048
out:ModByteWr.Dout[6].outpad[0] (.output)                        3.824     4.872
data arrival time                                                          4.872

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                           -0.100     2.400
data required time                                                         2.400
--------------------------------------------------------------------------------
data required time                                                         2.400
data arrival time                                                         -4.872
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.472


#Path 4
Startpoint: ModByteWr.We.Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.We.outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.We.C[0] (dffre)                                        0.894     0.894
ModByteWr.We.Q[0] (dffre) [clock-to-output]                      0.154     1.048
out:ModByteWr.We.outpad[0] (.output)                             3.769     4.818
data arrival time                                                          4.818

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                           -0.100     2.400
data required time                                                         2.400
--------------------------------------------------------------------------------
data required time                                                         2.400
data arrival time                                                         -4.818
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.418


#Path 5
Startpoint: ModByteWr.Dout[3].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Dout[3].outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Dout[3].C[0] (dffre)                                   0.894     0.894
ModByteWr.Dout[3].Q[0] (dffre) [clock-to-output]                 0.154     1.048
out:ModByteWr.Dout[3].outpad[0] (.output)                        1.431     2.479
data arrival time                                                          2.479

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                           -0.100     2.400
data required time                                                         2.400
--------------------------------------------------------------------------------
data required time                                                         2.400
data arrival time                                                         -2.479
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.079


#Path 6
Startpoint: ModByteWr.Ce.Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Ce.outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Ce.C[0] (dffre)                                        0.894     0.894
ModByteWr.Ce.Q[0] (dffre) [clock-to-output]                      0.154     1.048
out:ModByteWr.Ce.outpad[0] (.output)                             1.431     2.479
data arrival time                                                          2.479

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                           -0.100     2.400
data required time                                                         2.400
--------------------------------------------------------------------------------
data required time                                                         2.400
data arrival time                                                         -2.479
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.079


#Path 7
Startpoint: ModByteWr.Dout[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Dout[2].outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Dout[2].C[0] (dffre)                                   0.894     0.894
ModByteWr.Dout[2].Q[0] (dffre) [clock-to-output]                 0.154     1.048
out:ModByteWr.Dout[2].outpad[0] (.output)                        1.431     2.479
data arrival time                                                          2.479

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                           -0.100     2.400
data required time                                                         2.400
--------------------------------------------------------------------------------
data required time                                                         2.400
data arrival time                                                         -2.479
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.079


#Path 8
Startpoint: ModByteWr.Dout[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Dout[0].outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Dout[0].C[0] (dffre)                                   0.894     0.894
ModByteWr.Dout[0].Q[0] (dffre) [clock-to-output]                 0.154     1.048
out:ModByteWr.Dout[0].outpad[0] (.output)                        1.431     2.479
data arrival time                                                          2.479

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                           -0.100     2.400
data required time                                                         2.400
--------------------------------------------------------------------------------
data required time                                                         2.400
data arrival time                                                         -2.479
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.079


#Path 9
Startpoint: ModByteWr.Dout[4].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Dout[4].outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Dout[4].C[0] (dffre)                                   0.894     0.894
ModByteWr.Dout[4].Q[0] (dffre) [clock-to-output]                 0.154     1.048
out:ModByteWr.Dout[4].outpad[0] (.output)                        1.370     2.418
data arrival time                                                          2.418

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                           -0.100     2.400
data required time                                                         2.400
--------------------------------------------------------------------------------
data required time                                                         2.400
data arrival time                                                         -2.418
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.018


#Path 10
Startpoint: ModByteWr.Dout[1].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Dout[1].outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Dout[1].C[0] (dffre)                                   0.894     0.894
ModByteWr.Dout[1].Q[0] (dffre) [clock-to-output]                 0.154     1.048
out:ModByteWr.Dout[1].outpad[0] (.output)                        1.370     2.418
data arrival time                                                          2.418

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                           -0.100     2.400
data required time                                                         2.400
--------------------------------------------------------------------------------
data required time                                                         2.400
data arrival time                                                         -2.418
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.018


#Path 11
Startpoint: ModByteWr.Current_addr[7].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Current_addr[7].outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                         0.000     0.000
clock source latency                                                    0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                         0.000     0.000
ModByteWr.Current_addr[7].C[0] (dffre)                                  0.894     0.894
ModByteWr.Current_addr[7].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:ModByteWr.Current_addr[7].outpad[0] (.output)                       1.315     2.363
data arrival time                                                                 2.363

clock ModByteWr.Clk (rise edge)                                         2.500     2.500
clock source latency                                                    0.000     2.500
clock uncertainty                                                       0.000     2.500
output external delay                                                  -0.100     2.400
data required time                                                                2.400
---------------------------------------------------------------------------------------
data required time                                                                2.400
data arrival time                                                                -2.363
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.037


#Path 12
Startpoint: ModByteWr.Current_addr[8].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Current_addr[8].outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                         0.000     0.000
clock source latency                                                    0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                         0.000     0.000
ModByteWr.Current_addr[8].C[0] (dffre)                                  0.894     0.894
ModByteWr.Current_addr[8].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:ModByteWr.Current_addr[8].outpad[0] (.output)                       1.312     2.360
data arrival time                                                                 2.360

clock ModByteWr.Clk (rise edge)                                         2.500     2.500
clock source latency                                                    0.000     2.500
clock uncertainty                                                       0.000     2.500
output external delay                                                  -0.100     2.400
data required time                                                                2.400
---------------------------------------------------------------------------------------
data required time                                                                2.400
data arrival time                                                                -2.360
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.040


#Path 13
Startpoint: ModByteWr.Current_addr[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Current_addr[0].outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                         0.000     0.000
clock source latency                                                    0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                         0.000     0.000
ModByteWr.Current_addr[0].C[0] (dffre)                                  0.894     0.894
ModByteWr.Current_addr[0].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:ModByteWr.Current_addr[0].outpad[0] (.output)                       1.312     2.360
data arrival time                                                                 2.360

clock ModByteWr.Clk (rise edge)                                         2.500     2.500
clock source latency                                                    0.000     2.500
clock uncertainty                                                       0.000     2.500
output external delay                                                  -0.100     2.400
data required time                                                                2.400
---------------------------------------------------------------------------------------
data required time                                                                2.400
data arrival time                                                                -2.360
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.040


#Path 14
Startpoint: ModByteWr.Current_addr[11].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Current_addr[11].outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                          0.000     0.000
ModByteWr.Current_addr[11].C[0] (dffre)                                  0.894     0.894
ModByteWr.Current_addr[11].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:ModByteWr.Current_addr[11].outpad[0] (.output)                       1.312     2.360
data arrival time                                                                  2.360

clock ModByteWr.Clk (rise edge)                                          2.500     2.500
clock source latency                                                     0.000     2.500
clock uncertainty                                                        0.000     2.500
output external delay                                                   -0.100     2.400
data required time                                                                 2.400
----------------------------------------------------------------------------------------
data required time                                                                 2.400
data arrival time                                                                 -2.360
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.040


#Path 15
Startpoint: ModByteWr.Current_addr[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Current_addr[2].outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                         0.000     0.000
clock source latency                                                    0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                         0.000     0.000
ModByteWr.Current_addr[2].C[0] (dffre)                                  0.894     0.894
ModByteWr.Current_addr[2].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:ModByteWr.Current_addr[2].outpad[0] (.output)                       1.312     2.360
data arrival time                                                                 2.360

clock ModByteWr.Clk (rise edge)                                         2.500     2.500
clock source latency                                                    0.000     2.500
clock uncertainty                                                       0.000     2.500
output external delay                                                  -0.100     2.400
data required time                                                                2.400
---------------------------------------------------------------------------------------
data required time                                                                2.400
data arrival time                                                                -2.360
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.040


#Path 16
Startpoint: ModByteWr.Current_addr[10].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Current_addr[10].outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                          0.000     0.000
ModByteWr.Current_addr[10].C[0] (dffre)                                  0.894     0.894
ModByteWr.Current_addr[10].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:ModByteWr.Current_addr[10].outpad[0] (.output)                       1.254     2.303
data arrival time                                                                  2.303

clock ModByteWr.Clk (rise edge)                                          2.500     2.500
clock source latency                                                     0.000     2.500
clock uncertainty                                                        0.000     2.500
output external delay                                                   -0.100     2.400
data required time                                                                 2.400
----------------------------------------------------------------------------------------
data required time                                                                 2.400
data arrival time                                                                 -2.303
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.097


#Path 17
Startpoint: ModByteWr.Current_addr[5].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Current_addr[5].outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                         0.000     0.000
clock source latency                                                    0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                         0.000     0.000
ModByteWr.Current_addr[5].C[0] (dffre)                                  0.894     0.894
ModByteWr.Current_addr[5].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:ModByteWr.Current_addr[5].outpad[0] (.output)                       1.254     2.303
data arrival time                                                                 2.303

clock ModByteWr.Clk (rise edge)                                         2.500     2.500
clock source latency                                                    0.000     2.500
clock uncertainty                                                       0.000     2.500
output external delay                                                  -0.100     2.400
data required time                                                                2.400
---------------------------------------------------------------------------------------
data required time                                                                2.400
data arrival time                                                                -2.303
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.097


#Path 18
Startpoint: ModByteWr.Current_addr[13].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Current_addr[13].outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                          0.000     0.000
ModByteWr.Current_addr[13].C[0] (dffre)                                  0.894     0.894
ModByteWr.Current_addr[13].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:ModByteWr.Current_addr[13].outpad[0] (.output)                       1.251     2.299
data arrival time                                                                  2.299

clock ModByteWr.Clk (rise edge)                                          2.500     2.500
clock source latency                                                     0.000     2.500
clock uncertainty                                                        0.000     2.500
output external delay                                                   -0.100     2.400
data required time                                                                 2.400
----------------------------------------------------------------------------------------
data required time                                                                 2.400
data arrival time                                                                 -2.299
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.101


#Path 19
Startpoint: ModByteWr.Current_addr[14].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Current_addr[14].outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                          0.000     0.000
ModByteWr.Current_addr[14].C[0] (dffre)                                  0.894     0.894
ModByteWr.Current_addr[14].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:ModByteWr.Current_addr[14].outpad[0] (.output)                       1.251     2.299
data arrival time                                                                  2.299

clock ModByteWr.Clk (rise edge)                                          2.500     2.500
clock source latency                                                     0.000     2.500
clock uncertainty                                                        0.000     2.500
output external delay                                                   -0.100     2.400
data required time                                                                 2.400
----------------------------------------------------------------------------------------
data required time                                                                 2.400
data arrival time                                                                 -2.299
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.101


#Path 20
Startpoint: ModByteWr.Current_addr[1].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Current_addr[1].outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                         0.000     0.000
clock source latency                                                    0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                         0.000     0.000
ModByteWr.Current_addr[1].C[0] (dffre)                                  0.894     0.894
ModByteWr.Current_addr[1].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:ModByteWr.Current_addr[1].outpad[0] (.output)                       1.251     2.299
data arrival time                                                                 2.299

clock ModByteWr.Clk (rise edge)                                         2.500     2.500
clock source latency                                                    0.000     2.500
clock uncertainty                                                       0.000     2.500
output external delay                                                  -0.100     2.400
data required time                                                                2.400
---------------------------------------------------------------------------------------
data required time                                                                2.400
data arrival time                                                                -2.299
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.101


#Path 21
Startpoint: ModByteWr.Current_addr[6].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Current_addr[6].outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                         0.000     0.000
clock source latency                                                    0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                         0.000     0.000
ModByteWr.Current_addr[6].C[0] (dffre)                                  0.894     0.894
ModByteWr.Current_addr[6].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:ModByteWr.Current_addr[6].outpad[0] (.output)                       1.193     2.242
data arrival time                                                                 2.242

clock ModByteWr.Clk (rise edge)                                         2.500     2.500
clock source latency                                                    0.000     2.500
clock uncertainty                                                       0.000     2.500
output external delay                                                  -0.100     2.400
data required time                                                                2.400
---------------------------------------------------------------------------------------
data required time                                                                2.400
data arrival time                                                                -2.242
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.158


#Path 22
Startpoint: ModByteWr.Current_addr[3].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Current_addr[3].outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                         0.000     0.000
clock source latency                                                    0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                         0.000     0.000
ModByteWr.Current_addr[3].C[0] (dffre)                                  0.894     0.894
ModByteWr.Current_addr[3].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:ModByteWr.Current_addr[3].outpad[0] (.output)                       1.190     2.239
data arrival time                                                                 2.239

clock ModByteWr.Clk (rise edge)                                         2.500     2.500
clock source latency                                                    0.000     2.500
clock uncertainty                                                       0.000     2.500
output external delay                                                  -0.100     2.400
data required time                                                                2.400
---------------------------------------------------------------------------------------
data required time                                                                2.400
data arrival time                                                                -2.239
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.161


#Path 23
Startpoint: ModByteWr.Current_addr[12].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Current_addr[12].outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                          0.000     0.000
ModByteWr.Current_addr[12].C[0] (dffre)                                  0.894     0.894
ModByteWr.Current_addr[12].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:ModByteWr.Current_addr[12].outpad[0] (.output)                       1.132     2.181
data arrival time                                                                  2.181

clock ModByteWr.Clk (rise edge)                                          2.500     2.500
clock source latency                                                     0.000     2.500
clock uncertainty                                                        0.000     2.500
output external delay                                                   -0.100     2.400
data required time                                                                 2.400
----------------------------------------------------------------------------------------
data required time                                                                 2.400
data arrival time                                                                 -2.181
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.219


#Path 24
Startpoint: ModByteWr.Current_addr[4].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Current_addr[4].outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                         0.000     0.000
clock source latency                                                    0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                         0.000     0.000
ModByteWr.Current_addr[4].C[0] (dffre)                                  0.894     0.894
ModByteWr.Current_addr[4].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:ModByteWr.Current_addr[4].outpad[0] (.output)                       1.132     2.181
data arrival time                                                                 2.181

clock ModByteWr.Clk (rise edge)                                         2.500     2.500
clock source latency                                                    0.000     2.500
clock uncertainty                                                       0.000     2.500
output external delay                                                  -0.100     2.400
data required time                                                                2.400
---------------------------------------------------------------------------------------
data required time                                                                2.400
data arrival time                                                                -2.181
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.219


#Path 25
Startpoint: ModByteWr.Current_addr[9].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.Current_addr[9].outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                         0.000     0.000
clock source latency                                                    0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                         0.000     0.000
ModByteWr.Current_addr[9].C[0] (dffre)                                  0.894     0.894
ModByteWr.Current_addr[9].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:ModByteWr.Current_addr[9].outpad[0] (.output)                       1.071     2.120
data arrival time                                                                 2.120

clock ModByteWr.Clk (rise edge)                                         2.500     2.500
clock source latency                                                    0.000     2.500
clock uncertainty                                                       0.000     2.500
output external delay                                                  -0.100     2.400
data required time                                                                2.400
---------------------------------------------------------------------------------------
data required time                                                                2.400
data arrival time                                                                -2.120
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.280


#Path 26
Startpoint: ModByteWr.ACK.Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : out:ModByteWr.ACK.outpad[0] (.output clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.ACK.C[0] (dffre)                                       0.894     0.894
ModByteWr.ACK.Q[0] (dffre) [clock-to-output]                     0.154     1.048
out:ModByteWr.ACK.outpad[0] (.output)                            1.013     2.062
data arrival time                                                          2.062

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                           -0.100     2.400
data required time                                                         2.400
--------------------------------------------------------------------------------
data required time                                                         2.400
data arrival time                                                         -2.062
--------------------------------------------------------------------------------
slack (MET)                                                                0.338


#Path 27
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[2].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names)                        1.559     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.148     1.807
ModByteWr.Current_addr[2].E[0] (dffre)                                                      0.725     2.532
data arrival time                                                                                     2.532

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Current_addr[2].C[0] (dffre)                                                      0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.532
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.831


#Path 28
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[3].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names)                        1.559     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.148     1.807
ModByteWr.Current_addr[3].E[0] (dffre)                                                      0.725     2.532
data arrival time                                                                                     2.532

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Current_addr[3].C[0] (dffre)                                                      0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.532
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.831


#Path 29
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[4].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names)                        1.559     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.148     1.807
ModByteWr.Current_addr[4].E[0] (dffre)                                                      0.725     2.532
data arrival time                                                                                     2.532

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Current_addr[4].C[0] (dffre)                                                      0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.532
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.831


#Path 30
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[5].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names)                        1.559     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.148     1.807
ModByteWr.Current_addr[5].E[0] (dffre)                                                      0.725     2.532
data arrival time                                                                                     2.532

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Current_addr[5].C[0] (dffre)                                                      0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.532
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.831


#Path 31
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[1].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names)                        1.559     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.148     1.807
ModByteWr.Current_addr[1].E[0] (dffre)                                                      0.725     2.532
data arrival time                                                                                     2.532

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Current_addr[1].C[0] (dffre)                                                      0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.532
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.831


#Path 32
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[10].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.894     0.894
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.154     1.048
$abc$6648$new_new_n134__.in[1] (.names)                          0.667     1.716
$abc$6648$new_new_n134__.out[0] (.names)                         0.099     1.815
$abc$2625$li10_li10.in[0] (.names)                               0.485     2.300
$abc$2625$li10_li10.out[0] (.names)                              0.148     2.447
ModByteWr.Next_addr[10].D[0] (dffre)                             0.000     2.447
data arrival time                                                          2.447

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[10].C[0] (dffre)                             0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.447
--------------------------------------------------------------------------------
slack (MET)                                                                0.915


#Path 33
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[9].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.894     0.894
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.154     1.048
$abc$6648$new_new_n134__.in[1] (.names)                          0.667     1.716
$abc$6648$new_new_n134__.out[0] (.names)                         0.099     1.815
$abc$2625$li09_li09.in[0] (.names)                               0.485     2.300
$abc$2625$li09_li09.out[0] (.names)                              0.148     2.447
ModByteWr.Next_addr[9].D[0] (dffre)                              0.000     2.447
data arrival time                                                          2.447

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[9].C[0] (dffre)                              0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.447
--------------------------------------------------------------------------------
slack (MET)                                                                0.915


#Path 34
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[11].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.894     0.894
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.154     1.048
$abc$6648$new_new_n134__.in[1] (.names)                          0.667     1.716
$abc$6648$new_new_n134__.out[0] (.names)                         0.099     1.815
$abc$2625$li11_li11.in[0] (.names)                               0.485     2.300
$abc$2625$li11_li11.out[0] (.names)                              0.103     2.402
ModByteWr.Next_addr[11].D[0] (dffre)                             0.000     2.402
data arrival time                                                          2.402

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[11].C[0] (dffre)                             0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.402
--------------------------------------------------------------------------------
slack (MET)                                                                0.961


#Path 35
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[8].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.894     0.894
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.154     1.048
$abc$6648$new_new_n134__.in[1] (.names)                          0.667     1.716
$abc$6648$new_new_n134__.out[0] (.names)                         0.099     1.815
$abc$2625$li08_li08.in[0] (.names)                               0.485     2.300
$abc$2625$li08_li08.out[0] (.names)                              0.099     2.399
ModByteWr.Next_addr[8].D[0] (dffre)                              0.000     2.399
data arrival time                                                          2.399

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[8].C[0] (dffre)                              0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.399
--------------------------------------------------------------------------------
slack (MET)                                                                0.964


#Path 36
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[7].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.894     0.894
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.154     1.048
$abc$6648$new_new_n134__.in[1] (.names)                          0.667     1.716
$abc$6648$new_new_n134__.out[0] (.names)                         0.099     1.815
$abc$2625$li07_li07.in[0] (.names)                               0.485     2.300
$abc$2625$li07_li07.out[0] (.names)                              0.099     2.399
ModByteWr.Next_addr[7].D[0] (dffre)                              0.000     2.399
data arrival time                                                          2.399

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[7].C[0] (dffre)                              0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.399
--------------------------------------------------------------------------------
slack (MET)                                                                0.964


#Path 37
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.ACK.E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                              0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                                   0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                                               0.894     0.894
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]                                             0.154     1.048
$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4].in[3] (.names)                        0.485     1.533
$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4].out[0] (.names)                       0.218     1.751
ModByteWr.ACK.E[0] (dffre)                                                                        0.603     2.355
data arrival time                                                                                           2.355

clock ModByteWr.Clk (rise edge)                                                                   2.500     2.500
clock source latency                                                                              0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                                   0.000     2.500
ModByteWr.ACK.C[0] (dffre)                                                                        0.894     3.394
clock uncertainty                                                                                 0.000     3.394
cell setup time                                                                                  -0.032     3.363
data required time                                                                                          3.363
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          3.363
data arrival time                                                                                          -2.355
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 1.008


#Path 38
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[14].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names)                        1.559     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.148     1.807
ModByteWr.Current_addr[14].E[0] (dffre)                                                     0.546     2.352
data arrival time                                                                                     2.352

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Current_addr[14].C[0] (dffre)                                                     0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.352
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.011


#Path 39
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[0].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names)                        1.559     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.148     1.807
ModByteWr.Current_addr[0].E[0] (dffre)                                                      0.546     2.352
data arrival time                                                                                     2.352

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Current_addr[0].C[0] (dffre)                                                      0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.352
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.011


#Path 40
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[13].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names)                        1.559     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.148     1.807
ModByteWr.Current_addr[13].E[0] (dffre)                                                     0.546     2.352
data arrival time                                                                                     2.352

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Current_addr[13].C[0] (dffre)                                                     0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.352
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.011


#Path 41
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[12].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names)                        1.559     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.148     1.807
ModByteWr.Current_addr[12].E[0] (dffre)                                                     0.546     2.352
data arrival time                                                                                     2.352

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Current_addr[12].C[0] (dffre)                                                     0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.352
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.011


#Path 42
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[11].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names)                        1.559     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.148     1.807
ModByteWr.Current_addr[11].E[0] (dffre)                                                     0.546     2.352
data arrival time                                                                                     2.352

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Current_addr[11].C[0] (dffre)                                                     0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.352
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.011


#Path 43
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[10].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names)                        1.559     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.148     1.807
ModByteWr.Current_addr[10].E[0] (dffre)                                                     0.546     2.352
data arrival time                                                                                     2.352

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Current_addr[10].C[0] (dffre)                                                     0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.352
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.011


#Path 44
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[9].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names)                        1.559     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.148     1.807
ModByteWr.Current_addr[9].E[0] (dffre)                                                      0.546     2.352
data arrival time                                                                                     2.352

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Current_addr[9].C[0] (dffre)                                                      0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.352
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.011


#Path 45
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[8].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names)                        1.559     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.148     1.807
ModByteWr.Current_addr[8].E[0] (dffre)                                                      0.546     2.352
data arrival time                                                                                     2.352

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Current_addr[8].C[0] (dffre)                                                      0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.352
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.011


#Path 46
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[7].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names)                        1.559     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.148     1.807
ModByteWr.Current_addr[7].E[0] (dffre)                                                      0.546     2.352
data arrival time                                                                                     2.352

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Current_addr[7].C[0] (dffre)                                                      0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.352
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.011


#Path 47
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[6].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[2] (.names)                        1.559     1.659
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.148     1.807
ModByteWr.Current_addr[6].E[0] (dffre)                                                      0.546     2.352
data arrival time                                                                                     2.352

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Current_addr[6].C[0] (dffre)                                                      0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.352
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.011


#Path 48
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[13].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.894     0.894
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.154     1.048
$abc$6648$new_new_n134__.in[1] (.names)                          0.667     1.716
$abc$6648$new_new_n134__.out[0] (.names)                         0.099     1.815
$abc$2625$li13_li13.in[0] (.names)                               0.305     2.120
$abc$2625$li13_li13.out[0] (.names)                              0.197     2.317
ModByteWr.Next_addr[13].D[0] (dffre)                             0.000     2.317
data arrival time                                                          2.317

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[13].C[0] (dffre)                             0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.317
--------------------------------------------------------------------------------
slack (MET)                                                                1.046


#Path 49
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[12].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.894     0.894
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.154     1.048
$abc$6648$new_new_n134__.in[1] (.names)                          0.667     1.716
$abc$6648$new_new_n134__.out[0] (.names)                         0.099     1.815
$abc$2625$li12_li12.in[0] (.names)                               0.305     2.120
$abc$2625$li12_li12.out[0] (.names)                              0.197     2.317
ModByteWr.Next_addr[12].D[0] (dffre)                             0.000     2.317
data arrival time                                                          2.317

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[12].C[0] (dffre)                             0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.317
--------------------------------------------------------------------------------
slack (MET)                                                                1.046


#Path 50
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModStSp.mod1.SpState_reg[0].R[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names)                        1.559     1.659
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names)                       0.099     1.758
ModStSp.mod1.SpState_reg[0].R[0] (dffre)                                                    0.546     2.304
data arrival time                                                                                     2.304

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModStSp.mod1.SpState_reg[0].C[0] (dffre)                                                    0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.304
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.059


#Path 51
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.state_reg[0].R[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names)                        1.559     1.659
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names)                       0.099     1.758
ModByteWr.state_reg[0].R[0] (dffre)                                                         0.546     2.304
data arrival time                                                                                     2.304

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.304
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.059


#Path 52
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModRW.state_reg[0].R[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names)                        1.559     1.659
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names)                       0.099     1.758
ModRW.state_reg[0].R[0] (dffre)                                                             0.546     2.304
data arrival time                                                                                     2.304

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModRW.state_reg[0].C[0] (dffre)                                                             0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.304
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.059


#Path 53
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModStSp.mod2.StState_reg[0].R[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names)                        1.559     1.659
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names)                       0.099     1.758
ModStSp.mod2.StState_reg[0].R[0] (dffre)                                                    0.546     2.304
data arrival time                                                                                     2.304

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModStSp.mod2.StState_reg[0].C[0] (dffre)                                                    0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.304
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.059


#Path 54
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModStSp.mod2.StState_reg[1].R[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names)                        1.559     1.659
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names)                       0.099     1.758
ModStSp.mod2.StState_reg[1].R[0] (dffre)                                                    0.546     2.304
data arrival time                                                                                     2.304

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModStSp.mod2.StState_reg[1].C[0] (dffre)                                                    0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.304
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.059


#Path 55
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[1].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names)                        1.559     1.659
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.218     1.877
ModByteWr.Dout[1].E[0] (dffre)                                                              0.424     2.301
data arrival time                                                                                     2.301

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Dout[1].C[0] (dffre)                                                              0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.301
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.062


#Path 56
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[0].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names)                        1.559     1.659
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.218     1.877
ModByteWr.Dout[0].E[0] (dffre)                                                              0.424     2.301
data arrival time                                                                                     2.301

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Dout[0].C[0] (dffre)                                                              0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.301
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.062


#Path 57
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[2].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names)                        1.559     1.659
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.218     1.877
ModByteWr.Dout[2].E[0] (dffre)                                                              0.424     2.301
data arrival time                                                                                     2.301

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Dout[2].C[0] (dffre)                                                              0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.301
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.062


#Path 58
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[3].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names)                        1.559     1.659
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.218     1.877
ModByteWr.Dout[3].E[0] (dffre)                                                              0.424     2.301
data arrival time                                                                                     2.301

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Dout[3].C[0] (dffre)                                                              0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.301
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.062


#Path 59
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[4].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names)                        1.559     1.659
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.218     1.877
ModByteWr.Dout[4].E[0] (dffre)                                                              0.424     2.301
data arrival time                                                                                     2.301

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Dout[4].C[0] (dffre)                                                              0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.301
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.062


#Path 60
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[5].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names)                        1.559     1.659
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.218     1.877
ModByteWr.Dout[5].E[0] (dffre)                                                              0.424     2.301
data arrival time                                                                                     2.301

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Dout[5].C[0] (dffre)                                                              0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.301
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.062


#Path 61
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[6].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names)                        1.559     1.659
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.218     1.877
ModByteWr.Dout[6].E[0] (dffre)                                                              0.424     2.301
data arrival time                                                                                     2.301

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Dout[6].C[0] (dffre)                                                              0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.301
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.062


#Path 62
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[7].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names)                        1.559     1.659
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.218     1.877
ModByteWr.Dout[7].E[0] (dffre)                                                              0.424     2.301
data arrival time                                                                                     2.301

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Dout[7].C[0] (dffre)                                                              0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.301
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.062


#Path 63
Startpoint: ModByteWr.Current_addr[1].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[6].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Current_addr[1].C[0] (dffre)                           0.894     0.894
ModByteWr.Current_addr[1].Q[0] (dffre) [clock-to-output]         0.154     1.048
$abc$6648$new_new_n174__.in[0] (.names)                          0.366     1.414
$abc$6648$new_new_n174__.out[0] (.names)                         0.173     1.587
$abc$2625$li06_li06.in[1] (.names)                               0.488     2.074
$abc$2625$li06_li06.out[0] (.names)                              0.218     2.292
ModByteWr.Next_addr[6].D[0] (dffre)                              0.000     2.292
data arrival time                                                          2.292

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[6].C[0] (dffre)                              0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.292
--------------------------------------------------------------------------------
slack (MET)                                                                1.071


#Path 64
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[5].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.894     0.894
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.154     1.048
$abc$6648$new_new_n134__.in[1] (.names)                          0.667     1.716
$abc$6648$new_new_n134__.out[0] (.names)                         0.099     1.815
$abc$2625$li05_li05.in[0] (.names)                               0.305     2.120
$abc$2625$li05_li05.out[0] (.names)                              0.136     2.255
ModByteWr.Next_addr[5].D[0] (dffre)                              0.000     2.255
data arrival time                                                          2.255

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[5].C[0] (dffre)                              0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.255
--------------------------------------------------------------------------------
slack (MET)                                                                1.108


#Path 65
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModStSp.mod1.SpState_reg[1].R[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names)                        1.559     1.659
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names)                       0.099     1.758
ModStSp.mod1.SpState_reg[1].R[0] (dffre)                                                    0.485     2.243
data arrival time                                                                                     2.243

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModStSp.mod1.SpState_reg[1].C[0] (dffre)                                                    0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.243
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.120


#Path 66
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.state_reg[2].R[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names)                        1.559     1.659
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names)                       0.099     1.758
ModByteWr.state_reg[2].R[0] (dffre)                                                         0.485     2.243
data arrival time                                                                                     2.243

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.state_reg[2].C[0] (dffre)                                                         0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.243
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.120


#Path 67
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.state_reg[1].R[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names)                        1.559     1.659
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names)                       0.099     1.758
ModByteWr.state_reg[1].R[0] (dffre)                                                         0.485     2.243
data arrival time                                                                                     2.243

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.state_reg[1].C[0] (dffre)                                                         0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.243
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.120


#Path 68
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.RstByteRdy.E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                                         0.894     0.894
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]                                       0.154     1.048
$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451.in[0] (.names)                        0.366     1.414
$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451.out[0] (.names)                       0.218     1.632
ModByteWr.RstByteRdy.E[0] (dffre)                                                           0.603     2.236
data arrival time                                                                                     2.236

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.RstByteRdy.C[0] (dffre)                                                           0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.236
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.127


#Path 69
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[4].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names)                        1.559     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.148     1.807
ModByteWr.Next_addr[4].E[0] (dffre)                                                         0.427     2.233
data arrival time                                                                                     2.233

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[4].C[0] (dffre)                                                         0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.233
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.130


#Path 70
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[0].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names)                        1.559     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.148     1.807
ModByteWr.Next_addr[0].E[0] (dffre)                                                         0.427     2.233
data arrival time                                                                                     2.233

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[0].C[0] (dffre)                                                         0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.233
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.130


#Path 71
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[1].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names)                        1.559     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.148     1.807
ModByteWr.Next_addr[1].E[0] (dffre)                                                         0.427     2.233
data arrival time                                                                                     2.233

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[1].C[0] (dffre)                                                         0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.233
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.130


#Path 72
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[2].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names)                        1.559     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.148     1.807
ModByteWr.Next_addr[2].E[0] (dffre)                                                         0.427     2.233
data arrival time                                                                                     2.233

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[2].C[0] (dffre)                                                         0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.233
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.130


#Path 73
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[3].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names)                        1.559     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.148     1.807
ModByteWr.Next_addr[3].E[0] (dffre)                                                         0.427     2.233
data arrival time                                                                                     2.233

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[3].C[0] (dffre)                                                         0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.233
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.130


#Path 74
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[5].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names)                        1.559     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.148     1.807
ModByteWr.Next_addr[5].E[0] (dffre)                                                         0.427     2.233
data arrival time                                                                                     2.233

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[5].C[0] (dffre)                                                         0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.233
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.130


#Path 75
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[6].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names)                        1.559     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.148     1.807
ModByteWr.Next_addr[6].E[0] (dffre)                                                         0.427     2.233
data arrival time                                                                                     2.233

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[6].C[0] (dffre)                                                         0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.233
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.130


#Path 76
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[10].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names)                        1.559     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.148     1.807
ModByteWr.Next_addr[10].E[0] (dffre)                                                        0.424     2.230
data arrival time                                                                                     2.230

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[10].C[0] (dffre)                                                        0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.230
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.133


#Path 77
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[11].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names)                        1.559     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.148     1.807
ModByteWr.Next_addr[11].E[0] (dffre)                                                        0.424     2.230
data arrival time                                                                                     2.230

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[11].C[0] (dffre)                                                        0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.230
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.133


#Path 78
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[9].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names)                        1.559     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.148     1.807
ModByteWr.Next_addr[9].E[0] (dffre)                                                         0.424     2.230
data arrival time                                                                                     2.230

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[9].C[0] (dffre)                                                         0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.230
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.133


#Path 79
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Ce.E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488.in[3] (.names)                        1.678     1.778
$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488.out[0] (.names)                       0.148     1.926
ModByteWr.Ce.E[0] (dffre)                                                                   0.305     2.230
data arrival time                                                                                     2.230

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Ce.C[0] (dffre)                                                                   0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.230
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.133


#Path 80
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.We.E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488.in[3] (.names)                        1.678     1.778
$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488.out[0] (.names)                       0.148     1.926
ModByteWr.We.E[0] (dffre)                                                                   0.305     2.230
data arrival time                                                                                     2.230

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.We.C[0] (dffre)                                                                   0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.230
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.133


#Path 81
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[8].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names)                        1.559     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.148     1.807
ModByteWr.Next_addr[8].E[0] (dffre)                                                         0.424     2.230
data arrival time                                                                                     2.230

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[8].C[0] (dffre)                                                         0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.230
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.133


#Path 82
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[7].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names)                        1.559     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.148     1.807
ModByteWr.Next_addr[7].E[0] (dffre)                                                         0.424     2.230
data arrival time                                                                                     2.230

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[7].C[0] (dffre)                                                         0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.230
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.133


#Path 83
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[14].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.894     0.894
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.154     1.048
$abc$6648$new_new_n134__.in[1] (.names)                          0.667     1.716
$abc$6648$new_new_n134__.out[0] (.names)                         0.099     1.815
$abc$2625$li14_li14.in[0] (.names)                               0.305     2.120
$abc$2625$li14_li14.out[0] (.names)                              0.090     2.210
ModByteWr.Next_addr[14].D[0] (dffre)                             0.000     2.210
data arrival time                                                          2.210

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[14].C[0] (dffre)                             0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.210
--------------------------------------------------------------------------------
slack (MET)                                                                1.153


#Path 84
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[4].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.894     0.894
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.154     1.048
$abc$6648$new_new_n134__.in[1] (.names)                          0.667     1.716
$abc$6648$new_new_n134__.out[0] (.names)                         0.099     1.815
$abc$2625$li04_li04.in[0] (.names)                               0.305     2.120
$abc$2625$li04_li04.out[0] (.names)                              0.090     2.210
ModByteWr.Next_addr[4].D[0] (dffre)                              0.000     2.210
data arrival time                                                          2.210

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[4].C[0] (dffre)                              0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.210
--------------------------------------------------------------------------------
slack (MET)                                                                1.153


#Path 85
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.RstByteRdy.D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                  0.000     0.100
$abc$2939$li0_li0.in[2] (.names)                                 1.800     1.900
$abc$2939$li0_li0.out[0] (.names)                                0.218     2.118
ModByteWr.RstByteRdy.D[0] (dffre)                                0.000     2.118
data arrival time                                                          2.118

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.RstByteRdy.C[0] (dffre)                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.118
--------------------------------------------------------------------------------
slack (MET)                                                                1.245


#Path 86
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[12].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names)                        1.559     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.148     1.807
ModByteWr.Next_addr[12].E[0] (dffre)                                                        0.308     2.114
data arrival time                                                                                     2.114

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[12].C[0] (dffre)                                                        0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.114
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.248


#Path 87
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[13].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names)                        1.559     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.148     1.807
ModByteWr.Next_addr[13].E[0] (dffre)                                                        0.308     2.114
data arrival time                                                                                     2.114

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[13].C[0] (dffre)                                                        0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.114
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.248


#Path 88
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[14].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[3] (.names)                        1.559     1.659
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.148     1.807
ModByteWr.Next_addr[14].E[0] (dffre)                                                        0.308     2.114
data arrival time                                                                                     2.114

clock ModByteWr.Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[14].C[0] (dffre)                                                        0.894     3.394
clock uncertainty                                                                           0.000     3.394
cell setup time                                                                            -0.032     3.363
data required time                                                                                    3.363
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.363
data arrival time                                                                                    -2.114
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.248


#Path 89
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[3].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.894     0.894
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.154     1.048
$abc$6648$new_new_n134__.in[1] (.names)                          0.667     1.716
$abc$6648$new_new_n134__.out[0] (.names)                         0.099     1.815
$abc$2625$li03_li03.in[0] (.names)                               0.085     1.900
$abc$2625$li03_li03.out[0] (.names)                              0.197     2.097
ModByteWr.Next_addr[3].D[0] (dffre)                              0.000     2.097
data arrival time                                                          2.097

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[3].C[0] (dffre)                              0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -2.097
--------------------------------------------------------------------------------
slack (MET)                                                                1.266


#Path 90
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[0].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.894     0.894
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.154     1.048
$abc$2847$li0_li0.in[3] (.names)                                 0.725     1.774
$abc$2847$li0_li0.out[0] (.names)                                0.197     1.971
ModByteWr.Dout[0].D[0] (dffre)                                   0.000     1.971
data arrival time                                                          1.971

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Dout[0].C[0] (dffre)                                   0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -1.971
--------------------------------------------------------------------------------
slack (MET)                                                                1.392


#Path 91
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[7].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.894     0.894
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.154     1.048
$abc$2847$li7_li7.in[3] (.names)                                 0.725     1.774
$abc$2847$li7_li7.out[0] (.names)                                0.197     1.971
ModByteWr.Dout[7].D[0] (dffre)                                   0.000     1.971
data arrival time                                                          1.971

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Dout[7].C[0] (dffre)                                   0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -1.971
--------------------------------------------------------------------------------
slack (MET)                                                                1.392


#Path 92
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[1].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.894     0.894
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.154     1.048
$abc$2625$li01_li01.in[0] (.names)                               0.667     1.716
$abc$2625$li01_li01.out[0] (.names)                              0.218     1.934
ModByteWr.Next_addr[1].D[0] (dffre)                              0.000     1.934
data arrival time                                                          1.934

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[1].C[0] (dffre)                              0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -1.934
--------------------------------------------------------------------------------
slack (MET)                                                                1.429


#Path 93
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[0].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.894     0.894
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.154     1.048
$abc$2625$li00_li00.in[0] (.names)                               0.667     1.716
$abc$2625$li00_li00.out[0] (.names)                              0.218     1.934
ModByteWr.Next_addr[0].D[0] (dffre)                              0.000     1.934
data arrival time                                                          1.934

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[0].C[0] (dffre)                              0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -1.934
--------------------------------------------------------------------------------
slack (MET)                                                                1.429


#Path 94
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.We.D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                              0.894     0.894
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]            0.154     1.048
$abc$2908$li0_li0.in[0] (.names)                                 0.664     1.713
$abc$2908$li0_li0.out[0] (.names)                                0.218     1.931
ModByteWr.We.D[0] (dffre)                                        0.000     1.931
data arrival time                                                          1.931

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.We.C[0] (dffre)                                        0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -1.931
--------------------------------------------------------------------------------
slack (MET)                                                                1.432


#Path 95
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[9].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                           0.894     0.894
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                         0.154     1.048
$abc$1567$auto$rtlil.cc:2613:Mux$556[9].in[0] (.names)                        0.664     1.713
$abc$1567$auto$rtlil.cc:2613:Mux$556[9].out[0] (.names)                       0.218     1.931
ModByteWr.Current_addr[9].D[0] (dffre)                                        0.000     1.931
data arrival time                                                                       1.931

clock ModByteWr.Clk (rise edge)                                               2.500     2.500
clock source latency                                                          0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                               0.000     2.500
ModByteWr.Current_addr[9].C[0] (dffre)                                        0.894     3.394
clock uncertainty                                                             0.000     3.394
cell setup time                                                              -0.032     3.363
data required time                                                                      3.363
---------------------------------------------------------------------------------------------
data required time                                                                      3.363
data arrival time                                                                      -1.931
---------------------------------------------------------------------------------------------
slack (MET)                                                                             1.432


#Path 96
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Ce.D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                              0.894     0.894
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]            0.154     1.048
$abc$2930$li0_li0.in[0] (.names)                                 0.664     1.713
$abc$2930$li0_li0.out[0] (.names)                                0.218     1.931
ModByteWr.Ce.D[0] (dffre)                                        0.000     1.931
data arrival time                                                          1.931

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Ce.C[0] (dffre)                                        0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -1.931
--------------------------------------------------------------------------------
slack (MET)                                                                1.432


#Path 97
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[11].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                0.000     0.000
clock source latency                                                           0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                            0.894     0.894
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                          0.154     1.048
$abc$1567$auto$rtlil.cc:2613:Mux$556[11].in[0] (.names)                        0.664     1.713
$abc$1567$auto$rtlil.cc:2613:Mux$556[11].out[0] (.names)                       0.218     1.931
ModByteWr.Current_addr[11].D[0] (dffre)                                        0.000     1.931
data arrival time                                                                        1.931

clock ModByteWr.Clk (rise edge)                                                2.500     2.500
clock source latency                                                           0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                0.000     2.500
ModByteWr.Current_addr[11].C[0] (dffre)                                        0.894     3.394
clock uncertainty                                                              0.000     3.394
cell setup time                                                               -0.032     3.363
data required time                                                                       3.363
----------------------------------------------------------------------------------------------
data required time                                                                       3.363
data arrival time                                                                       -1.931
----------------------------------------------------------------------------------------------
slack (MET)                                                                              1.432


#Path 98
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.next_state[0].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                  0.000     0.100
$abc$2876$li0_li0.in[4] (.names)                                 1.559     1.659
$abc$2876$li0_li0.out[0] (.names)                                0.218     1.877
ModByteWr.next_state[0].D[0] (dffre)                             0.000     1.877
data arrival time                                                          1.877

clock ModByteWr.Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.next_state[0].C[0] (dffre)                             0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -1.877
--------------------------------------------------------------------------------
slack (MET)                                                                1.486


#Path 99
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[10].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                0.000     0.000
clock source latency                                                           0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                                            0.894     0.894
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]                          0.154     1.048
$abc$1567$auto$rtlil.cc:2613:Mux$556[10].in[2] (.names)                        0.607     1.655
$abc$1567$auto$rtlil.cc:2613:Mux$556[10].out[0] (.names)                       0.218     1.873
ModByteWr.Current_addr[10].D[0] (dffre)                                        0.000     1.873
data arrival time                                                                        1.873

clock ModByteWr.Clk (rise edge)                                                2.500     2.500
clock source latency                                                           0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                                0.000     2.500
ModByteWr.Current_addr[10].C[0] (dffre)                                        0.894     3.394
clock uncertainty                                                              0.000     3.394
cell setup time                                                               -0.032     3.363
data required time                                                                       3.363
----------------------------------------------------------------------------------------------
data required time                                                                       3.363
data arrival time                                                                       -1.873
----------------------------------------------------------------------------------------------
slack (MET)                                                                              1.490


#Path 100
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[8].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                                           0.894     0.894
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]                         0.154     1.048
$abc$1567$auto$rtlil.cc:2613:Mux$556[8].in[2] (.names)                        0.607     1.655
$abc$1567$auto$rtlil.cc:2613:Mux$556[8].out[0] (.names)                       0.218     1.873
ModByteWr.Current_addr[8].D[0] (dffre)                                        0.000     1.873
data arrival time                                                                       1.873

clock ModByteWr.Clk (rise edge)                                               2.500     2.500
clock source latency                                                          0.000     2.500
ModByteWr.Clk.inpad[0] (.input)                                               0.000     2.500
ModByteWr.Current_addr[8].C[0] (dffre)                                        0.894     3.394
clock uncertainty                                                             0.000     3.394
cell setup time                                                              -0.032     3.363
data required time                                                                      3.363
---------------------------------------------------------------------------------------------
data required time                                                                      3.363
data arrival time                                                                      -1.873
---------------------------------------------------------------------------------------------
slack (MET)                                                                             1.490


#End of timing report
