
==============================================================================
XRT Build Version: 2.8.743 (2020.2)
       Build Date: 2020-11-16 08:21:45
          Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.2) on 2020-11-18-05:13:29
   Version:                2.8.743
   Kernels:                kernel0
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          0766c56d-c678-49a2-87a5-11088c2820df
   Sections:               BITSTREAM, BUILD_METADATA, EMBEDDED_METADATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2742762)
   Created:                Tue Jan 21 23:21:22 2020
   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.0
   Board Part:             xilinx.com:au280:part0:1.0
   Platform VBNV:          xilinx_u280_xdma_201920_3
   Static UUID:            f2b82d53-372f-45a4-bbe9-3d1c980216da
   Feature ROM TimeStamp:  1579649056

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   No memory configuration data available.
==============================================================================
Kernel: kernel0

Definition
----------
   Signature: kernel0 (void* A, void* B, void* C)

Ports
-----
   Port:          M_AXI_GMEM_A
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM_B
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM_C
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        kernel0_1
   Base Address: --

   Argument:          A
   Register Offset:   0x10
   Port:              M_AXI_GMEM_A
   Memory:            <not applicable>

   Argument:          B
   Register Offset:   0x1C
   Port:              M_AXI_GMEM_B
   Memory:            <not applicable>

   Argument:          C
   Register Offset:   0x28
   Port:              M_AXI_GMEM_C
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
   Command Line:  v++ --config connectivity.cfg --connectivity.sp kernel0_1.A:DDR[0] --connectivity.sp kernel0_1.B:DDR[1] --connectivity.sp kernel0_1.C:DDR[3] --input_files kernel0.sw_emu.xo --kernel_frequency 300 --link --optimize 3 --output kernel0.sw_emu.xclbin --platform xilinx_u280_xdma_201920_3 --report_level 2 --save-temps --target sw_emu --vivado.prop run.impl_1.STRATEGY=Performance_EarlyBlockPlacement 
   Options:       --config connectivity.cfg
                  --connectivity.sp kernel0_1.A:DDR[0]
                  --connectivity.sp kernel0_1.B:DDR[1]
                  --connectivity.sp kernel0_1.C:DDR[3]
                  --input_files kernel0.sw_emu.xo
                  --kernel_frequency 300
                  --link
                  --optimize 3
                  --output kernel0.sw_emu.xclbin
                  --platform xilinx_u280_xdma_201920_3
                  --report_level 2
                  --save-temps
                  --target sw_emu
                  --vivado.prop run.impl_1.STRATEGY=Performance_EarlyBlockPlacement 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
