
*** Running vivado
    with args -log mb_usb_hdmi_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_usb_hdmi_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_usb_hdmi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ryder/Documents/ECE385/RD_hdmi_ip2020/hdmi_tx_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/ryder/Documents/ECE385/Documents/ECE385/RD_hdmi_ip2020'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/utils_1/imports/synth_1/mb_intro_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/utils_1/imports/synth_1/mb_intro_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30204
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'direction', assumed default net type 'wire' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/barrel.sv:59]
INFO: [Synth 8-11241] undeclared symbol 'coll3', assumed default net type 'wire' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:164]
INFO: [Synth 8-11241] undeclared symbol 'coll4', assumed default net type 'wire' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:164]
INFO: [Synth 8-11241] undeclared symbol 'coll5', assumed default net type 'wire' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:164]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1217.660 ; gain = 408.359
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:24]
INFO: [Synth 8-6157] synthesizing module 'HexDriver' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/hex.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'HexDriver' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/hex.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mb_block' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_uartlite_0_0' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_uartlite_0_0' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_clk_wiz_1_0' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_clk_wiz_1_0' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_2' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_2' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_3' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_3' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_1' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_1' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_mdm_1_0' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_mdm_1_0' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_0' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_0' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_intc_0' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_intc_0' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_periph_0' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:1602]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1TK4492' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1TK4492' (0#1) [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_UT2LJ' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_UT2LJ' (0#1) [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1ST4AV9' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1ST4AV9' (0#1) [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1VI1NO' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1VI1NO' (0#1) [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1SCR8U8' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1SCR8U8' (0#1) [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_2FAMHT' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_2FAMHT' (0#1) [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1QRRYF7' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1QRRYF7' (0#1) [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_5YIJ0K' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:2926]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_5YIJ0K' (0#1) [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:2926]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xbar_0' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xbar_0' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:2651]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:2651]
WARNING: [Synth 8-7023] instance 'xbar' of module 'mb_block_xbar_0' has 40 connections declared, but only 38 given [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:2651]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_periph_0' (0#1) [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:1602]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_v10_0' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_v10_0' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:2838]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_block_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:2838]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_v10_0' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_v10_0' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:2884]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_block_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:2884]
INFO: [Synth 8-6157] synthesizing module 'mb_block_lmb_bram_0' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_lmb_bram_0' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:2909]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:2909]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_block_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:2909]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' (0#1) [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:1532]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:1532]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_block_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:1532]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_quad_spi_0_0' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_quad_spi_0_0' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'io1_o' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'io1_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'sck_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'ss_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'mb_block_axi_quad_spi_0_0' has 33 connections declared, but only 28 given [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_timer_0_0' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_timer_0_0' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/mb_block_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mb_block_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xlconcat_0_0' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_0/synth/mb_block_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xlconcat_0_0' (0#1) [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_0/synth/mb_block_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mb_block' (0#1) [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:122]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:122]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/.Xil/Vivado-6784-LAPTOP-G5II2H4B/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'dk_game' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/dk_game.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/dk_game.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'dk_game' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/dk_game.sv:23]
WARNING: [Synth 8-7071] port 'ball2off' of module 'dk_game' is unconnected for instance 'game_instance' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:161]
WARNING: [Synth 8-7023] instance 'game_instance' of module 'dk_game' has 11 connections declared, but only 10 given [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:161]
INFO: [Synth 8-6157] synthesizing module 'barrel' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/barrel.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'barrel' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/barrel.sv:17]
WARNING: [Synth 8-689] width (2) of port connection 'BarrelState' does not match port width (1) of module 'barrel' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:182]
INFO: [Synth 8-6157] synthesizing module 'barrel__parameterized0' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/barrel.sv:17]
	Parameter Delay bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'barrel__parameterized0' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/barrel.sv:17]
WARNING: [Synth 8-689] width (2) of port connection 'BarrelState' does not match port width (1) of module 'barrel__parameterized0' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:194]
INFO: [Synth 8-6157] synthesizing module 'barrel__parameterized1' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/barrel.sv:17]
	Parameter Delay bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'barrel__parameterized1' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/barrel.sv:17]
WARNING: [Synth 8-689] width (2) of port connection 'BarrelState' does not match port width (1) of module 'barrel__parameterized1' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:206]
INFO: [Synth 8-6157] synthesizing module 'barrel__parameterized2' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/barrel.sv:17]
	Parameter Delay bound to: 200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'barrel__parameterized2' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/barrel.sv:17]
WARNING: [Synth 8-689] width (2) of port connection 'BarrelState' does not match port width (1) of module 'barrel__parameterized2' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:218]
INFO: [Synth 8-6157] synthesizing module 'barrel__parameterized3' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/barrel.sv:17]
	Parameter Delay bound to: 500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'barrel__parameterized3' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/barrel.sv:17]
WARNING: [Synth 8-689] width (2) of port connection 'BarrelState' does not match port width (1) of module 'barrel__parameterized3' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:230]
INFO: [Synth 8-6157] synthesizing module 'jumpman' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/jumpman.sv:17]
WARNING: [Synth 8-6090] variable 'Climbing' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/jumpman.sv:173]
INFO: [Synth 8-6155] done synthesizing module 'jumpman' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/jumpman.sv:17]
INFO: [Synth 8-6157] synthesizing module 'color_mapper' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:17]
INFO: [Synth 8-6157] synthesizing module 'barrel_0_sprite' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:28]
INFO: [Synth 8-3876] $readmem data file 'barrel_r.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:42]
INFO: [Synth 8-3876] $readmem data file 'barrel_g.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:43]
INFO: [Synth 8-3876] $readmem data file 'barrel_b.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'barrel_0_sprite' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:28]
INFO: [Synth 8-6157] synthesizing module 'barrel_2_sprite' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:63]
INFO: [Synth 8-3876] $readmem data file 'barrel2r.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:77]
INFO: [Synth 8-3876] $readmem data file 'barrel2g.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:78]
INFO: [Synth 8-3876] $readmem data file 'barrel2b.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'barrel_2_sprite' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:63]
INFO: [Synth 8-6157] synthesizing module 'dk_sprite' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:97]
INFO: [Synth 8-3876] $readmem data file 'donkey_kongR.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:111]
INFO: [Synth 8-3876] $readmem data file 'donkey_kongG.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:112]
INFO: [Synth 8-3876] $readmem data file 'donkey_kongB.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:113]
INFO: [Synth 8-6155] done synthesizing module 'dk_sprite' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:97]
INFO: [Synth 8-6157] synthesizing module 'princess_sprite' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:264]
INFO: [Synth 8-3876] $readmem data file 'princessR.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:278]
INFO: [Synth 8-3876] $readmem data file 'princessG.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:279]
INFO: [Synth 8-3876] $readmem data file 'princessB.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:280]
INFO: [Synth 8-6155] done synthesizing module 'princess_sprite' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:264]
INFO: [Synth 8-6157] synthesizing module 'start_text_sprite' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:130]
INFO: [Synth 8-3876] $readmem data file 'start_menuR.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:144]
INFO: [Synth 8-3876] $readmem data file 'start_menuG.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:145]
INFO: [Synth 8-3876] $readmem data file 'start_menuB.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:146]
INFO: [Synth 8-6155] done synthesizing module 'start_text_sprite' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:130]
INFO: [Synth 8-6157] synthesizing module 'game_text_sprite' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:163]
INFO: [Synth 8-3876] $readmem data file 'game_menuR.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:177]
INFO: [Synth 8-3876] $readmem data file 'game_menuG.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:178]
INFO: [Synth 8-3876] $readmem data file 'game_menuB.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:179]
INFO: [Synth 8-6155] done synthesizing module 'game_text_sprite' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:163]
INFO: [Synth 8-6157] synthesizing module 'end_text_sprite' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:196]
INFO: [Synth 8-3876] $readmem data file 'end_menuR.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:210]
INFO: [Synth 8-3876] $readmem data file 'end_menuG.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:211]
INFO: [Synth 8-3876] $readmem data file 'end_menuB.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:212]
INFO: [Synth 8-6155] done synthesizing module 'end_text_sprite' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:196]
INFO: [Synth 8-6157] synthesizing module 'win_text_sprite' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:229]
INFO: [Synth 8-3876] $readmem data file 'win_menuR.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:243]
INFO: [Synth 8-3876] $readmem data file 'win_menuG.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:244]
INFO: [Synth 8-3876] $readmem data file 'win_menuB.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:245]
INFO: [Synth 8-6155] done synthesizing module 'win_text_sprite' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:229]
INFO: [Synth 8-6157] synthesizing module 'digit_text_sprite' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:298]
INFO: [Synth 8-3876] $readmem data file 'digitsR.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:312]
INFO: [Synth 8-3876] $readmem data file 'digitsG.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:313]
INFO: [Synth 8-3876] $readmem data file 'digitsB.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:314]
INFO: [Synth 8-6155] done synthesizing module 'digit_text_sprite' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:298]
INFO: [Synth 8-6157] synthesizing module 'mario_jump_sprite' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:332]
INFO: [Synth 8-3876] $readmem data file 'mariojumpR.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:346]
INFO: [Synth 8-3876] $readmem data file 'mariojumpG.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:347]
INFO: [Synth 8-3876] $readmem data file 'mariojumpB.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:348]
INFO: [Synth 8-6155] done synthesizing module 'mario_jump_sprite' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:332]
INFO: [Synth 8-6157] synthesizing module 'mario_idle_sprite' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:366]
INFO: [Synth 8-3876] $readmem data file 'marioidleR.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:380]
INFO: [Synth 8-3876] $readmem data file 'marioidleG.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:381]
INFO: [Synth 8-3876] $readmem data file 'marioidleB.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:382]
INFO: [Synth 8-6155] done synthesizing module 'mario_idle_sprite' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:366]
INFO: [Synth 8-6157] synthesizing module 'mario_climb_sprite' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:400]
INFO: [Synth 8-3876] $readmem data file 'marioclimbR.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:414]
INFO: [Synth 8-3876] $readmem data file 'marioclimbG.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:415]
INFO: [Synth 8-3876] $readmem data file 'marioclimbB.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:416]
INFO: [Synth 8-6155] done synthesizing module 'mario_climb_sprite' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:400]
INFO: [Synth 8-6157] synthesizing module 'mario_run1_sprite' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:434]
INFO: [Synth 8-3876] $readmem data file 'mariorun1R.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:448]
INFO: [Synth 8-3876] $readmem data file 'mariorun1G.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:449]
INFO: [Synth 8-3876] $readmem data file 'mariorun1B.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:450]
INFO: [Synth 8-6155] done synthesizing module 'mario_run1_sprite' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:434]
INFO: [Synth 8-6157] synthesizing module 'mario_run2_sprite' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:467]
INFO: [Synth 8-3876] $readmem data file 'mariorun2R.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:481]
INFO: [Synth 8-3876] $readmem data file 'mariorun2G.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:482]
INFO: [Synth 8-3876] $readmem data file 'mariorun2B.mem' is read successfully [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:483]
INFO: [Synth 8-6155] done synthesizing module 'mario_run2_sprite' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/sprite_reader.sv:467]
INFO: [Synth 8-6155] done synthesizing module 'color_mapper' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:17]
WARNING: [Synth 8-689] width (2) of port connection 'Ball2On' does not match port width (1) of module 'color_mapper' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:261]
WARNING: [Synth 8-689] width (2) of port connection 'Ball3On' does not match port width (1) of module 'color_mapper' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:264]
WARNING: [Synth 8-689] width (2) of port connection 'Ball4On' does not match port width (1) of module 'color_mapper' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:267]
WARNING: [Synth 8-689] width (2) of port connection 'Ball5On' does not match port width (1) of module 'color_mapper' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:270]
WARNING: [Synth 8-689] width (2) of port connection 'BallOn' does not match port width (1) of module 'color_mapper' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:274]
INFO: [Synth 8-6157] synthesizing module 'collision' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/collision.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'collision' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/collision.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_hdmi_top' (0#1) [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:24]
WARNING: [Synth 8-7137] Register next_state_reg in module dk_game has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/dk_game.sv:74]
WARNING: [Synth 8-3848] Net ball2off in module/entity dk_game does not have driver. [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/dk_game.sv:30]
WARNING: [Synth 8-7137] Register counter_reg in module jumpman has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/jumpman.sv:94]
WARNING: [Synth 8-7137] Register Jumping_reg in module jumpman has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/new/jumpman.sv:180]
WARNING: [Synth 8-87] always_comb on 'jump_on_reg' did not result in combinational logic [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:184]
WARNING: [Synth 8-87] always_comb on 'barrel_on_reg' did not result in combinational logic [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:208]
WARNING: [Synth 8-87] always_comb on 'barrel2_on_reg' did not result in combinational logic [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:213]
WARNING: [Synth 8-87] always_comb on 'barrel3_on_reg' did not result in combinational logic [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:218]
WARNING: [Synth 8-87] always_comb on 'barrel4_on_reg' did not result in combinational logic [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:223]
WARNING: [Synth 8-87] always_comb on 'barrel5_on_reg' did not result in combinational logic [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:228]
WARNING: [Synth 8-87] always_comb on 'lives_on_reg' did not result in combinational logic [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:235]
WARNING: [Synth 8-87] always_comb on 'tens_on_reg' did not result in combinational logic [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:241]
WARNING: [Synth 8-87] always_comb on 'ones_on_reg' did not result in combinational logic [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:247]
WARNING: [Synth 8-87] always_comb on 'girder_on_reg' did not result in combinational logic [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:253]
WARNING: [Synth 8-87] always_comb on 'ladder_on_reg' did not result in combinational logic [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:260]
WARNING: [Synth 8-87] always_comb on 'dk_on_reg' did not result in combinational logic [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:303]
WARNING: [Synth 8-87] always_comb on 'princess_on_reg' did not result in combinational logic [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:309]
WARNING: [Synth 8-3848] Net Delay in module/entity mb_usb_hdmi_top does not have driver. [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:72]
WARNING: [Synth 8-7129] Port timer10[31] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer10[30] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer10[29] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer10[28] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer10[27] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer10[26] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer10[25] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer10[24] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer10[23] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer10[22] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer10[21] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer10[20] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer10[19] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer1[31] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer1[30] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer1[29] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer1[28] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer1[27] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer1[26] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer1[25] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer1[24] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer1[23] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer1[22] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer1[21] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer1[20] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer1[19] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[7] in module barrel__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[6] in module barrel__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[5] in module barrel__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[4] in module barrel__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[3] in module barrel__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[2] in module barrel__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[1] in module barrel__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[0] in module barrel__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[7] in module barrel__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[6] in module barrel__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[5] in module barrel__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[4] in module barrel__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[3] in module barrel__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[2] in module barrel__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[1] in module barrel__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[0] in module barrel__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[7] in module barrel__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[6] in module barrel__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[5] in module barrel__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[4] in module barrel__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[3] in module barrel__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[2] in module barrel__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[1] in module barrel__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[0] in module barrel__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[7] in module barrel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[6] in module barrel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[5] in module barrel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[4] in module barrel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[3] in module barrel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[2] in module barrel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[1] in module barrel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[0] in module barrel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[7] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[6] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[5] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[4] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[3] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[2] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[1] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[0] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ball2off in module dk_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1453.090 ; gain = 643.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1453.090 ; gain = 643.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1453.090 ; gain = 643.789
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1453.090 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0/mb_block_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Finished Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0/mb_block_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0/mb_block_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0/mb_block_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0/mb_block_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0/mb_block_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0/mb_block_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Finished Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0/mb_block_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Finished Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Finished Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Finished Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Finished Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Finished Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Finished Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/hdmi_tx_0_1/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/hdmi_tx_0_1/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1546.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1546.242 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/spi_usb' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1547.012 ; gain = 737.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1547.012 ; gain = 737.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/hdmi_tx_0_1/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/hdmi_tx_0_1/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/hdmi_tx_0_1/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/hdmi_tx_0_1/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/hdmi_tx_0_1/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/hdmi_tx_0_1/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/hdmi_tx_0_1/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/hdmi_tx_0_1/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/hdmi_tx_0_1/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/hdmi_tx_0_1/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/hdmi_tx_0_1/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/hdmi_tx_0_1/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/hdmi_tx_0_1/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/hdmi_tx_0_1/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/hdmi_tx_0_1/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.gen/sources_1/ip/hdmi_tx_0_1/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 16).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_keycode. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/timer_usb_axi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/spi_usb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_to_hdmi. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1547.012 ; gain = 737.711
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'ones_on_reg' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:247]
WARNING: [Synth 8-327] inferring latch for variable 'tens_on_reg' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:241]
WARNING: [Synth 8-327] inferring latch for variable 'lives_on_reg' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:235]
WARNING: [Synth 8-327] inferring latch for variable 'ladder_on_reg' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:260]
WARNING: [Synth 8-327] inferring latch for variable 'girder_on_reg' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:253]
WARNING: [Synth 8-327] inferring latch for variable 'barrel5_on_reg' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:228]
WARNING: [Synth 8-327] inferring latch for variable 'barrel4_on_reg' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:223]
WARNING: [Synth 8-327] inferring latch for variable 'barrel3_on_reg' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:218]
WARNING: [Synth 8-327] inferring latch for variable 'barrel2_on_reg' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:213]
WARNING: [Synth 8-327] inferring latch for variable 'barrel_on_reg' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:208]
WARNING: [Synth 8-327] inferring latch for variable 'jump_on_reg' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:184]
WARNING: [Synth 8-327] inferring latch for variable 'princess_on_reg' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:309]
WARNING: [Synth 8-327] inferring latch for variable 'dk_on_reg' [C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.srcs/sources_1/imports/design_source/Color_Mapper.sv:303]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1547.012 ; gain = 737.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 11    
	   3 Input   32 Bit       Adders := 10    
	   3 Input   19 Bit       Adders := 3     
	   2 Input   19 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 7     
	   2 Input   11 Bit       Adders := 14    
	   3 Input   11 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 47    
	   3 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 9     
	               10 Bit    Registers := 26    
	                8 Bit    Registers := 29    
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 155   
+---Multipliers : 
	              32x32  Multipliers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   19 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 14    
	   7 Input   10 Bit        Muxes := 5     
	   4 Input   10 Bit        Muxes := 2     
	 961 Input    8 Bit        Muxes := 3     
	 769 Input    8 Bit        Muxes := 2     
	 833 Input    8 Bit        Muxes := 2     
	 901 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 2     
	 481 Input    8 Bit        Muxes := 20    
	   4 Input    8 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 18    
	   2 Input    3 Bit        Muxes := 8     
	   3 Input    3 Bit        Muxes := 6     
	  10 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 52    
	   5 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 14    
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mario_idle_address1, operation Mode is: A*(B:0x18).
DSP Report: operator mario_idle_address1 is absorbed into DSP mario_idle_address1.
DSP Report: Generating DSP p_2_out, operation Mode is: PCIN+A:B+C.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP mario_climb_address1, operation Mode is: A*(B:0x1a).
DSP Report: operator mario_climb_address1 is absorbed into DSP mario_climb_address1.
DSP Report: Generating DSP p_2_out, operation Mode is: PCIN+A:B+C.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP mario_run1_address1, operation Mode is: A*(B:0x1e).
DSP Report: operator mario_run1_address1 is absorbed into DSP mario_run1_address1.
DSP Report: Generating DSP p_2_out, operation Mode is: PCIN+A:B+C.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP text_address, operation Mode is: C+A*(B:0x280).
DSP Report: operator text_address is absorbed into DSP text_address.
DSP Report: operator text_address0 is absorbed into DSP text_address.
DSP Report: Generating DSP jump_on2, operation Mode is: A*B.
DSP Report: operator jump_on2 is absorbed into DSP jump_on2.
DSP Report: Generating DSP jump_on3, operation Mode is: A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: operator jump_on3 is absorbed into DSP jump_on3.
DSP Report: Generating DSP jump_on2, operation Mode is: A*B.
DSP Report: operator jump_on2 is absorbed into DSP jump_on2.
DSP Report: operator jump_on2 is absorbed into DSP jump_on2.
DSP Report: Generating DSP jump_on2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator jump_on2 is absorbed into DSP jump_on2.
DSP Report: operator jump_on2 is absorbed into DSP jump_on2.
DSP Report: Generating DSP jump_on2, operation Mode is: A*B.
DSP Report: operator jump_on2 is absorbed into DSP jump_on2.
DSP Report: operator jump_on2 is absorbed into DSP jump_on2.
DSP Report: Generating DSP jump_on2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator jump_on2 is absorbed into DSP jump_on2.
DSP Report: operator jump_on2 is absorbed into DSP jump_on2.
DSP Report: Generating DSP jump_on2, operation Mode is: A*B.
DSP Report: operator jump_on2 is absorbed into DSP jump_on2.
DSP Report: operator jump_on2 is absorbed into DSP jump_on2.
DSP Report: Generating DSP jump_on2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator jump_on2 is absorbed into DSP jump_on2.
DSP Report: operator jump_on2 is absorbed into DSP jump_on2.
DSP Report: Generating DSP jump_on2, operation Mode is: A*B.
DSP Report: operator jump_on2 is absorbed into DSP jump_on2.
DSP Report: operator jump_on2 is absorbed into DSP jump_on2.
DSP Report: Generating DSP jump_on2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator jump_on2 is absorbed into DSP jump_on2.
DSP Report: operator jump_on2 is absorbed into DSP jump_on2.
DSP Report: Generating DSP barrel5_address0, operation Mode is: (D+(A:0x8))*(B:0x18).
DSP Report: operator barrel5_address0 is absorbed into DSP barrel5_address0.
DSP Report: operator barrel5_address1 is absorbed into DSP barrel5_address0.
DSP Report: Generating DSP barrel5_address, operation Mode is: PCIN+A:B+(C:0xc).
DSP Report: operator barrel5_address is absorbed into DSP barrel5_address.
DSP Report: Generating DSP barrel4_address0, operation Mode is: (D+(A:0x8))*(B:0x18).
DSP Report: operator barrel4_address0 is absorbed into DSP barrel4_address0.
DSP Report: operator barrel4_address1 is absorbed into DSP barrel4_address0.
DSP Report: Generating DSP barrel4_address, operation Mode is: PCIN+A:B+(C:0xc).
DSP Report: operator barrel4_address is absorbed into DSP barrel4_address.
DSP Report: Generating DSP barrel3_address0, operation Mode is: (D+(A:0x8))*(B:0x18).
DSP Report: operator barrel3_address0 is absorbed into DSP barrel3_address0.
DSP Report: operator barrel3_address1 is absorbed into DSP barrel3_address0.
DSP Report: Generating DSP barrel3_address, operation Mode is: PCIN+A:B+(C:0xc).
DSP Report: operator barrel3_address is absorbed into DSP barrel3_address.
DSP Report: Generating DSP barrel2_address0, operation Mode is: (D+(A:0x8))*(B:0x18).
DSP Report: operator barrel2_address0 is absorbed into DSP barrel2_address0.
DSP Report: operator barrel2_address1 is absorbed into DSP barrel2_address0.
DSP Report: Generating DSP barrel2_address, operation Mode is: PCIN+A:B+(C:0xc).
DSP Report: operator barrel2_address is absorbed into DSP barrel2_address.
DSP Report: Generating DSP barrel_address0, operation Mode is: (D+(A:0x8))*(B:0x18).
DSP Report: operator barrel_address0 is absorbed into DSP barrel_address0.
DSP Report: operator barrel_address1 is absorbed into DSP barrel_address0.
DSP Report: Generating DSP barrel_address, operation Mode is: PCIN+A:B+(C:0xc).
DSP Report: operator barrel_address is absorbed into DSP barrel_address.
DSP Report: Generating DSP princess_address0, operation Mode is: (D+(A:0x3fffff96))*(B:0x1e).
DSP Report: operator princess_address0 is absorbed into DSP princess_address0.
DSP Report: operator princess_address1 is absorbed into DSP princess_address0.
DSP Report: Generating DSP princess_address, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffffa6).
DSP Report: operator princess_address is absorbed into DSP princess_address.
DSP Report: Generating DSP dk_address0, operation Mode is: (D+(A:0x3fffffaa))*(B:0x50).
DSP Report: operator dk_address0 is absorbed into DSP dk_address0.
DSP Report: operator dk_address1 is absorbed into DSP dk_address0.
DSP Report: Generating DSP dk_address, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffff6).
DSP Report: operator dk_address is absorbed into DSP dk_address.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:02:22 . Memory (MB): peak = 1757.965 ; gain = 948.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------+--------------+---------------+----------------+
|Module Name        | RTL Object   | Depth x Width | Implemented As | 
+-------------------+--------------+---------------+----------------+
|barrel_0_sprite    | memr         | 512x1         | LUT            | 
|barrel_2_sprite    | memr         | 512x1         | LUT            | 
|dk_sprite          | memr         | 8192x5        | LUT            | 
|dk_sprite          | memg         | 8192x8        | LUT            | 
|dk_sprite          | memb         | 8192x6        | LUT            | 
|princess_sprite    | memr         | 2048x5        | LUT            | 
|princess_sprite    | memg         | 2048x5        | LUT            | 
|princess_sprite    | memb         | 2048x6        | LUT            | 
|start_text_sprite  | memr         | 8192x8        | LUT            | 
|start_text_sprite  | memg         | 8192x8        | LUT            | 
|start_text_sprite  | memb         | 8192x8        | LUT            | 
|game_text_sprite   | memr         | 8192x8        | LUT            | 
|game_text_sprite   | memg         | 8192x8        | LUT            | 
|game_text_sprite   | memb         | 8192x8        | LUT            | 
|end_text_sprite    | memr         | 8192x8        | LUT            | 
|end_text_sprite    | memg         | 8192x8        | LUT            | 
|end_text_sprite    | memb         | 8192x8        | LUT            | 
|win_text_sprite    | memr         | 16384x8       | LUT            | 
|win_text_sprite    | memg         | 16384x8       | LUT            | 
|win_text_sprite    | memb         | 16384x8       | LUT            | 
|digit_text_sprite  | memr         | 2048x8        | LUT            | 
|digit_text_sprite  | memg         | 2048x8        | LUT            | 
|digit_text_sprite  | memb         | 2048x8        | LUT            | 
|mario_jump_sprite  | memr         | 1024x1        | LUT            | 
|mario_idle_sprite  | memr         | 1024x1        | LUT            | 
|mario_climb_sprite | memr         | 1024x1        | LUT            | 
|mario_run1_sprite  | memr         | 1024x1        | LUT            | 
|mario_run1_sprite  | memb         | 1024x2        | LUT            | 
|mario_run2_sprite  | memr         | 1024x1        | LUT            | 
|mario_run2_sprite  | memb         | 1024x2        | LUT            | 
|game_text_sprite   | p_0_out      | 8192x8        | LUT            | 
|end_text_sprite    | p_0_out      | 8192x8        | LUT            | 
|win_text_sprite    | p_0_out      | 16384x8       | LUT            | 
|win_text_sprite    | p_0_out      | 16384x8       | LUT            | 
|win_text_sprite    | p_0_out      | 16384x8       | LUT            | 
|digit_text_sprite  | p_0_out      | 2048x8        | LUT            | 
|mario_jump_sprite  | data_Out_reg | 1024x1        | Block RAM      | 
|mario_idle_sprite  | data_Out_reg | 1024x1        | Block RAM      | 
|mario_climb_sprite | data_Out_reg | 1024x1        | Block RAM      | 
|mario_run1_sprite  | data_Out_reg | 1024x1        | Block RAM      | 
|mario_run1_sprite  | p_0_out      | 1024x2        | LUT            | 
|mario_run2_sprite  | data_Out_reg | 1024x1        | Block RAM      | 
|mario_run2_sprite  | p_0_out      | 1024x2        | LUT            | 
|digit_text_sprite  | p_0_out      | 2048x8        | LUT            | 
|start_text_sprite  | p_0_out      | 8192x8        | LUT            | 
|barrel_2_sprite    | p_0_out      | 512x1         | LUT            | 
|barrel_0_sprite    | p_0_out      | 512x1         | LUT            | 
|barrel_0_sprite    | p_0_out      | 512x1         | LUT            | 
|digit_text_sprite  | p_0_out      | 2048x8        | LUT            | 
|princess_sprite    | p_0_out      | 2048x5        | LUT            | 
|princess_sprite    | p_0_out      | 2048x5        | LUT            | 
|princess_sprite    | p_0_out      | 2048x6        | LUT            | 
|dk_sprite          | p_0_out      | 8192x5        | LUT            | 
|dk_sprite          | p_0_out      | 8192x8        | LUT            | 
|dk_sprite          | p_0_out      | 8192x6        | LUT            | 
|barrel_2_sprite    | p_0_out      | 512x1         | LUT            | 
|barrel_0_sprite    | p_0_out      | 512x1         | LUT            | 
|barrel_2_sprite    | p_0_out      | 512x1         | LUT            | 
|barrel_0_sprite    | p_0_out      | 512x1         | LUT            | 
|barrel_2_sprite    | p_0_out      | 512x1         | LUT            | 
|barrel_0_sprite    | p_0_out      | 512x1         | LUT            | 
|barrel_2_sprite    | p_0_out      | 512x1         | LUT            | 
+-------------------+--------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|color_mapper    | A*(B:0x18)                        | 19     | 5      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN+A:B+C                        | 1      | 18     | 19     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper    | A*(B:0x1a)                        | 19     | 5      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN+A:B+C                        | 1      | 18     | 19     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper    | A*(B:0x1e)                        | 19     | 5      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN+A:B+C                        | 1      | 18     | 19     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper    | C+A*(B:0x280)                     | 19     | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper    | A*B                               | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper    | (D+(A:0x8))*(B:0x18)              | 4      | 5      | -      | 19     | 24     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN+A:B+(C:0xc)                  | 1      | 18     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper    | (D+(A:0x8))*(B:0x18)              | 4      | 5      | -      | 19     | 24     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN+A:B+(C:0xc)                  | 1      | 18     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper    | (D+(A:0x8))*(B:0x18)              | 4      | 5      | -      | 19     | 24     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN+A:B+(C:0xc)                  | 1      | 18     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper    | (D+(A:0x8))*(B:0x18)              | 4      | 5      | -      | 19     | 24     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN+A:B+(C:0xc)                  | 1      | 18     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper    | (D+(A:0x8))*(B:0x18)              | 4      | 5      | -      | 19     | 24     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN+A:B+(C:0xc)                  | 1      | 18     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper    | (D+(A:0x3fffff96))*(B:0x1e)       | 19     | 5      | -      | 10     | 24     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN+(A:0x0):B+(C:0xffffffffffa6) | 30     | 10     | 8      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper    | (D+(A:0x3fffffaa))*(B:0x50)       | 19     | 7      | -      | 10     | 26     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN+(A:0x0):B+(C:0xfffffffffff6) | 30     | 10     | 5      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'Clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:27 ; elapsed = 00:02:29 . Memory (MB): peak = 1757.965 ; gain = 948.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:31 ; elapsed = 00:02:33 . Memory (MB): peak = 1812.445 ; gain = 1003.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance color_instance/mario_jump_info/data_Out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/mario_idle_info/data_Out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/mario_climb_info/data_Out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/mario_run1_info/data_Out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance color_instance/mario_run2_info/data_Out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 1813.211 ; gain = 1003.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:42 ; elapsed = 00:02:44 . Memory (MB): peak = 1813.211 ; gain = 1003.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:42 ; elapsed = 00:02:44 . Memory (MB): peak = 1813.211 ; gain = 1003.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:43 ; elapsed = 00:02:45 . Memory (MB): peak = 1813.211 ; gain = 1003.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:43 ; elapsed = 00:02:45 . Memory (MB): peak = 1813.211 ; gain = 1003.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:44 ; elapsed = 00:02:46 . Memory (MB): peak = 1813.211 ; gain = 1003.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:44 ; elapsed = 00:02:46 . Memory (MB): peak = 1813.211 ; gain = 1003.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|color_mapper    | A*B          | 19     | 5      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN+A:B+C   | 1      | 18     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper    | A*B          | 19     | 5      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN+A:B+C   | 1      | 18     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper    | A*B          | 19     | 5      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN+A:B+C   | 1      | 18     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper    | C+A*B        | 19     | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper    | A*B          | 4      | 4      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper    | D+A*B        | 4      | 5      | -      | 19     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN+A:B+C   | 1      | 18     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper    | D+A*B        | 4      | 5      | -      | 19     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN+A:B+C   | 1      | 18     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper    | D+A*B        | 4      | 5      | -      | 19     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN+A:B+C   | 1      | 18     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper    | D+A*B        | 4      | 5      | -      | 19     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN+A:B+C   | 1      | 18     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper    | D+A*B        | 4      | 5      | -      | 19     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN+A:B+C   | 1      | 18     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper    | D+A*B        | 30     | 5      | -      | 10     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN+A:B+C   | 0      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper    | D+A*B        | 30     | 7      | -      | 10     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|mb_usb_hdmi_top | PCIN+A:B+C   | 0      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |mb_block_xbar_0                  |         1|
|2     |mb_block_axi_uartlite_0_0        |         1|
|3     |mb_block_clk_wiz_1_0             |         1|
|4     |mb_block_axi_gpio_0_2            |         1|
|5     |mb_block_axi_gpio_0_3            |         1|
|6     |mb_block_axi_gpio_0_1            |         1|
|7     |mb_block_mdm_1_0                 |         1|
|8     |mb_block_microblaze_0_0          |         1|
|9     |mb_block_microblaze_0_axi_intc_0 |         1|
|10    |mb_block_rst_clk_wiz_1_100M_0    |         1|
|11    |mb_block_axi_quad_spi_0_0        |         1|
|12    |mb_block_axi_timer_0_0           |         1|
|13    |mb_block_dlmb_bram_if_cntlr_0    |         1|
|14    |mb_block_dlmb_v10_0              |         1|
|15    |mb_block_ilmb_bram_if_cntlr_0    |         1|
|16    |mb_block_ilmb_v10_0              |         1|
|17    |mb_block_lmb_bram_0              |         1|
|18    |clk_wiz_0                        |         1|
|19    |hdmi_tx_0                        |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |clk_wiz                        |     1|
|2     |hdmi_tx                        |     1|
|3     |mb_block_axi_gpio_0            |     3|
|6     |mb_block_axi_quad_spi_0        |     1|
|7     |mb_block_axi_timer_0           |     1|
|8     |mb_block_axi_uartlite_0        |     1|
|9     |mb_block_clk_wiz_1             |     1|
|10    |mb_block_dlmb_bram_if_cntlr    |     1|
|11    |mb_block_dlmb_v10              |     1|
|12    |mb_block_ilmb_bram_if_cntlr    |     1|
|13    |mb_block_ilmb_v10              |     1|
|14    |mb_block_lmb_bram              |     1|
|15    |mb_block_mdm_1                 |     1|
|16    |mb_block_microblaze_0          |     1|
|17    |mb_block_microblaze_0_axi_intc |     1|
|18    |mb_block_rst_clk_wiz_1_100M    |     1|
|19    |mb_block_xbar                  |     1|
|20    |BUFG                           |     1|
|21    |CARRY4                         |   404|
|22    |DSP48E1                        |    52|
|26    |LUT1                           |   254|
|27    |LUT2                           |  1133|
|28    |LUT3                           |   361|
|29    |LUT4                           |   673|
|30    |LUT5                           |  1173|
|31    |LUT6                           |  6478|
|32    |MUXF7                          |   791|
|33    |MUXF8                          |   237|
|34    |RAMB18E1                       |     5|
|39    |FDCE                           |   408|
|40    |FDPE                           |    75|
|41    |FDRE                           |   229|
|42    |LD                             |    12|
|43    |LDCP                           |     1|
|44    |IBUF                           |     4|
|45    |OBUF                           |    29|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:44 ; elapsed = 00:02:46 . Memory (MB): peak = 1813.211 ; gain = 1003.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:34 ; elapsed = 00:02:44 . Memory (MB): peak = 1813.211 ; gain = 909.988
Synthesis Optimization Complete : Time (s): cpu = 00:02:44 ; elapsed = 00:02:46 . Memory (MB): peak = 1813.211 ; gain = 1003.910
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 1818.262 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1502 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1822.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 12 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 1 instance 

Synth Design complete, checksum: 2b743867
INFO: [Common 17-83] Releasing license: Synthesis
204 Infos, 175 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:49 ; elapsed = 00:02:52 . Memory (MB): peak = 1822.031 ; gain = 1388.336
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/ryder/Documents/ECE385/donkey_kong_ece385/final_project_dk.runs/synth_1/mb_usb_hdmi_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_synth.rpt -pb mb_usb_hdmi_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  8 10:40:17 2023...
