==39412== Cachegrind, a cache and branch-prediction profiler
==39412== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39412== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39412== Command: ./sift .
==39412== 
--39412-- warning: L3 cache found, using its data for the LL simulation.
--39412-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39412-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39412== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39412== (see section Limitations in user manual)
==39412== NOTE: further instances of this message will not be shown
==39412== 
==39412== I   refs:      3,167,698,658
==39412== I1  misses:        9,487,509
==39412== LLi misses:            2,493
==39412== I1  miss rate:          0.30%
==39412== LLi miss rate:          0.00%
==39412== 
==39412== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39412== D1  misses:      346,960,787  (245,335,269 rd   + 101,625,518 wr)
==39412== LLd misses:        3,367,923  (  1,601,447 rd   +   1,766,476 wr)
==39412== D1  miss rate:          35.6% (       36.3%     +        34.1%  )
==39412== LLd miss rate:           0.3% (        0.2%     +         0.6%  )
==39412== 
==39412== LL refs:         356,448,296  (254,822,778 rd   + 101,625,518 wr)
==39412== LL misses:         3,370,416  (  1,603,940 rd   +   1,766,476 wr)
==39412== LL miss rate:            0.1% (        0.0%     +         0.6%  )
