<dec f='llvm/llvm/include/llvm/CodeGen/TargetSchedule.h' l='77' type='bool llvm::TargetSchedModel::hasInstrItineraries() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetSchedule.h' l='80' u='c' c='_ZNK4llvm16TargetSchedModel19getInstrItinerariesEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetSchedule.h' l='88' u='c' c='_ZNK4llvm16TargetSchedModel31hasInstrSchedModelOrItinerariesEv'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetSchedule.h' l='73'>/// Return true if this machine model includes cycle-to-cycle itinerary
  /// data.
  ///
  /// This models scheduling at each stage in the processor pipeline.</doc>
<def f='llvm/llvm/lib/CodeGen/TargetSchedule.cpp' l='43' ll='45' type='bool llvm::TargetSchedModel::hasInstrItineraries() const'/>
<use f='llvm/llvm/lib/CodeGen/TargetSchedule.cpp' l='109' u='c' c='_ZNK4llvm16TargetSchedModel14getNumMicroOpsEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE'/>
<use f='llvm/llvm/lib/CodeGen/TargetSchedule.cpp' l='188' u='c' c='_ZNK4llvm16TargetSchedModel21computeOperandLatencyEPKNS_12MachineInstrEjS3_j'/>
<use f='llvm/llvm/lib/CodeGen/TargetSchedule.cpp' l='191' u='c' c='_ZNK4llvm16TargetSchedModel21computeOperandLatencyEPKNS_12MachineInstrEjS3_j'/>
<use f='llvm/llvm/lib/CodeGen/TargetSchedule.cpp' l='277' u='c' c='_ZNK4llvm16TargetSchedModel19computeInstrLatencyEPKNS_12MachineInstrEb'/>
<use f='llvm/llvm/lib/CodeGen/TargetSchedule.cpp' l='326' u='c' c='_ZNK4llvm16TargetSchedModel27computeReciprocalThroughputEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/TargetSchedule.cpp' l='341' u='c' c='_ZNK4llvm16TargetSchedModel27computeReciprocalThroughputEj'/>
