<Results/membw/dimm4/multi_tcp_bi_1_R/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: a74
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    83.23 --||-- Mem Ch  0: Reads (MB/s):  8080.52 --|
|--            Writes(MB/s):    32.34 --||--            Writes(MB/s):  5682.43 --|
|-- Mem Ch  1: Reads (MB/s):    73.37 --||-- Mem Ch  1: Reads (MB/s):  8077.30 --|
|--            Writes(MB/s):    28.41 --||--            Writes(MB/s):  5678.73 --|
|-- Mem Ch  2: Reads (MB/s):    79.31 --||-- Mem Ch  2: Reads (MB/s):  8088.32 --|
|--            Writes(MB/s):    32.02 --||--            Writes(MB/s):  5682.84 --|
|-- Mem Ch  3: Reads (MB/s):    75.54 --||-- Mem Ch  3: Reads (MB/s):  8083.95 --|
|--            Writes(MB/s):    28.19 --||--            Writes(MB/s):  5678.50 --|
|-- NODE 0 Mem Read (MB/s) :   311.44 --||-- NODE 1 Mem Read (MB/s) : 32330.09 --|
|-- NODE 0 Mem Write(MB/s) :   120.95 --||-- NODE 1 Mem Write(MB/s) : 22722.50 --|
|-- NODE 0 P. Write (T/s):     124340 --||-- NODE 1 P. Write (T/s):     342181 --|
|-- NODE 0 Memory (MB/s):      432.40 --||-- NODE 1 Memory (MB/s):    55052.59 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32641.53                --|
            |--                System Write Throughput(MB/s):      22843.46                --|
            |--               System Memory Throughput(MB/s):      55484.98                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: bad
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     148 M       825 K   803 K  1967 K    208 M    36       0  
 1     492          12      54 M   422 M   3348       0    1297 K
-----------------------------------------------------------------------
 *     148 M       825 K    54 M   424 M    208 M    36    1297 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.90        Core1: 39.66        
Core2: 28.43        Core3: 40.32        
Core4: 19.88        Core5: 40.62        
Core6: 21.16        Core7: 35.77        
Core8: 10.30        Core9: 27.10        
Core10: 21.27        Core11: 39.57        
Core12: 17.67        Core13: 43.45        
Core14: 20.57        Core15: 40.14        
Core16: 24.54        Core17: 35.64        
Core18: 27.44        Core19: 32.11        
Core20: 17.97        Core21: 37.97        
Core22: 28.28        Core23: 32.26        
Core24: 28.76        Core25: 38.00        
Core26: 26.83        Core27: 38.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.48
Socket1: 38.83
DDR read Latency(ns)
Socket0: 37740.14
Socket1: 209.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.31        Core1: 39.97        
Core2: 19.07        Core3: 39.27        
Core4: 24.72        Core5: 40.21        
Core6: 21.88        Core7: 34.35        
Core8: 20.26        Core9: 26.78        
Core10: 10.17        Core11: 39.09        
Core12: 17.67        Core13: 45.03        
Core14: 20.72        Core15: 40.01        
Core16: 23.55        Core17: 36.05        
Core18: 25.80        Core19: 33.06        
Core20: 23.96        Core21: 38.30        
Core22: 19.19        Core23: 34.06        
Core24: 25.46        Core25: 38.30        
Core26: 22.70        Core27: 36.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.89
Socket1: 38.67
DDR read Latency(ns)
Socket0: 37445.81
Socket1: 208.80
irq_total: 285143.630856517
cpu_total: 29.60
cpu_0: 1.33
cpu_1: 95.68
cpu_2: 0.60
cpu_3: 83.30
cpu_4: 0.27
cpu_5: 94.15
cpu_6: 1.13
cpu_7: 49.10
cpu_8: 0.86
cpu_9: 19.49
cpu_10: 0.60
cpu_11: 49.17
cpu_12: 0.60
cpu_13: 63.41
cpu_14: 0.20
cpu_15: 50.96
cpu_16: 0.33
cpu_17: 42.32
cpu_18: 0.20
cpu_19: 66.53
cpu_20: 0.20
cpu_21: 44.11
cpu_22: 0.20
cpu_23: 57.88
cpu_24: 0.47
cpu_25: 43.11
cpu_26: 0.27
cpu_27: 62.34
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 4604852892
enp4s0f1_tx_bytes: 4738424948
Total_tx_bytes: 9343277840
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4607092243
enp4s0f1_tx_bytes_phy: 4744537918
Total_tx_bytes_phy: 9351630161
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6596672459
enp4s0f1_rx_bytes_phy: 6596754170
Total_rx_bytes_phy: 13193426629
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 544066
enp4s0f1_tx_packets: 559208
Total_tx_packets: 1103274
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 816599
enp4s0f1_rx_packets: 779690
Total_rx_packets: 1596289
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 545057
enp4s0f1_tx_packets_phy: 619930
Total_tx_packets_phy: 1164987
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6552678814
enp4s0f1_rx_bytes: 6552672625
Total_rx_bytes: 13105351439
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 816628
enp4s0f1_rx_packets_phy: 779704
Total_rx_packets_phy: 1596332


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.26        Core1: 39.90        
Core2: 23.70        Core3: 38.76        
Core4: 24.24        Core5: 39.81        
Core6: 21.80        Core7: 33.77        
Core8: 23.94        Core9: 25.30        
Core10: 30.35        Core11: 38.66        
Core12: 19.28        Core13: 45.14        
Core14: 21.81        Core15: 42.79        
Core16: 17.41        Core17: 36.06        
Core18: 28.43        Core19: 32.38        
Core20: 28.84        Core21: 37.27        
Core22: 27.32        Core23: 33.05        
Core24: 29.10        Core25: 37.62        
Core26: 29.57        Core27: 36.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.11
Socket1: 38.43
DDR read Latency(ns)
Socket0: 37639.69
Socket1: 209.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.78        Core1: 39.56        
Core2: 19.80        Core3: 39.00        
Core4: 26.94        Core5: 40.46        
Core6: 27.98        Core7: 34.13        
Core8: 23.49        Core9: 24.74        
Core10: 19.63        Core11: 39.15        
Core12: 18.42        Core13: 43.65        
Core14: 11.32        Core15: 43.18        
Core16: 21.28        Core17: 35.98        
Core18: 21.06        Core19: 32.41        
Core20: 22.36        Core21: 37.49        
Core22: 21.07        Core23: 32.77        
Core24: 29.82        Core25: 37.51        
Core26: 28.96        Core27: 38.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.57
Socket1: 38.69
DDR read Latency(ns)
Socket0: 39628.27
Socket1: 209.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.19        Core1: 39.37        
Core2: 22.70        Core3: 39.95        
Core4: 21.87        Core5: 40.17        
Core6: 19.73        Core7: 35.58        
Core8: 21.76        Core9: 25.32        
Core10: 22.06        Core11: 37.03        
Core12: 20.57        Core13: 45.19        
Core14: 18.51        Core15: 40.25        
Core16: 9.34        Core17: 36.54        
Core18: 21.82        Core19: 32.05        
Core20: 21.82        Core21: 37.43        
Core22: 22.47        Core23: 33.16        
Core24: 22.59        Core25: 37.71        
Core26: 26.55        Core27: 39.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.44
Socket1: 38.71
DDR read Latency(ns)
Socket0: 37828.32
Socket1: 208.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.62        Core1: 39.96        
Core2: 18.97        Core3: 39.29        
Core4: 26.45        Core5: 40.66        
Core6: 20.62        Core7: 34.49        
Core8: 29.53        Core9: 26.21        
Core10: 20.60        Core11: 39.26        
Core12: 22.12        Core13: 42.41        
Core14: 25.91        Core15: 42.77        
Core16: 22.79        Core17: 36.27        
Core18: 21.41        Core19: 32.65        
Core20: 10.38        Core21: 36.07        
Core22: 16.61        Core23: 32.84        
Core24: 21.58        Core25: 37.55        
Core26: 20.78        Core27: 42.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.45
Socket1: 39.02
DDR read Latency(ns)
Socket0: 38735.96
Socket1: 207.83
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3604
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411985462; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411991770; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206066111; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206066111; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206071437; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206071437; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206076334; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206076334; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206081415; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206081415; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005107828; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4547072; Consumed Joules: 277.53; Watts: 46.22; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2374172; Consumed DRAM Joules: 36.32; DRAM Watts: 6.05
S1P0; QPIClocks: 14412114410; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412119918; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206150136; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206150136; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206150496; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206150496; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206151211; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206151211; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206151876; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206151876; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005191750; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7950085; Consumed Joules: 485.23; Watts: 80.81; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6484562; Consumed DRAM Joules: 99.21; DRAM Watts: 16.52
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: f50
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.72   0.01    0.61     292 K    978 K    0.70    0.13    0.00    0.01     3584        4        2     69
   1    1     0.20   0.17   1.15    1.20     155 M    185 M    0.16    0.21    0.08    0.09     4816    27199       60     52
   2    0     0.00   0.61   0.00    0.60      44 K    148 K    0.70    0.26    0.00    0.01     2240        4        1     67
   3    1     0.13   0.13   0.99    1.20     158 M    183 M    0.14    0.19    0.12    0.14     3752    25148       69     52
   4    0     0.01   1.02   0.01    0.97      56 K    310 K    0.82    0.54    0.00    0.00     2576        6        1     69
   5    1     0.20   0.18   1.14    1.20     153 M    184 M    0.17    0.20    0.08    0.09     4088    24362       57     53
   6    0     0.00   0.59   0.00    0.60      78 K    177 K    0.56    0.27    0.01    0.01     2520        6        2     68
   7    1     0.12   0.23   0.52    1.04      64 M     76 M    0.16    0.22    0.05    0.06     5040    15529      114     53
   8    0     0.00   1.08   0.00    0.60      37 K    120 K    0.69    0.32    0.00    0.00     1456        5        1     68
   9    1     0.15   0.90   0.16    0.65    4556 K   8622 K    0.47    0.36    0.00    0.01      168      118       69     54
  10    0     0.01   1.00   0.01    0.99      68 K    296 K    0.77    0.56    0.00    0.00     3752        8        2     67
  11    1     0.14   0.24   0.58    1.09     102 M    120 M    0.15    0.20    0.07    0.09     1064    11357       35     53
  12    0     0.02   1.09   0.02    1.06      71 K    434 K    0.83    0.61    0.00    0.00     6048       13        0     68
  13    1     0.09   0.11   0.81    1.20     157 M    180 M    0.13    0.14    0.17    0.19     1232    14891       38     52
  14    0     0.00   0.69   0.00    0.60      17 K     97 K    0.82    0.37    0.00    0.01      840        1        0     69
  15    1     0.18   0.28   0.65    1.19      94 M    113 M    0.16    0.19    0.05    0.06      952    10149      312     52
  16    0     0.00   1.09   0.00    0.60      28 K    125 K    0.77    0.35    0.00    0.00     1064        2        1     69
  17    1     0.08   0.22   0.37    0.84      58 M     69 M    0.15    0.22    0.07    0.09      280    13200       95     53
  18    0     0.00   0.63   0.00    0.60      20 K    105 K    0.80    0.35    0.00    0.01      336        1        0     69
  19    1     0.21   0.26   0.81    1.20      79 M     98 M    0.19    0.27    0.04    0.05     4760    19297      102     54
  20    0     0.00   0.51   0.00    0.60      13 K     62 K    0.79    0.27    0.00    0.01      784        1        0     69
  21    1     0.07   0.17   0.41    0.90      64 M     75 M    0.15    0.21    0.09    0.11     3808    14121      103     55
  22    0     0.00   0.51   0.00    0.60      19 K     73 K    0.74    0.23    0.00    0.01      224        1        1     70
  23    1     0.14   0.20   0.73    1.20      76 M     93 M    0.17    0.24    0.05    0.06     2856    18069      157     54
  24    0     0.00   0.47   0.00    0.60      28 K    103 K    0.72    0.13    0.00    0.02      448        1        1     70
  25    1     0.08   0.20   0.40    0.89      59 M     69 M    0.14    0.22    0.07    0.09     2352    12541       29     54
  26    0     0.00   0.56   0.00    0.60      24 K     94 K    0.74    0.25    0.00    0.01     1232        3        1     69
  27    1     0.21   0.30   0.70    1.12     109 M    131 M    0.16    0.20    0.05    0.06     1512    12993      231     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.90   0.00    0.78     803 K   3129 K    0.74    0.39    0.00    0.01    27104       56       13     60
 SKT    1     0.14   0.21   0.67    1.11    1339 M   1589 M    0.16    0.20    0.07    0.08    36680   218974     1471     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.22   0.34    1.11    1339 M   1592 M    0.16    0.20    0.06    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   95 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.59 %

 C1 core residency: 18.89 %; C3 core residency: 1.45 %; C6 core residency: 49.08 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.22 => corresponds to 5.43 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.84 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       58 G     57 G   |   60%    60%   
 SKT    1       44 G     44 G   |   46%    46%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  204 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.52     0.58     232.81      30.40         150.39
 SKT   1    162.88    114.16     406.51      83.06         163.20
---------------------------------------------------------------------------------------------------------------
       *    164.39    114.74     639.32     113.45         163.23
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membw/dimm4/multi_tcp_bi_1_R/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.

perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 114f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    87.97 --||-- Mem Ch  0: Reads (MB/s):  7987.72 --|
|--            Writes(MB/s):    30.49 --||--            Writes(MB/s):  5679.68 --|
|-- Mem Ch  1: Reads (MB/s):    75.67 --||-- Mem Ch  1: Reads (MB/s):  7986.11 --|
|--            Writes(MB/s):    26.44 --||--            Writes(MB/s):  5675.45 --|
|-- Mem Ch  2: Reads (MB/s):    82.18 --||-- Mem Ch  2: Reads (MB/s):  8002.52 --|
|--            Writes(MB/s):    30.14 --||--            Writes(MB/s):  5679.81 --|
|-- Mem Ch  3: Reads (MB/s):    76.67 --||-- Mem Ch  3: Reads (MB/s):  7999.52 --|
|--            Writes(MB/s):    26.41 --||--            Writes(MB/s):  5676.91 --|
|-- NODE 0 Mem Read (MB/s) :   322.48 --||-- NODE 1 Mem Read (MB/s) : 31975.88 --|
|-- NODE 0 Mem Write(MB/s) :   113.48 --||-- NODE 1 Mem Write(MB/s) : 22711.85 --|
|-- NODE 0 P. Write (T/s):     124359 --||-- NODE 1 P. Write (T/s):     312723 --|
|-- NODE 0 Memory (MB/s):      435.96 --||-- NODE 1 Memory (MB/s):    54687.72 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32298.36                --|
            |--                System Write Throughput(MB/s):      22825.32                --|
            |--               System Memory Throughput(MB/s):      55123.68                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1283
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     149 M       706 K  1110 K   484 K    210 M     0     108  
 1     492           0      62 M   429 M      0       0    1352 K
-----------------------------------------------------------------------
 *     149 M       706 K    63 M   429 M    210 M     0    1352 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.75        Core1: 39.46        
Core2: 19.90        Core3: 39.82        
Core4: 24.10        Core5: 37.54        
Core6: 23.95        Core7: 33.15        
Core8: 27.36        Core9: 34.13        
Core10: 19.01        Core11: 34.86        
Core12: 19.73        Core13: 40.72        
Core14: 25.78        Core15: 43.01        
Core16: 25.47        Core17: 36.84        
Core18: 26.54        Core19: 33.37        
Core20: 10.86        Core21: 36.17        
Core22: 20.62        Core23: 32.17        
Core24: 22.05        Core25: 36.20        
Core26: 26.42        Core27: 46.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.33
Socket1: 38.36
DDR read Latency(ns)
Socket0: 37715.52
Socket1: 210.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.53        Core1: 38.00        
Core2: 23.29        Core3: 39.07        
Core4: 15.37        Core5: 37.05        
Core6: 21.71        Core7: 33.64        
Core8: 20.95        Core9: 30.05        
Core10: 10.79        Core11: 34.23        
Core12: 20.50        Core13: 36.85        
Core14: 20.09        Core15: 42.43        
Core16: 21.44        Core17: 35.92        
Core18: 20.91        Core19: 32.53        
Core20: 22.39        Core21: 36.90        
Core22: 25.27        Core23: 31.53        
Core24: 21.90        Core25: 34.40        
Core26: 19.46        Core27: 44.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.68
Socket1: 37.21
DDR read Latency(ns)
Socket0: 36301.30
Socket1: 214.48
irq_total: 308929.682510942
cpu_total: 29.69
cpu_0: 1.33
cpu_1: 96.01
cpu_2: 0.33
cpu_3: 76.58
cpu_4: 0.73
cpu_5: 99.73
cpu_6: 1.00
cpu_7: 58.02
cpu_8: 0.47
cpu_9: 4.26
cpu_10: 1.33
cpu_11: 56.35
cpu_12: 0.27
cpu_13: 71.92
cpu_14: 0.27
cpu_15: 55.42
cpu_16: 0.20
cpu_17: 39.72
cpu_18: 0.20
cpu_19: 63.54
cpu_20: 0.40
cpu_21: 42.51
cpu_22: 0.20
cpu_23: 57.02
cpu_24: 0.73
cpu_25: 46.31
cpu_26: 0.60
cpu_27: 55.89
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 815312
enp4s0f1_rx_packets: 789362
Total_rx_packets: 1604674
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6607941370
enp4s0f1_rx_bytes: 6627056114
Total_rx_bytes: 13234997484
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6651789734
enp4s0f1_rx_bytes_phy: 6671495886
Total_rx_bytes_phy: 13323285620
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4666012943
enp4s0f1_tx_bytes_phy: 4864670285
Total_tx_bytes_phy: 9530683228
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 4663416097
enp4s0f1_tx_bytes: 4858237233
Total_tx_bytes: 9521653330
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 567216
enp4s0f1_tx_packets_phy: 647849
Total_tx_packets_phy: 1215065
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 565857
enp4s0f1_tx_packets: 583891
Total_tx_packets: 1149748
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 815345
enp4s0f1_rx_packets_phy: 789354
Total_rx_packets_phy: 1604699


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.05        Core1: 39.76        
Core2: 22.55        Core3: 40.56        
Core4: 21.84        Core5: 36.81        
Core6: 24.33        Core7: 33.03        
Core8: 22.63        Core9: 31.85        
Core10: 10.92        Core11: 34.49        
Core12: 19.13        Core13: 37.64        
Core14: 20.14        Core15: 41.37        
Core16: 21.00        Core17: 36.31        
Core18: 21.86        Core19: 32.69        
Core20: 20.96        Core21: 36.88        
Core22: 21.01        Core23: 31.04        
Core24: 22.31        Core25: 36.28        
Core26: 21.90        Core27: 44.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.91
Socket1: 37.56
DDR read Latency(ns)
Socket0: 35912.00
Socket1: 214.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.09        Core1: 39.29        
Core2: 26.10        Core3: 40.49        
Core4: 22.08        Core5: 36.98        
Core6: 23.32        Core7: 33.37        
Core8: 21.69        Core9: 33.37        
Core10: 10.79        Core11: 34.28        
Core12: 26.94        Core13: 37.84        
Core14: 19.46        Core15: 42.13        
Core16: 19.93        Core17: 36.77        
Core18: 21.40        Core19: 32.20        
Core20: 22.21        Core21: 37.56        
Core22: 20.30        Core23: 31.70        
Core24: 21.89        Core25: 37.30        
Core26: 21.05        Core27: 38.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.98
Socket1: 37.24
DDR read Latency(ns)
Socket0: 36392.76
Socket1: 216.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.80        Core1: 38.02        
Core2: 26.45        Core3: 39.17        
Core4: 20.65        Core5: 36.83        
Core6: 26.50        Core7: 33.03        
Core8: 21.74        Core9: 28.90        
Core10: 20.39        Core11: 34.85        
Core12: 23.36        Core13: 38.33        
Core14: 10.98        Core15: 42.43        
Core16: 20.78        Core17: 34.92        
Core18: 20.84        Core19: 32.43        
Core20: 21.95        Core21: 37.82        
Core22: 20.18        Core23: 31.90        
Core24: 21.90        Core25: 36.07        
Core26: 21.17        Core27: 34.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.11
Socket1: 36.58
DDR read Latency(ns)
Socket0: 35737.29
Socket1: 217.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.70        Core1: 38.23        
Core2: 22.72        Core3: 37.17        
Core4: 32.40        Core5: 36.27        
Core6: 27.52        Core7: 32.91        
Core8: 30.09        Core9: 30.71        
Core10: 27.10        Core11: 34.71        
Core12: 27.17        Core13: 36.63        
Core14: 27.83        Core15: 41.85        
Core16: 25.27        Core17: 35.43        
Core18: 27.95        Core19: 31.06        
Core20: 16.68        Core21: 37.41        
Core22: 27.66        Core23: 31.45        
Core24: 27.89        Core25: 34.54        
Core26: 27.62        Core27: 34.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.56
Socket1: 35.91
DDR read Latency(ns)
Socket0: 36826.61
Socket1: 219.16
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5363
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411638334; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411645410; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205901051; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205901051; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205905066; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205905066; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205907815; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205907815; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205906515; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205906515; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004951380; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4540341; Consumed Joules: 277.12; Watts: 46.15; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2376707; Consumed DRAM Joules: 36.36; DRAM Watts: 6.06
S1P0; QPIClocks: 14411728870; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411732490; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205953914; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205953914; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205954062; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205954062; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205954913; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205954913; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205955307; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205955307; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004583599; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8036644; Consumed Joules: 490.52; Watts: 81.68; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6511881; Consumed DRAM Joules: 99.63; DRAM Watts: 16.59
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1625
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.62   0.01    0.60     309 K   1050 K    0.71    0.13    0.00    0.02     3248        4        2     69
   1    1     0.21   0.18   1.16    1.20     154 M    185 M    0.17    0.21    0.07    0.09     3920    29442       50     53
   2    0     0.00   0.72   0.00    0.60      65 K    175 K    0.63    0.22    0.00    0.01     1568        4        2     68
   3    1     0.08   0.09   0.94    1.20     159 M    183 M    0.13    0.18    0.19    0.22     1792    25904       29     52
   4    0     0.00   1.04   0.00    0.60      32 K    123 K    0.74    0.24    0.00    0.00     1176        3        1     69
   5    1     0.27   0.23   1.20    1.20     149 M    185 M    0.19    0.23    0.06    0.07     3808    20426       69     52
   6    0     0.00   0.69   0.00    0.60      34 K    133 K    0.74    0.29    0.00    0.01     1736        2        2     68
   7    1     0.24   0.33   0.72    1.18      65 M     81 M    0.20    0.25    0.03    0.03     4536    15814      253     52
   8    0     0.00   0.52   0.00    0.60      14 K     83 K    0.83    0.25    0.00    0.01     1232        4        0     67
   9    1     0.04   0.85   0.05    0.66    1865 K   3538 K    0.47    0.14    0.00    0.01        0       18       47     54
  10    0     0.01   1.03   0.01    1.09      63 K    288 K    0.78    0.55    0.00    0.00     4424       15        2     67
  11    1     0.21   0.28   0.74    1.20     114 M    139 M    0.18    0.22    0.05    0.07     2408    22605       41     52
  12    0     0.00   0.58   0.00    0.60      16 K     93 K    0.82    0.28    0.00    0.01     2128        1        1     68
  13    1     0.15   0.17   0.89    1.20     169 M    199 M    0.15    0.17    0.11    0.13     2072    10888       38     52
  14    0     0.00   0.67   0.00    0.60      33 K    148 K    0.78    0.35    0.00    0.01     1176        4        0     68
  15    1     0.17   0.24   0.70    1.20      96 M    117 M    0.17    0.18    0.06    0.07     1792    12522      384     52
  16    0     0.02   1.41   0.01    0.99      59 K    314 K    0.81    0.56    0.00    0.00     2016        3        2     68
  17    1     0.05   0.15   0.33    0.81      60 M     69 M    0.13    0.22    0.12    0.14     1624    13443       46     53
  18    0     0.01   1.02   0.01    1.05      59 K    293 K    0.80    0.55    0.00    0.00     3528        9        2     69
  19    1     0.23   0.29   0.79    1.20      72 M     92 M    0.21    0.28    0.03    0.04     3360    16754       72     53
  20    0     0.01   1.03   0.01    0.94      73 K    321 K    0.77    0.55    0.00    0.00     2968       11        1     69
  21    1     0.07   0.18   0.41    0.91      59 M     69 M    0.15    0.22    0.08    0.10     2744    13815       24     54
  22    0     0.00   1.51   0.00    0.60      35 K    116 K    0.70    0.28    0.00    0.00      224        1        1     70
  23    1     0.13   0.18   0.71    1.20      76 M     92 M    0.17    0.24    0.06    0.07     5432    20196       38     54
  24    0     0.00   0.66   0.00    0.60      34 K    129 K    0.73    0.34    0.00    0.01     1120        3        0     69
  25    1     0.10   0.21   0.49    1.02      58 M     70 M    0.16    0.23    0.06    0.07      616    13011       28     55
  26    0     0.00   1.15   0.00    0.60      28 K    100 K    0.72    0.26    0.00    0.00      784        3        0     69
  27    1     0.19   0.29   0.65    1.10     108 M    124 M    0.13    0.23    0.06    0.07     1400     6037      101     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.99   0.01    0.78     861 K   3374 K    0.74    0.38    0.00    0.00    27328       67       15     60
 SKT    1     0.15   0.22   0.70    1.14    1348 M   1614 M    0.16    0.21    0.06    0.08    35504   220875     1220     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.22   0.35    1.14    1349 M   1617 M    0.17    0.21    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:   98 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.85 %

 C1 core residency: 16.64 %; C3 core residency: 1.13 %; C6 core residency: 51.38 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.22 => corresponds to 5.61 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.97 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       57 G     57 G   |   60%    59%   
 SKT    1       44 G     44 G   |   46%    46%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  204 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.62     0.55     232.33      30.27         145.47
 SKT   1    160.20    113.65     409.97      82.94         158.17
---------------------------------------------------------------------------------------------------------------
       *    161.81    114.20     642.30     113.20         158.18
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membw/dimm4/multi_tcp_bi_1_R/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1813
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    82.32 --||-- Mem Ch  0: Reads (MB/s):  8109.47 --|
|--            Writes(MB/s):    31.98 --||--            Writes(MB/s):  5635.13 --|
|-- Mem Ch  1: Reads (MB/s):    72.00 --||-- Mem Ch  1: Reads (MB/s):  8105.77 --|
|--            Writes(MB/s):    27.89 --||--            Writes(MB/s):  5631.49 --|
|-- Mem Ch  2: Reads (MB/s):    78.65 --||-- Mem Ch  2: Reads (MB/s):  8114.47 --|
|--            Writes(MB/s):    31.78 --||--            Writes(MB/s):  5636.09 --|
|-- Mem Ch  3: Reads (MB/s):    74.00 --||-- Mem Ch  3: Reads (MB/s):  8109.68 --|
|--            Writes(MB/s):    28.03 --||--            Writes(MB/s):  5632.72 --|
|-- NODE 0 Mem Read (MB/s) :   306.97 --||-- NODE 1 Mem Read (MB/s) : 32439.39 --|
|-- NODE 0 Mem Write(MB/s) :   119.67 --||-- NODE 1 Mem Write(MB/s) : 22535.44 --|
|-- NODE 0 P. Write (T/s):     124365 --||-- NODE 1 P. Write (T/s):     322044 --|
|-- NODE 0 Memory (MB/s):      426.63 --||-- NODE 1 Memory (MB/s):    54974.83 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32746.36                --|
            |--                System Write Throughput(MB/s):      22655.11                --|
            |--               System Memory Throughput(MB/s):      55401.46                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 194c
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     150 M       715 K   751 K   517 K    202 M     0       0  
 1     492          12      43 M   413 M    252       0    1255 K
-----------------------------------------------------------------------
 *     150 M       715 K    44 M   414 M    202 M     0    1255 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.54        Core1: 38.36        
Core2: 29.42        Core3: 38.96        
Core4: 26.90        Core5: 40.77        
Core6: 22.63        Core7: 33.75        
Core8: 26.05        Core9: 31.47        
Core10: 22.26        Core11: 42.36        
Core12: 20.95        Core13: 39.91        
Core14: 20.96        Core15: 47.57        
Core16: 10.47        Core17: 35.24        
Core18: 18.68        Core19: 31.56        
Core20: 20.15        Core21: 34.48        
Core22: 19.29        Core23: 33.29        
Core24: 28.28        Core25: 35.76        
Core26: 27.86        Core27: 42.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.51
Socket1: 39.06
DDR read Latency(ns)
Socket0: 37459.89
Socket1: 209.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.12        Core1: 39.07        
Core2: 29.05        Core3: 38.84        
Core4: 25.77        Core5: 40.58        
Core6: 20.67        Core7: 33.26        
Core8: 26.18        Core9: 30.98        
Core10: 22.48        Core11: 45.97        
Core12: 25.50        Core13: 40.93        
Core14: 22.59        Core15: 47.61        
Core16: 23.92        Core17: 34.06        
Core18: 22.30        Core19: 32.37        
Core20: 20.34        Core21: 34.98        
Core22: 10.40        Core23: 33.11        
Core24: 22.39        Core25: 35.24        
Core26: 26.19        Core27: 42.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.43
Socket1: 39.39
DDR read Latency(ns)
Socket0: 39728.22
Socket1: 209.82
irq_total: 271529.326131373
cpu_total: 28.57
cpu_0: 1.00
cpu_1: 98.00
cpu_2: 0.47
cpu_3: 74.52
cpu_4: 0.47
cpu_5: 88.16
cpu_6: 1.60
cpu_7: 48.30
cpu_8: 0.33
cpu_9: 22.55
cpu_10: 0.47
cpu_11: 51.96
cpu_12: 0.60
cpu_13: 55.56
cpu_14: 0.27
cpu_15: 48.77
cpu_16: 0.53
cpu_17: 45.04
cpu_18: 0.27
cpu_19: 59.95
cpu_20: 0.27
cpu_21: 41.52
cpu_22: 0.60
cpu_23: 52.10
cpu_24: 0.20
cpu_25: 43.85
cpu_26: 0.20
cpu_27: 62.41
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4645329140
enp4s0f1_tx_bytes_phy: 4822009144
Total_tx_bytes_phy: 9467338284
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 4643211189
enp4s0f1_tx_bytes: 4816052225
Total_tx_bytes: 9459263414
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 530532
enp4s0f1_tx_packets_phy: 626848
Total_tx_packets_phy: 1157380
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 802911
enp4s0f1_rx_packets_phy: 719932
Total_rx_packets_phy: 1522843
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6638987116
enp4s0f1_rx_bytes: 6209887294
Total_rx_bytes: 12848874410
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6683101389
enp4s0f1_rx_bytes_phy: 6251723752
Total_rx_bytes_phy: 12934825141
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 529780
enp4s0f1_tx_packets: 572005
Total_tx_packets: 1101785
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 802913
enp4s0f1_rx_packets: 719897
Total_rx_packets: 1522810


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.16        Core1: 39.50        
Core2: 19.71        Core3: 38.28        
Core4: 21.22        Core5: 40.76        
Core6: 22.74        Core7: 34.30        
Core8: 20.30        Core9: 31.54        
Core10: 26.51        Core11: 46.14        
Core12: 27.46        Core13: 41.90        
Core14: 26.59        Core15: 47.49        
Core16: 27.39        Core17: 34.14        
Core18: 28.34        Core19: 32.25        
Core20: 22.65        Core21: 35.21        
Core22: 21.19        Core23: 33.39        
Core24: 23.78        Core25: 35.59        
Core26: 27.93        Core27: 43.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.82
Socket1: 39.66
DDR read Latency(ns)
Socket0: 38936.64
Socket1: 209.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.06        Core1: 39.01        
Core2: 24.90        Core3: 38.70        
Core4: 20.95        Core5: 41.05        
Core6: 21.43        Core7: 34.49        
Core8: 22.77        Core9: 31.70        
Core10: 19.96        Core11: 46.41        
Core12: 24.71        Core13: 39.19        
Core14: 21.33        Core15: 47.36        
Core16: 20.93        Core17: 34.41        
Core18: 22.55        Core19: 32.21        
Core20: 25.82        Core21: 35.04        
Core22: 10.70        Core23: 33.38        
Core24: 18.36        Core25: 35.99        
Core26: 21.62        Core27: 43.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.20
Socket1: 39.46
DDR read Latency(ns)
Socket0: 38241.94
Socket1: 209.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.81        Core1: 39.59        
Core2: 25.79        Core3: 38.58        
Core4: 26.20        Core5: 40.82        
Core6: 24.82        Core7: 34.32        
Core8: 20.76        Core9: 30.74        
Core10: 18.31        Core11: 46.17        
Core12: 23.62        Core13: 39.39        
Core14: 22.63        Core15: 47.57        
Core16: 21.16        Core17: 34.59        
Core18: 10.06        Core19: 32.63        
Core20: 21.45        Core21: 34.55        
Core22: 19.50        Core23: 33.10        
Core24: 19.90        Core25: 35.74        
Core26: 21.62        Core27: 43.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.75
Socket1: 39.50
DDR read Latency(ns)
Socket0: 38906.51
Socket1: 208.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.58        Core1: 38.65        
Core2: 20.72        Core3: 38.33        
Core4: 26.85        Core5: 40.72        
Core6: 21.42        Core7: 34.47        
Core8: 19.39        Core9: 31.35        
Core10: 24.09        Core11: 44.57        
Core12: 22.98        Core13: 38.48        
Core14: 24.15        Core15: 47.48        
Core16: 25.25        Core17: 34.46        
Core18: 23.95        Core19: 32.47        
Core20: 20.13        Core21: 34.52        
Core22: 10.80        Core23: 33.26        
Core24: 21.20        Core25: 36.04        
Core26: 20.78        Core27: 42.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.68
Socket1: 39.03
DDR read Latency(ns)
Socket0: 38116.67
Socket1: 210.03
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7092
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409941806; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409948454; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205041459; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205041459; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205046870; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205046870; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205052125; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205052125; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205056926; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205056926; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004255611; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4564958; Consumed Joules: 278.62; Watts: 46.41; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2368763; Consumed DRAM Joules: 36.24; DRAM Watts: 6.04
S1P0; QPIClocks: 14410066714; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410070578; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205124305; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205124305; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205124456; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205124456; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205125609; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205125609; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205125952; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205125952; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005010054; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7844150; Consumed Joules: 478.77; Watts: 79.74; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6472281; Consumed DRAM Joules: 99.03; DRAM Watts: 16.49
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1ce9
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.54   0.01    0.60     333 K   1040 K    0.68    0.11    0.01    0.02     3584        3        4     69
   1    1     0.25   0.22   1.18    1.20     147 M    178 M    0.18    0.23    0.06    0.07     2744    22609       86     53
   2    0     0.00   0.52   0.00    0.60      35 K    127 K    0.72    0.18    0.00    0.01      784        1        1     68
   3    1     0.15   0.16   0.91    1.20     141 M    164 M    0.14    0.19    0.10    0.11     1736    19381       57     53
   4    0     0.00   1.15   0.00    0.60      28 K    105 K    0.73    0.25    0.00    0.00     1904        3        1     69
   5    1     0.14   0.13   1.07    1.20     157 M    185 M    0.15    0.19    0.11    0.13     5264    27337       38     53
   6    0     0.00   0.55   0.00    0.60      19 K    105 K    0.81    0.28    0.00    0.01      392        1        0     68
   7    1     0.15   0.31   0.50    1.01      61 M     72 M    0.16    0.22    0.04    0.05     4704    15466      289     53
   8    0     0.00   0.48   0.00    0.61      16 K     80 K    0.80    0.28    0.00    0.01     1064        2        1     67
   9    1     0.15   0.86   0.17    0.63    8038 K     12 M    0.35    0.28    0.01    0.01        0      700       63     54
  10    0     0.02   1.16   0.02    1.05      65 K    415 K    0.84    0.61    0.00    0.00     5152       15        1     66
  11    1     0.15   0.23   0.65    1.20      96 M    115 M    0.16    0.15    0.06    0.08     1960     8775       54     53
  12    0     0.01   1.53   0.01    0.74      51 K    180 K    0.71    0.39    0.00    0.00     1792        4        1     68
  13    1     0.16   0.23   0.68    1.12     127 M    148 M    0.14    0.19    0.08    0.10     2912    14814      123     52
  14    0     0.01   1.02   0.01    0.92      60 K    295 K    0.80    0.56    0.00    0.00     4312       10        1     68
  15    1     0.10   0.17   0.56    1.11     100 M    117 M    0.14    0.14    0.10    0.12     1848     8678       45     52
  16    0     0.01   1.13   0.01    1.00      60 K    288 K    0.79    0.56    0.00    0.00     3808        9        1     68
  17    1     0.11   0.25   0.46    0.97      63 M     75 M    0.16    0.24    0.06    0.07     4088    13552       72     53
  18    0     0.00   0.56   0.00    0.60      17 K     90 K    0.81    0.29    0.00    0.01      336        1        1     69
  19    1     0.15   0.20   0.74    1.20      78 M     95 M    0.18    0.24    0.05    0.07     1624    18845       46     54
  20    0     0.00   0.58   0.00    0.60      17 K    105 K    0.83    0.29    0.00    0.01      840        1        1     69
  21    1     0.07   0.18   0.39    0.88      60 M     70 M    0.14    0.23    0.09    0.10     4648    13855       28     54
  22    0     0.00   0.65   0.00    0.60      37 K    129 K    0.71    0.34    0.00    0.01      616        3        1     69
  23    1     0.11   0.17   0.66    1.20      75 M     89 M    0.16    0.23    0.07    0.08     2912    19096      108     55
  24    0     0.00   1.20   0.00    0.64      47 K    149 K    0.68    0.36    0.00    0.00     1960        5        3     70
  25    1     0.09   0.21   0.42    0.90      60 M     70 M    0.14    0.23    0.07    0.08     2800    13230       23     54
  26    0     0.00   1.09   0.00    0.60      29 K    110 K    0.73    0.30    0.00    0.00      280        3        0     69
  27    1     0.10   0.14   0.73    1.18     145 M    167 M    0.13    0.15    0.14    0.16     2968    15888      197     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.98   0.01    0.77     820 K   3224 K    0.75    0.39    0.00    0.00    26824       61       16     60
 SKT    1     0.13   0.21   0.65    1.11    1325 M   1563 M    0.15    0.20    0.07    0.08    40208   212226     1229     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.21   0.33    1.10    1325 M   1567 M    0.15    0.20    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   92 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.75 %

 C1 core residency: 20.72 %; C3 core residency: 1.06 %; C6 core residency: 48.47 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.21 => corresponds to 5.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.74 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       57 G     57 G   |   59%    59%   
 SKT    1       44 G     44 G   |   46%    46%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  204 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.53     0.59     233.66      30.41         147.91
 SKT   1    162.40    112.95     402.27      82.71         162.91
---------------------------------------------------------------------------------------------------------------
       *    163.92    113.54     635.93     113.12         162.52
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
